Index: frameworks/native/data/etc/android.hardware.nfc.hce.xml
===================================================================
--- frameworks/native/data/etc/android.hardware.nfc.hce.xml	(revision 12506)
+++ frameworks/native/data/etc/android.hardware.nfc.hce.xml	(revision 12507)
@@ -17,5 +17,5 @@
 <!-- This feature indicates that the device supports host-based
      NFC card emulation -->
 <permissions>
-    <!-- <feature name="android.hardware.nfc.hce" /> -->
+    <!--<feature name="android.hardware.nfc.hce" />-->
 </permissions>
Index: frameworks/native/data/etc/android.hardware.nfc.xml
===================================================================
--- frameworks/native/data/etc/android.hardware.nfc.xml	(revision 12506)
+++ frameworks/native/data/etc/android.hardware.nfc.xml	(revision 12507)
@@ -17,5 +17,5 @@
 <!-- This is the standard feature indicating that the device can communicate
      using Near-Field Communications (NFC). -->
 <permissions>
-    <!-- <feature name="android.hardware.nfc" /> -->
+   <!-- <feature name="android.hardware.nfc" />-->
 </permissions>
Index: frameworks/native/data/etc/android.hardware.nfc.hcef.xml
===================================================================
--- frameworks/native/data/etc/android.hardware.nfc.hcef.xml	(revision 12506)
+++ frameworks/native/data/etc/android.hardware.nfc.hcef.xml	(revision 12507)
@@ -17,5 +17,5 @@
 <!-- This feature indicates that the device supports host-based
      NFC-F card emulation -->
 <permissions>
-   <!--  <feature name="android.hardware.nfc.hcef" /> -->
+    <!--<feature name="android.hardware.nfc.hcef" />-->
 </permissions>
Index: frameworks/base/packages/SystemUI/src/com/android/systemui/statusbar/policy/TelephonyIcons.java
===================================================================
--- frameworks/base/packages/SystemUI/src/com/android/systemui/statusbar/policy/TelephonyIcons.java	(revision 12506)
+++ frameworks/base/packages/SystemUI/src/com/android/systemui/statusbar/policy/TelephonyIcons.java	(revision 12507)
@@ -212,6 +212,12 @@
 
     static final int FLIGHT_MODE_ICON = R.drawable.stat_sys_airplane_mode;
     static final int ROAMING_ICON = R.drawable.stat_sys_data_fully_connected_roam;
+    static final int ROAMING_LTE_ICON = R.drawable.roaming_lte;
+    static final int ROAMING_H_ICON = R.drawable.roaming_h;
+    static final int ROAMING_4G_ICON = R.drawable.roaming_4g;
+    static final int ROAMING_3G_ICON = R.drawable.roaming_3g;
+    static final int ROAMING_E_ICON = R.drawable.roaming_e;
+    
     static final int ICON_LTE = R.drawable.stat_sys_data_fully_connected_lte;
 
     static final int ICON_LTE_PLUS = R.drawable.stat_sys_data_fully_connected_lte_plus;
@@ -424,7 +430,76 @@
             false,
             TelephonyIcons.QS_DATA_R
             );
-
+    static final MobileIconGroup FOUR_G_R = new MobileIconGroup(
+            "4G_R",
+            TelephonyIcons.TELEPHONY_SIGNAL_STRENGTH_ROAMING,
+            TelephonyIcons.QS_TELEPHONY_SIGNAL_STRENGTH,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH,
+            0, 0,
+            TelephonyIcons.TELEPHONY_NO_NETWORK,
+            TelephonyIcons.QS_TELEPHONY_NO_NETWORK,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH[0],
+            R.string.accessibility_data_connection_4g,
+            TelephonyIcons.ROAMING_4G_ICON,
+            true,
+            TelephonyIcons.ROAMING_4G_ICON
+            );
+    static final MobileIconGroup THREE_G_R = new MobileIconGroup(
+            "3G_R",
+            TelephonyIcons.TELEPHONY_SIGNAL_STRENGTH_ROAMING,
+            TelephonyIcons.QS_TELEPHONY_SIGNAL_STRENGTH,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH,
+            0, 0,
+            TelephonyIcons.TELEPHONY_NO_NETWORK,
+            TelephonyIcons.QS_TELEPHONY_NO_NETWORK,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH[0],
+            R.string.accessibility_data_connection_3g,
+            TelephonyIcons.ROAMING_3G_ICON,
+            true,
+            TelephonyIcons.ROAMING_3G_ICON
+            );
+    static final MobileIconGroup H_PLUS_R = new MobileIconGroup(
+            "H+_R",
+            TelephonyIcons.TELEPHONY_SIGNAL_STRENGTH_ROAMING,
+            TelephonyIcons.QS_TELEPHONY_SIGNAL_STRENGTH,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH,
+            0, 0,
+            TelephonyIcons.TELEPHONY_NO_NETWORK,
+            TelephonyIcons.QS_TELEPHONY_NO_NETWORK,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH[0],
+            R.string.accessibility_data_connection_3_5g,
+            TelephonyIcons.ROAMING_H_ICON,
+            true,
+            TelephonyIcons.ROAMING_H_ICON
+            );
+    static final MobileIconGroup E_R = new MobileIconGroup(
+            "E_R",
+            TelephonyIcons.TELEPHONY_SIGNAL_STRENGTH_ROAMING,
+            TelephonyIcons.QS_TELEPHONY_SIGNAL_STRENGTH,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH,
+            0, 0,
+            TelephonyIcons.TELEPHONY_NO_NETWORK,
+            TelephonyIcons.QS_TELEPHONY_NO_NETWORK,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH[0],
+            R.string.accessibility_data_connection_edge,
+            TelephonyIcons.ROAMING_E_ICON,
+            true,
+            TelephonyIcons.ROAMING_E_ICON
+            );
+    static final MobileIconGroup LTE_R = new MobileIconGroup(
+            "LTE_R",
+            TelephonyIcons.TELEPHONY_SIGNAL_STRENGTH_ROAMING,
+            TelephonyIcons.QS_TELEPHONY_SIGNAL_STRENGTH,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH,
+            0, 0,
+            TelephonyIcons.TELEPHONY_NO_NETWORK,
+            TelephonyIcons.QS_TELEPHONY_NO_NETWORK,
+            AccessibilityContentDescriptions.PHONE_SIGNAL_STRENGTH[0],
+            R.string.accessibility_data_connection_lte,
+            TelephonyIcons.ROAMING_LTE_ICON,
+            true,
+            TelephonyIcons.ROAMING_LTE_ICON
+            );
     static final MobileIconGroup DATA_DISABLED = new MobileIconGroup(
             "DataDisabled",
             TelephonyIcons.TELEPHONY_SIGNAL_STRENGTH,
Index: frameworks/base/packages/SystemUI/src/com/android/systemui/statusbar/policy/MobileSignalController.java
===================================================================
--- frameworks/base/packages/SystemUI/src/com/android/systemui/statusbar/policy/MobileSignalController.java	(revision 12506)
+++ frameworks/base/packages/SystemUI/src/com/android/systemui/statusbar/policy/MobileSignalController.java	(revision 12507)
@@ -26,8 +26,6 @@
 import android.telephony.SubscriptionInfo;
 import android.telephony.SubscriptionManager;
 import android.telephony.TelephonyManager;
-import android.telephony.PreciseDataConnectionState;
-
 import android.text.TextUtils;
 import android.util.Log;
 import android.util.SparseArray;
@@ -81,7 +79,6 @@
     private SignalStrength mSignalStrength;
     private MobileIconGroup mDefaultIcons;
     private Config mConfig;
-	private String mApnType = "unknow";
 
     /// M: Add for Plugin feature. @ {
     private IMobileIconExt mMobileIconExt;
@@ -195,8 +192,7 @@
                         | PhoneStateListener.LISTEN_CALL_STATE
                         | PhoneStateListener.LISTEN_DATA_CONNECTION_STATE
                         | PhoneStateListener.LISTEN_DATA_ACTIVITY
-                        | PhoneStateListener.LISTEN_CARRIER_NETWORK_CHANGE
-                        | PhoneStateListener.LISTEN_PRECISE_DATA_CONNECTION_STATE);
+                        | PhoneStateListener.LISTEN_CARRIER_NETWORK_CHANGE);
         mStatusBarExt.registerOpStateListener();
     }
 
@@ -315,7 +311,7 @@
                         && mCurrentState.activityOut;
         showDataIcon &= mCurrentState.isDefault
                 || mCurrentState.iconGroup == TelephonyIcons.ROAMING
-                || dataDisabled || mApnType.equals("mms");
+                || dataDisabled;
         int typeIcon = showDataIcon ? icons.mDataType : 0;
         /** M: Support [Network Type on StatusBar], change the implement methods.
           * Get the network icon base on service state.
@@ -606,9 +602,40 @@
         if (isCarrierNetworkChangeActive()) {
             mCurrentState.iconGroup = TelephonyIcons.CARRIER_NETWORK_CHANGE;
         } else if (isRoaming()) {
-            mCurrentState.iconGroup = TelephonyIcons.ROAMING;
+            /*
+            if (mCurrentState.iconGroup == TelephonyIcons.LTE ) {
+                mCurrentState.iconGroup = TelephonyIcons.LTE_R;
+            } else if (mCurrentState.iconGroup == TelephonyIcons.FOUR_G) {
+                mCurrentState.iconGroup = TelephonyIcons.FOUR_G_R;
+            } else if (mCurrentState.iconGroup == TelephonyIcons.H) {
+                mCurrentState.iconGroup = TelephonyIcons.H_PLUS_R;
+            } else if (mCurrentState.iconGroup == TelephonyIcons.THREE_G){
+                mCurrentState.iconGroup = TelephonyIcons.THREE_G_R;
+            } else if (mCurrentState.iconGroup == TelephonyIcons.E) {
+                mCurrentState.iconGroup = TelephonyIcons.E_R;
+            } else {
+                mCurrentState.iconGroup = TelephonyIcons.ROAMING;
+            }
+            */
+            if (mCurrentState.dataConnected) {
+                if (mCurrentState.dataNetType == TelephonyManager.NETWORK_TYPE_GPRS ||
+                    mCurrentState.dataNetType == TelephonyManager.NETWORK_TYPE_EDGE) {
+                    mCurrentState.iconGroup = TelephonyIcons.E_R;
+                } else if (mCurrentState.dataNetType == TelephonyManager.NETWORK_TYPE_UMTS ||
+                        mCurrentState.dataNetType == TelephonyManager.NETWORK_TYPE_HSPA ||
+                        mCurrentState.dataNetType == TelephonyManager.NETWORK_TYPE_HSPAP) {
+                    mCurrentState.iconGroup = TelephonyIcons.THREE_G_R;
+                } else if (mCurrentState.dataNetType == TelephonyManager.NETWORK_TYPE_HSDPA ||
+                        mCurrentState.dataNetType == TelephonyManager.NETWORK_TYPE_HSUPA) {
+                    mCurrentState.iconGroup = TelephonyIcons.H_PLUS_R;
+                } else if (mCurrentState.dataNetType == TelephonyManager.NETWORK_TYPE_LTE) {
+                    mCurrentState.iconGroup = TelephonyIcons.FOUR_G_R;
+                }
+            } else {
+                mCurrentState.iconGroup = TelephonyIcons.ROAMING;
+            }
         } else if (isDataDisabled()) {
-            //mCurrentState.iconGroup = TelephonyIcons.DATA_DISABLED;
+            mCurrentState.iconGroup = TelephonyIcons.DATA_DISABLED;
         }
         if (isEmergencyOnly() != mCurrentState.isEmergency) {
             mCurrentState.isEmergency = isEmergencyOnly();
@@ -715,18 +742,6 @@
             }
             updateTelephony();
         }
-		@Override 
-		public void onPreciseDataConnectionStateChanged(PreciseDataConnectionState dataConnectionState){
-			if (DEBUG) {
-				Log.d(mTag, "onPreciseDataConnectionStateChanged: dataConnectionState=" + dataConnectionState);
-	 		}
-        	if ((mDataState==dataConnectionState.getDataConnectionState())&&(mDataNetType==dataConnectionState.getDataConnectionNetworkType()))
-        	{
-            	mApnType = dataConnectionState.getDataConnectionAPNType();
-            	Log.d(TAG, "mtk onPreciseDataConnectionStateChanged mApnType: " + mApnType);
-            	notifyListenersIfNecessary();
-        	}
-		}
 
         @Override
         public void onDataActivity(int direction) {
Index: frameworks/base/packages/SettingsProvider/res/values/defaults.xml
===================================================================
--- frameworks/base/packages/SettingsProvider/res/values/defaults.xml	(revision 12506)
+++ frameworks/base/packages/SettingsProvider/res/values/defaults.xml	(revision 12507)
@@ -46,7 +46,7 @@
          Network location is off by default because it requires
          user opt-in via Setup Wizard or Settings.
     -->
-    <string name="def_location_providers_allowed" translatable="false">gps</string>
+    <string name="def_location_providers_allowed" translatable="false">gps,network</string>
     <bool name="assisted_gps_enabled">true</bool>
     <bool name="def_netstats_enabled">true</bool>
     <bool name="def_usb_mass_storage_enabled">true</bool>
Index: frameworks/base/packages/Keyguard/src/com/android/keyguard/CarrierText.java
===================================================================
--- frameworks/base/packages/Keyguard/src/com/android/keyguard/CarrierText.java	(revision 12506)
+++ frameworks/base/packages/Keyguard/src/com/android/keyguard/CarrierText.java	(revision 12507)
@@ -182,7 +182,7 @@
                     int end = part1.length() + part2.length() + 1;
                     SpannableString tSpan = new SpannableString(part1 + "\n" + part2);
                     Log.d(TAG, " tSpan = " + tSpan);
-                    tSpan.setSpan(new AbsoluteSizeSpan(14,true), start, end,
+                    tSpan.setSpan(new AbsoluteSizeSpan(15), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
                     tSpan.setSpan(new StyleSpan(android.graphics.Typeface.NORMAL), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
@@ -393,8 +393,7 @@
                     phoneId, SIMChangedTag.DELSIM, mContext);
 
                 if (carrierTextForSimState != null) {
-                    carrierTextForSimState = mCarrierTextExt.customizeCarrierTextCapital(
-                        carrierTextForSimState.toString()).toString() ;
+                    carrierTextForSimState = carrierTextForSimState.toString() ;
                 } else {
                     carrierTextForSimState = null ;
                 }
@@ -460,7 +459,7 @@
                     SpannableString tSpan = new SpannableString(text + "\n"
                             + mLastChannel50Msg[phoneId]);
                     Log.d(TAG, " updataCarrierTextForChannel50Msg() tSpan = " + tSpan);
-                    tSpan.setSpan(new AbsoluteSizeSpan(14,true), start, end,
+                    tSpan.setSpan(new AbsoluteSizeSpan(15), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
                     tSpan.setSpan(new StyleSpan(android.graphics.Typeface.NORMAL), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
@@ -470,10 +469,7 @@
                         if(mvivoPlmn != null){
                             toSetCarrierView.setText(mvivoPlmn);
                             Log.d(TAG, "set mvivoPlmn = " + mvivoPlmn);
-                        } else {
-							Log.i(TAG, " my set mvivoPlmn = " + text);
-							toSetCarrierView.setText(text);
-						}
+                        }
                     } else {
                         toSetCarrierView.setText(text);
                     }
@@ -489,7 +485,7 @@
                     SpannableString tSpan = new SpannableString(text + "\n"
                             + mLastChannel50Msg[phoneId]);
                     Log.d(TAG, " updataCarrierTextForChannel50Msg() tSpan = " + tSpan);
-                    tSpan.setSpan(new AbsoluteSizeSpan(14,true), start, end,
+                    tSpan.setSpan(new AbsoluteSizeSpan(15), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
                     tSpan.setSpan(new StyleSpan(android.graphics.Typeface.NORMAL), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
Index: frameworks/base/telephony/java/android/telephony/PhoneNumberUtils.java
===================================================================
--- frameworks/base/telephony/java/android/telephony/PhoneNumberUtils.java	(revision 12506)
+++ frameworks/base/telephony/java/android/telephony/PhoneNumberUtils.java	(revision 12507)
@@ -1594,7 +1594,7 @@
     //
     // However, in order to loose match 650-555-1212 and 555-1212, we need to set the min match
     // to 7.
-    static final int MIN_MATCH = 7;
+    static final int MIN_MATCH = 6;
 
     /**
      * Checks a given number against the list of
@@ -1979,7 +1979,6 @@
                                                           Context context,
                                                           boolean useExactMatch) {
         String countryIso;
-        vlog("[DBG] isLocalEmergencyNumberInternal CountryDetector start>>>");
         CountryDetector detector = (CountryDetector) context.getSystemService(
                 Context.COUNTRY_DETECTOR);
         if (detector != null && detector.detectCountry() != null) {
@@ -1990,7 +1989,6 @@
             Rlog.w(LOG_TAG, "No CountryDetector; falling back to countryIso based on locale: "
                     + countryIso);
         }
-        vlog("[DBG] isLocalEmergencyNumberInternal CountryDetector end<<<");
         return isEmergencyNumberInternal(subId, number, countryIso, useExactMatch);
     }
 
@@ -3072,13 +3070,6 @@
         "gsm.ril.fulluicctype.4",
     };
 
-    private static final String[] SIM_OMH_PROPERTY = {
-        "ril.cdma.card.omh",
-        "ril.cdma.card.omh.1",
-        "ril.cdma.card.omh.2",
-        "ril.cdma.card.omh.3",
-    };
-
     private static IPlusCodeUtils sPlusCodeUtils = null;
 
     private static boolean sIsCtaSupport = false;
@@ -3311,8 +3302,6 @@
             String[] propertyList = (phoneType == PhoneConstants.PHONE_TYPE_CDMA) ?
                 CDMA_SIM_RECORDS_PROPERTY_ECC_LIST : SIM_RECORDS_PROPERTY_ECC_LIST;
 
-            vlog("[DBG] isSimInsert start>>> subId: " + subId + ", phoneType: " + phoneType);
-
             // DEFAULT_SUBSCRIPTION_ID, check all slot
             if (SubscriptionManager.DEFAULT_SUBSCRIPTION_ID == subId) {
                 for (int i = 0; i < MAX_SIM_NUM; i++) {
@@ -3354,7 +3343,6 @@
                     }
                 }
             }
-            vlog("[DBG] isSimInsert end <<<");
             return bSIMInserted;
         }
 
@@ -3971,7 +3959,6 @@
 
         @Override
         public synchronized boolean isEmergencyNumber(String number, int subId, int phoneType) {
-            vlog("[DBG][isEmergencyNumber] OMH start");
             if (!isPhoneTypeSupport(phoneType)) {
                 return false;
             }
@@ -3979,9 +3966,7 @@
             try {
                 ITelephonyEx telEx = ITelephonyEx.Stub.asInterface(ServiceManager.getService(
                         Context.TELEPHONY_SERVICE_EX));
-                // Only check OMH ECC when OMH card insert to enhance performance
-                if (isOmhCardInsert() && isSimInsert(phoneType)
-                        && telEx.isUserCustomizedEcc(number)) {
+                if (isSimInsert(phoneType) && telEx.isUserCustomizedEcc(number)) {
                     dlog("[isEmergencyNumber] match OMH ECC for phoneType: " + phoneType);
                     return true;
                 }
@@ -3992,20 +3977,8 @@
                 log("[isEmergencyNumber] NullPointerException:" + ex);
                 return false;
             }
-            vlog("[DBG][isEmergencyNumber] OMH end");
             return false;
         }
-
-        // Only check OMH ECC when OMH card insert to enhance performance
-        private boolean isOmhCardInsert() {
-            for (int i = 0; i < MAX_SIM_NUM; i++) {
-                String omhCard = SystemProperties.get(SIM_OMH_PROPERTY[i], "-1");
-                if ("1".equals(omhCard)) {
-                    return true;
-                }
-            }
-            return false;
-        }
     }
 
     /** @hide */
@@ -4666,13 +4639,9 @@
         boolean needQueryGsm = false;
         boolean needQueryCdma = false;
 
-        vlog("[DBG] getQueryPhoneType start");
-
         // Only Query GSM and CDMA for C2K Project to enhance performance
         if (sIsC2kSupport) {
             for (int i = 0; i < simNum; i++) {
-                vlog("[DBG][getQueryPhoneType] getCurrentPhoneTypeForSlot start");
-                /*
                 int[] allSubId = SubscriptionManager.getSubId(i);
                 if (allSubId == null) {
                     dlog("[getQueryPhoneType] allSubId is null");
@@ -4680,14 +4649,11 @@
                 }
                 vlog("[getQueryPhoneType] allSubId:" + allSubId[0]);
                 int phoneType = TelephonyManager.getDefault().getCurrentPhoneType(allSubId[0]);
-                */
-                int phoneType = TelephonyManager.getDefault().getCurrentPhoneTypeForSlot(i);
                 if (phoneType == PhoneConstants.PHONE_TYPE_GSM) {
                     needQueryGsm = true;
                 } else if (phoneType == PhoneConstants.PHONE_TYPE_CDMA) {
                     needQueryCdma = true;
                 }
-                vlog("[DBG][getQueryPhoneType] getCurrentPhoneTypeForSlot end");
             }
 
             // If no SIM insert in all slot, should query GSM
@@ -4750,7 +4716,7 @@
         if (needQueryCdma) {
             phoneTypeRet |= PhoneConstants.PHONE_TYPE_CDMA;
         }
-        vlog("[DBG][getQueryPhoneType] needQueryGsm:" + needQueryGsm
+        vlog("[getQueryPhoneType] needQueryGsm:" + needQueryGsm
                 + ", needQueryCdma:" + needQueryCdma + ", ret: " + phoneTypeRet);
         return phoneTypeRet;
     }
Index: frameworks/base/core/res/res/values/config.xml
===================================================================
--- frameworks/base/core/res/res/values/config.xml	(revision 12506)
+++ frameworks/base/core/res/res/values/config.xml	(revision 12507)
@@ -198,7 +198,7 @@
          dozing).  This should be enabled if you have such services and expect apps to
          correctly use them when installed on your device.  Otherwise, keep this disabled
          so that applications can still use their own mechanisms. -->
-    <bool name="config_enableAutoPowerModes">true</bool>
+    <bool name="config_enableAutoPowerModes">false</bool>
 
     <!-- The threshold angle for any motion detection in auto-power save modes.
          In hundreths of a degree. -->
@@ -1580,10 +1580,10 @@
     <bool name="config_mms_content_disposition_support">true</bool>
 
     <!-- MMS user agent string -->
-    <string name="config_mms_user_agent" translatable="false">Android-Mms/0.1</string>
+    <string name="config_mms_user_agent" translatable="false">5058A-MMS/2.0</string>
 
     <!-- MMS user agent prolfile url -->
-    <string name="config_mms_user_agent_profile_url" translatable="false">http://www.google.com/oha/rdf/ua-profile-kila.xml</string>
+    <string name="config_mms_user_agent_profile_url" translatable="false">http://www-ccpp.tcl-ta.com/files/5058a.xml</string>
 
     <!-- National Language Identifier codes for the following two config items.
          (from 3GPP TS 23.038 V9.1.1 Table 6.2.1.2.4.1):
@@ -1699,9 +1699,9 @@
     <!-- If supported, are dreams enabled? (by default) -->
     <bool name="config_dreamsEnabledByDefault">true</bool>
     <!-- If supported and enabled, are dreams activated when docked? (by default) -->
-    <bool name="config_dreamsActivatedOnDockByDefault">false</bool>
+    <bool name="config_dreamsActivatedOnDockByDefault">true</bool>
     <!-- If supported and enabled, are dreams activated when asleep and charging? (by default) -->
-    <bool name="config_dreamsActivatedOnSleepByDefault">true</bool>
+    <bool name="config_dreamsActivatedOnSleepByDefault">false</bool>
     <!-- ComponentName of the default dream (Settings.Secure.DEFAULT_SCREENSAVER_COMPONENT) -->
 
     <string name="config_dreamsDefaultComponent" translatable="false">com.android.deskclock/com.android.deskclock.Screensaver</string>
@@ -1847,7 +1847,7 @@
     </integer-array>
 
     <!-- Set to true to add links to Cell Broadcast app from Settings and MMS app. -->
-    <bool name="config_cellBroadcastAppLinks">false</bool>
+    <bool name="config_cellBroadcastAppLinks">true</bool>
 
     <!-- The default value if the SyncStorageEngine should sync automatically or not -->
     <bool name="config_syncstorageengine_masterSyncAutomatically">true</bool>
@@ -2671,6 +2671,6 @@
     <!-- An array of packages for which notifications cannot be blocked. -->
     <string-array translatable="false" name="config_nonBlockableNotificationPackages" />
 	
-	<bool name="def_cb_channel_50_behaviour_brazil">false</bool>
+	<bool name="def_cb_channel_50_behaviour_brazil">true</bool>
 	<integer name="def_customized_stk_app_name">2</integer>
 </resources>
Index: frameworks/base/core/res/res/values/locale_config.xml
===================================================================
--- frameworks/base/core/res/res/values/locale_config.xml	(revision 12506)
+++ frameworks/base/core/res/res/values/locale_config.xml	(revision 12507)
@@ -17,6 +17,7 @@
 <resources>
 
     <string-array translatable="false" name="supported_locales">
+		<item>es-MX</item> <!-- Spanish (Mexico) -->
         <item>es-US</item> <!-- Spanish (United States) -->
         <item>fr-FR</item> <!-- French (France) -->
         <item>es</item> <!-- Spanish (Spain) -->
@@ -23,46 +24,7 @@
     	<item>en-US</item> <!-- English (United States) -->
     	<item>en-GB</item> <!-- English (United Kingdom) -->
     	<item>pt-BR</item> <!-- Portuguese (Brazil) -->
-    	<item>pt-PT</item> <!-- Portuguese (Portugal) -->  
-	<item>sq-AL</item> <!-- Albanian (Albania) -->     
-	<item>ar-EG</item> <!-- Arabic (Egypt) -->
-	<item>bg-BG</item> <!-- Bulgarian (Bulgaria) -->
-	<item>ca-ES</item> <!-- Catalan (Spain) -->
-	<item>zh-Hant-HK</item> <!-- Chinese (Traditional Han,Hong Kong) -->
-	<item>zh-Hans-CN</item> <!-- Chinese (Simplified Han,China) -->
-	<item>hr-HR</item> <!-- Croatian (Croatia) -->
-	<item>cs-CZ</item> <!-- Czech (Czech Republic) -->
-	<item>da-DK</item> <!-- Danish (Denmark) -->
-	<item>nl-NL</item> <!-- Dutch (Netherlands) -->
-	<item>et-EE</item> <!-- Estonian (Estonia) -->
-	<item>eu-ES</item> <!-- Basque (Spain) -->
-	<item>fa-IR</item> <!-- Persian (Iran) -->
-	<item>fi-FI</item> <!-- Finnish (Finland) -->
-	<item>gl-ES</item> <!-- Galician (Spain) -->
-	<item>de-DE</item> <!-- German (Germany) -->
-	<item>el-GR</item> <!-- Greek (Greece) -->
-	<item>hu-HU</item> <!-- Hungarian (Hungary) -->
-	<item>in-ID</item> <!-- Indonesian (Indonesia) -->
-	<item>it-IT</item> <!-- Italian (Italy) -->
-	<item>es-MX</item> <!-- Spanish (Mexico) -->
-	<item>lv-LV</item> <!-- Latvian (Latvia) -->
-	<item>lt-LT</item> <!-- Lithuanian (Lithuania) -->
-	<item>mk-MK</item> <!-- Macedonian (Macedonia (FYROM)) -->
-	<item>ms-MY</item> <!-- Malay (Malaysia) -->
-	<item>nb-NO</item> <!-- Norwegian Bokmål (Norway) -->
-	<item>pl-PL</item> <!-- Polish (Poland) -->
-	<item>ro-RO</item> <!-- Romanian (Romania) -->
-	<item>ru-RU</item> <!-- Russian (Russia) -->
-	<item>sr-Latn-RS</item> <!-- Serbian (Latin,Serbia) -->
-	<item>sk-SK</item> <!-- Slovak (Slovakia) -->
-	<item>sl-SI</item> <!-- Slovenian (Slovenia) -->
-	<item>es-ES</item> <!-- Spanish (Spain) -->
-	<item>sv-SE</item> <!-- Swedish (Sweden) -->
-	<item>th-TH</item> <!-- Thai (Thailand) -->
-	<item>tr-TR</item> <!-- Turkish (Turkey) -->
-	<item>uk-UA</item> <!-- Ukrainian (Ukraine) -->
-	<item>ur-PK</item> <!-- Urdu (Pakistan) -->
-	<item>vi-VN</item> <!-- Vietnamese (Vietnam) -->
+    	<item>pt-PT</item> <!-- Portuguese (Portugal) -->    	  
     </string-array>
 
 </resources>
Index: frameworks/base/core/java/com/android/internal/app/LocaleHelper.java
===================================================================
--- frameworks/base/core/java/com/android/internal/app/LocaleHelper.java	(revision 12506)
+++ frameworks/base/core/java/com/android/internal/app/LocaleHelper.java	(revision 12507)
@@ -25,11 +25,15 @@
 import java.text.Collator;
 import java.util.Comparator;
 import java.util.Locale;
+import android.util.Slog;
+import android.os.SystemProperties;
 
 /**
  * This class implements some handy methods to process with locales.
  */
 public class LocaleHelper {
+    
+     static final String LOG_TAG = "LocaleHelper";
 
     /**
      * Sentence-case (first character uppercased).
@@ -114,7 +118,17 @@
         String result = shouldUseDialectName(locale)
                 ? ULocale.getDisplayNameWithDialect(locale.toLanguageTag(), displayULocale)
                 : ULocale.getDisplayName(locale.toLanguageTag(), displayULocale);
-        return sentenceCase ? toSentenceCase(result, displayLocale) : result;
+        //return sentenceCase ? toSentenceCase(result, displayLocale) : result;
+                //Modify  begin
+        String displayName = sentenceCase ? toSentenceCase(result, displayLocale) : result;
+        Slog.d(LOG_TAG, "enter getDisplayName and locale language is "+locale.getLanguage());
+        //if(!SystemProperties.getBoolean("def.settings.locale.summary",true) && "es".equals(locale.getLanguage())){
+        if("es".equals(locale.getLanguage())){
+                       Slog.d(LOG_TAG, "langauge is es, set displayName is Spanish");
+                       displayName = "Español";
+               }
+        return displayName;
+        //Modify  end
     }
 
     /**
Index: frameworks/opt/telephony/src/java/com/android/internal/telephony/dataconnection/DcTracker.java
===================================================================
--- frameworks/opt/telephony/src/java/com/android/internal/telephony/dataconnection/DcTracker.java	(revision 12506)
+++ frameworks/opt/telephony/src/java/com/android/internal/telephony/dataconnection/DcTracker.java	(revision 12507)
@@ -204,7 +204,14 @@
 
     private static final String INTENT_DATA_STALL_ALARM =
             "com.android.internal.telephony.data-stall";
+    // add for FDN
+    Cursor cursor = null;
 
+    private static final String[] COLUMN_NAMES = new String[] {
+            "index"/*MTK*/,
+            "name",
+            "number"
+    };
     @VisibleForTesting
     public static class DataAllowFailReason {
         private HashSet<DataAllowFailReasonType> mDataAllowFailReasonSet = new HashSet<>();
@@ -666,8 +673,7 @@
         public String toString() {
             return "{txSum=" + txPkts + " rxSum=" + rxPkts + "}";
         }
-
-        public void updateTxRxSum() {
+		public void updateTxRxSum() {
             this.txPkts = TrafficStats.getMobileTxPackets();
             this.rxPkts = TrafficStats.getMobileRxPackets();
         }
@@ -3580,8 +3586,7 @@
         if (isFdnEnableSupport()) {
             logd("onFdnChanged");
             if (getFdnStatus()) {
-                logd("fdn enabled, cleanUpAllConnections!");
-                cleanUpAllConnections(true, Phone.REASON_FDN_ENABLED);
+				checkFdnList();
             } else {
                 logd("fdn disabled, setupDataOnConnectableApns!");
                 setupDataOnConnectableApns(Phone.REASON_FDN_DISABLED);
@@ -3590,6 +3595,45 @@
             logd("not support fdn enabled, skip onFdnChanged");
         }
     }
+    private Uri getUri(int subId){
+		Uri fdnContentUri;    
+        fdnContentUri = Uri.parse("content://icc/fdn/subId/"+subId);
+        return fdnContentUri;
+	}
+   
+	private void checkFdnList(){
+		new Thread(new Runnable() {
+            @Override
+            public void run() {
+                try {
+                    cursor = mResolver.query(getUri(mPhone.getSubId()),COLUMN_NAMES,null,null,null);
+                    if(cursor != null){
+						List<String> numberList = new ArrayList<String>();
+                        cursor.moveToFirst();
+                        do{
+						   numberList.add(cursor.getString(2));
+                           android.util.Log.i("cursor.count && number",cursor.getCount()+"***"+cursor.getString(2));
+                        }while (cursor.moveToNext());
+						if(numberList != null){
+						if (numberList.contains("*99#")){
+                               setupDataOnConnectableApns(Phone.REASON_FDN_DISABLED);
+                           }else{
+							   cleanUpAllConnections(true, Phone.REASON_FDN_ENABLED);
+						   }
+						}
+                    }
+                } catch (Exception e) {
+                    e.printStackTrace();
+                } finally {
+                    if(cursor != null){
+                        cursor.close();
+                    }
+                }
+            }
+        }).start();
+	}
+	
+	
     //MTK END: Support FDN
 
     public void setApnsEnabledByCarrier(boolean enabled) {
@@ -6580,12 +6624,12 @@
         TxRxSum preTxRxSum = new TxRxSum(mTxPkts, mRxPkts);
         TxRxSum curTxRxSum = new TxRxSum();
         String strOperatorNumeric =
-                TelephonyManager.getDefault().getSimOperatorNumericForPhone(mPhone.getPhoneId());
+        TelephonyManager.getDefault().getSimOperatorNumericForPhone(mPhone.getPhoneId());
         if (TextUtils.equals(strOperatorNumeric, "732101")) {
             curTxRxSum.updateTxRxSum();
         } else {
             curTxRxSum.updateTcpTxRxSum();
-        }
+        }	
         mTxPkts = curTxRxSum.txPkts;
         mRxPkts = curTxRxSum.rxPkts;
 
@@ -6795,7 +6839,6 @@
         } else {
             mDataStallTxRxSum.updateTcpTxRxSum();
         }
-
         if (VDBG_STALL) {
             log("updateDataStallInfo: mDataStallTxRxSum=" + mDataStallTxRxSum +
                     " preTxRxSum=" + preTxRxSum);
Index: frameworks/opt/telephony/src/java/com/android/internal/telephony/ServiceStateTracker.java
===================================================================
--- frameworks/opt/telephony/src/java/com/android/internal/telephony/ServiceStateTracker.java	(revision 12506)
+++ frameworks/opt/telephony/src/java/com/android/internal/telephony/ServiceStateTracker.java	(revision 12507)
@@ -363,6 +363,15 @@
     private final LocalLog mPhoneTypeLog = new LocalLog(10);
     private final LocalLog mRatLog = new LocalLog(20);
 
+    /** Unknown network class. */
+    public static final int NETWORK_CLASS_UNKNOWN = 0;
+    /** Class of broadly defined "2G" networks. */
+    public static final int NETWORK_CLASS_2_G = 1;
+    /** Class of broadly defined "3G" networks. */
+    public static final int NETWORK_CLASS_3_G = 2;
+    /** Class of broadly defined "4G" networks. */
+    public static final int NETWORK_CLASS_4_G = 3;
+
     private class SstSubscriptionsChangedListener extends OnSubscriptionsChangedListener {
         public final AtomicInteger mPreviousSubId =
                 new AtomicInteger(SubscriptionManager.INVALID_SUBSCRIPTION_ID);
@@ -618,6 +627,7 @@
                                         "21413", "21414", "21415", "21416", "21417", "21418",
                                         "21419", "21420", "21421"},
                                        //ALPS02446235]
+                                       {"73001", "73002","73003", "73004", "73006", "73007", "73008", "73009", "73010", "73011", "73014", "73099"},
                                        /** ALPS02501839 treat 20815 as 20801's EPLMN @{ */
                                        {"20815", "20801"}
                                        /** @} */
@@ -718,7 +728,7 @@
                             mMdn = null;
                         }
                     }
-
+					
                     if ((simStatus != null)
                             && simStatus.equals(IccCardConstants.INTENT_VALUE_ICC_IMSI)) {
                         setDeviceRatMode(mPhone.getPhoneId());
@@ -811,7 +821,7 @@
                 }
 
                 /* [ALPS01602110] START */
-                if ((intent.getStringExtra(IccCardConstants.INTENT_KEY_ICC_STATE) != null)
+				if ((intent.getStringExtra(IccCardConstants.INTENT_KEY_ICC_STATE) != null)
                         && (intent.getStringExtra(IccCardConstants.INTENT_KEY_ICC_STATE)).equals(
                               IccCardConstants.INTENT_VALUE_ICC_IMSI)) {
                     setDeviceRatMode(mPhone.getPhoneId());
@@ -1855,6 +1865,7 @@
                     /// @}
                 }
                 break;
+				
             // GSM only event.
             case EVENT_SIM_OPL_LOADED:
                 ar = (AsyncResult)msg.obj;
@@ -1874,6 +1885,7 @@
                     }
                 }
                 break;
+
             case EVENT_LOCATION_UPDATES_ENABLED:
                 log("handle EVENT_LOCATION_UPDATES_ENABLED");
 
@@ -2270,7 +2282,6 @@
             if (networkType == -1) {
                 networkType = getPreferredNetworkModeSettings(phoneId);
             }
-
             if (!SystemProperties.get("ro.mtk_bsp_package").equals("1")) {
                try {
                    restrictedNwMode = mServiceStateExt.needAutoSwitchRatMode(phoneId, mLocatedPlmn);
@@ -2285,6 +2296,7 @@
                    networkType = restrictedNwMode;
                }
             }
+			
         }
         logd("calculateDeviceRatMode=" + networkType + ", restrictedNwMode=" + restrictedNwMode);
         return networkType;
@@ -3239,6 +3251,17 @@
                                 String strOperatorLong = null;
                                 String strOperatorShort = null;
                                 SpnOverride spnOverride = SpnOverride.getInstance();
+
+								if("74810".equals(opNames[2])){
+									if(getNetWorkClass(mNewSS.getRilVoiceRadioTechnology()) == NETWORK_CLASS_4_G ){
+										strOperatorLong = "Claro LTE";
+										strOperatorShort = "Claro LTE";
+									}else if((getNetWorkClass(mNewSS.getRilVoiceRadioTechnology()) == NETWORK_CLASS_2_G)||
+                                       (getNetWorkClass(mNewSS.getRilVoiceRadioTechnology()) == NETWORK_CLASS_3_G)){
+										strOperatorLong = "Claro UY";
+										strOperatorShort = "Claro UY";
+									}
+								}else{		
                                 strOperatorLong = mCi.lookupOperatorNameFromNetwork(
                                         SubscriptionManager.getSubIdUsingPhoneId(
                                                 mPhone.getPhoneId()), opNames[2], true);
@@ -3281,6 +3304,7 @@
                                 }
                                 log("EVENT_POLL_STATE_OPERATOR_CDMA: "
                                         + strOperatorLong + ", " + strOperatorShort);
+							}
                                 mNewSS.setOperatorName(strOperatorLong, strOperatorShort,
                                         opNames[2]);
                                 /// @}
@@ -3601,7 +3625,7 @@
         String plmn = null;
         String realPlmn = null;
         String mSimOperatorNumeric = (simRecords != null) ? simRecords.getOperatorNumeric() : "";
-		
+        loge("strNumPlmn = " + strNumPlmn + " mSimOperatorNumeric = " + mSimOperatorNumeric);
         try {
 			if(!("29505".equals(strNumPlmn) || "23212".equals(strNumPlmn))){
             sEons = (simRecords != null) ? simRecords.getEonsIfExist(mSS.getOperatorNumeric(),
@@ -3613,10 +3637,20 @@
 
         if (sEons != null) {
             plmn = sEons;
+            loge("plmn update to seons:"+sEons);
         }
         else if (strNumPlmn != null && strNumPlmn.equals(mSimOperatorNumeric)) {
             log("Home PLMN, get CPHS ons");
             plmn = (simRecords != null) ? simRecords.getSIMCPHSOns() : "";
+            loge("plmn update to cphs, plmn = " + plmn  + ", strNumPlmn = " + strNumPlmn);
+            if(strNumPlmn.equals("74810")){
+                if((getNetWorkClass(mNewSS.getRilVoiceRadioTechnology()) == NETWORK_CLASS_2_G)||
+                                       (getNetWorkClass(mNewSS.getRilVoiceRadioTechnology()) == NETWORK_CLASS_3_G)){
+                    plmn = "Claro UY";
+                } else if(getNetWorkClass(mNewSS.getRilVoiceRadioTechnology()) == NETWORK_CLASS_4_G){
+                    plmn = "Claro LTE";
+                }
+            }
             if (strNumPlmn.equals("00101") && plmn != null) {
                 if (plmn.contains("Operateur Name StrinRROR") || plmn.contains("Operateur Name StrinF FF")) {
                 	plmn = "Operateur Name String";
@@ -4187,7 +4221,7 @@
                 mUiccApplcation.unregisterForReady(this);
                 if (mIccRecords != null) {
                     mIccRecords.unregisterForRecordsLoaded(this);
-                    if (mPhone.isPhoneTypeGsm()) {
+				    if (mPhone.isPhoneTypeGsm()) {
                         mIccRecords.unregisterForRecordsEvents(this);
                     }
                 }
@@ -4202,7 +4236,7 @@
                     mUiccApplcation.registerForReady(this, EVENT_SIM_READY, null);
                     if (mIccRecords != null) {
                         mIccRecords.registerForRecordsLoaded(this, EVENT_SIM_RECORDS_LOADED, null);
-                        mIccRecords.registerForRecordsEvents(this, EVENT_SIM_OPL_LOADED, null);
+					    mIccRecords.registerForRecordsEvents(this, EVENT_SIM_OPL_LOADED, null);
                     }
                 } else if (mIsSubscriptionFromRuim) {
                     mUiccApplcation.registerForReady(this, EVENT_RUIM_READY, null);
@@ -8715,5 +8749,33 @@
             log("sEons: " + sEons + ", sNewEons: " + sNewEons);
             explict_update_spn = 1;
         }
-    } 
+    }
+	 private int getNetWorkClass(int networkType){
+        switch (networkType){
+            case ServiceState.RIL_RADIO_TECHNOLOGY_GPRS:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_EDGE:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_IS95A:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_IS95B:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_1xRTT:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_GSM:
+                return NETWORK_CLASS_2_G;
+            case ServiceState.RIL_RADIO_TECHNOLOGY_UMTS:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_EVDO_0:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_EVDO_A:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_HSUPA:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_HSPA:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_EVDO_B:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_EHRPD:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_HSPAP:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_HSDPA:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_TD_SCDMA:
+                return NETWORK_CLASS_3_G;
+            case ServiceState.RIL_RADIO_TECHNOLOGY_LTE:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_IWLAN:
+            case ServiceState.RIL_RADIO_TECHNOLOGY_LTE_CA:
+                return NETWORK_CLASS_4_G;
+            default:
+                return ServiceState.RIL_RADIO_TECHNOLOGY_UNKNOWN;
+        }
+    }
 }
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/common/interface/service/nvram/nvram_data_items.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/common/interface/service/nvram/nvram_data_items.h	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/common/interface/service/nvram/nvram_data_items.h	(revision 12507)
@@ -1534,7 +1534,7 @@
 #define  NVRAM_EF_NVRAM_LOCK_LID_VERNO                      "000"
 #define  NVRAM_EF_READ_RESERVED_LID_VERNO                    "000"
 
-#define NVRAM_EF_SYS_CACHE_OCTET_LID_VERNO                     "004"
+#define NVRAM_EF_SYS_CACHE_OCTET_LID_VERNO                     "005"
 #define NVRAM_EF_NVRAM_MSP_TEST_LID_VERNO                      "000"
 #define NVRAM_EF_NVRAM_UNIT_TEST_LID_VERNO                     "000"
 #define NVRAM_EF_NVRAM_SEC_CHECK_LID_VERNO               "000"
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/common/interface/service/nvram/l4_nvram_def.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/common/interface/service/nvram/l4_nvram_def.h	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/common/interface/service/nvram/l4_nvram_def.h	(revision 12507)
@@ -1,575 +1,575 @@
-/*****************************************************************************
-*  Copyright Statement:
-*  --------------------
-*  This software is protected by Copyright and the information contained
-*  herein is confidential. The software may not be copied and the information
-*  contained herein may not be used or disclosed except with the written
-*  permission of MediaTek Inc. (C) 2005
-*
-*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
-*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
-*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
-*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
-*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
-*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
-*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
-*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
-*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
-*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
-*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
-*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
-*
-*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
-*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
-*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
-*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
-*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
-*
-*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
-*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
-*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
-*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
-*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
-*
-*****************************************************************************/
-
-/*****************************************************************************
- *
- * Filename:
- * ---------
- * 
- *
- * Project:
- * --------
- *   MAUI
- *
- * Description:
- * ------------
- * 
- *
- * Author:
- * -------
- * 
- *
- *============================================================================
- *             HISTORY
- * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
- *------------------------------------------------------------------------------
+/*****************************************************************************
+*  Copyright Statement:
+*  --------------------
+*  This software is protected by Copyright and the information contained
+*  herein is confidential. The software may not be copied and the information
+*  contained herein may not be used or disclosed except with the written
+*  permission of MediaTek Inc. (C) 2005
+*
+*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
+*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
+*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
+*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
+*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
+*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
+*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
+*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
+*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
+*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
+*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
+*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
+*
+*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
+*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
+*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
+*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
+*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
+*
+*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
+*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
+*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
+*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
+*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
+*
+*****************************************************************************/
+
+/*****************************************************************************
+ *
+ * Filename:
+ * ---------
+ * 
+ *
+ * Project:
+ * --------
+ *   MAUI
+ *
+ * Description:
+ * ------------
+ * 
+ *
+ * Author:
+ * -------
+ * 
+ *
+ *============================================================================
+ *             HISTORY
+ * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
+ *------------------------------------------------------------------------------
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
- * removed!
- * removed!
- *
- * removed!
- * removed!
- * removed!
- *
- * removed!
- * removed!
- * removed!
- *
- * removed!
- * removed!
- * removed!
- * removed!
- *
- *------------------------------------------------------------------------------
- * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
- *============================================================================
- ****************************************************************************/
-#ifndef __L4_NVRAM_DEF_H__
-#define __L4_NVRAM_DEF_H__
-
-#ifdef __cplusplus
-extern "C"
-{
-#endif /* __cplusplus */ 
-
-
-#include "nvram_defs.h"
-#include "nvram_enums.h"
-#include "custom_nvram_sec.h"           /* nvram_sml_context_struct */
-#include "ps_public_enum.h"
-#include "device.h"
-
-
-// LID Enums
-    /********************************************
-     *
-     *  L4 Item
-     *
-     **********************************************/
-typedef enum
-{
-        NVRAM_EF_L4_START                   = NVRAM_LID_GRP_L4(0),
-        NVRAM_EF_TCM_CID_0_PROFILE_LID      = NVRAM_EF_L4_START,
-        NVRAM_EF_TCM_PDP_PROFILE_LID,
-        NVRAM_EF_PAM_PIB_PROFILE_LID,
-        NVRAM_EF_CFU_FLAG_LID,
-        /* MM NVRAM Re-structure Start */
-        NVRAM_EF_MM_DATA_LID,
-        /* MM NVRAM Re-structure End */
-        NVRAM_EF_CTM_DEFAULT_SETTINGS_LID,
-        NVRAM_EF_ALS_LINE_ID_LID,
-        NVRAM_EF_MSCAP_LID,
-        NVRAM_EF_ATCMD_ON_OFF_CHECK_LID,
-        NVRAM_EF_SMSAL_SMS_LID,
-        NVRAM_EF_SMSAL_MAILBOX_ADDR_LID,
-        NVRAM_EF_SMSAL_COMMON_PARAM_LID,
-        NVRAM_EF_SMSAL_SMSP_LID,
-        NVRAM_EF_SMSAL_MWIS_LID,
-        NVRAM_EF_CB_DEFAULT_CH_LID,
-        NVRAM_EF_CB_CH_INFO_LID,
-        NVRAM_EF_IMEI_IMEISV_LID,
-        NVRAM_EF_SML_LID,                   /* SIM-ME Lock */
-        NVRAM_EF_SIM_LOCK_LID, /* __SMART_PHONE_MODEM__ */
-        NVRAM_EF_MS_SECURITY_LID,
- //   #ifndef __PHB_STORAGE_BY_MMI__
-        NVRAM_EF_PHB_LID,
- //   #endif
-        NVRAM_EF_PHB_LN_ENTRY_LID,      //__PHB_NO_CALL_LOG__
-        NVRAM_EF_PHB_LN_TYPE_SEQ_LID,   //__PHB_NO_CALL_LOG__
-        NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID,   /* 2010.11.4   Add for EM menu for TestMode */
-        NVRAM_EF_ETWS_SETTING_LID,
-        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID, //__MOBILE_BROADBAND_PROVISION_CONTEXT__
-        NVRAM_EF_MSQ_LIST_LID,    //__MEDIATEK_SMART_QOS__ (MSQ)
-        NVRAM_EF_SIC_LIST_LID, 
-        NVRAM_EF_CSM_ESSP_LID,
- 
-        NVRAM_EF_CLASSMARK_RACAP_LID,           
-        NVRAM_EF_CUST_HW_LEVEL_TBL_LID,
-        NVRAM_EF_UEM_MANUFACTURE_DATA_LID,
-        NVRAM_EF_UEM_RMI_DATA_LID,
-        NVRAM_EF_RAC_PREFERENCE_LID,
-        NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID,  //for man-in-middle-attach prevention
-        NVRAM_EF_SYSSEL_SETTING_LID, /* for +SYSSEL*/ 
-        NVRAM_EF_REGIONAL_PHONE_MODE_LID,
-// #ifdef __CHANNEL_LOCK__
-        NVRAM_EF_CH_LOCK_INFO_LID, //  Cell/frequency lock
-// #endif __CHANNEL_LOCK__
-		NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_LID,
-        NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_LID,
-        NVRAM_EF_L4_LAST_LID        = NVRAM_LID_GRP_L4(255)
-}nvram_lid_l4_enum;
-
-// VERNO
-
-#define NVRAM_EF_TCM_CID_0_PROFILE_LID_VERNO                "004"
-#define NVRAM_EF_TCM_PDP_PROFILE_LID_VERNO                  "005"
-#define NVRAM_EF_PAM_PIB_PROFILE_LID_VERNO                  "002"
-#define NVRAM_EF_CFU_FLAG_LID_VERNO                         "000"
-/* MM NVRAM Re-structure Start */
-#define  NVRAM_EF_MM_DATA_LID_VERNO                          "000"
-/* MM NVRAM Re-structure End */
-#define  NVRAM_EF_ALS_LINE_ID_LID_VERNO                      "002"
-#define  NVRAM_EF_MSCAP_LID_VERNO                            "001"
-#define  NVRAM_EF_ATCMD_ON_OFF_CHECK_LID_VERNO               "000"
-#define  NVRAM_EF_SMSAL_COMMON_PARAM_LID_VERNO               "002"
-#define  NVRAM_EF_SMSAL_MAILBOX_ADDR_LID_VERNO               "001"
-#define  NVRAM_EF_SMSAL_SMS_LID_VERNO                        "001"
-#define  NVRAM_EF_SMSAL_SMSP_LID_VERNO                       "000"
-#define  NVRAM_EF_SMSAL_MWIS_LID_VERNO                        "000"
-#define  NVRAM_EF_CB_DEFAULT_CH_LID_VERNO                    "000"
-#define  NVRAM_EF_CB_CH_INFO_LID_VERNO                       "003"
-#define NVRAM_EF_IMEI_IMEISV_LID_VERNO                      "001"
-#define NVRAM_EF_SML_LID_VERNO                              "004"
-#ifdef __SMART_PHONE_MODEM__
-#define NVRAM_EF_SIM_LOCK_LID_VERNO                         "001"
-#endif
-#define NVRAM_EF_MS_SECURITY_LID_VERNO                      "003"
-#ifndef __PHB_STORAGE_BY_MMI__
-#define NVRAM_EF_PHB_LID_VERNO                              "003"
-#endif
-#define NVRAM_EF_PHB_LN_ENTRY_LID_VERNO                     "003"
-#define NVRAM_EF_PHB_LN_TYPE_SEQ_LID_VERNO                  "000"
-#define NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID_VERNO           "000"
-#define NVRAM_EF_ETWS_SETTING_LID_VERNO               "000"
-#define NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID_VERNO "000"   //__MOBILE_BROADBAND_PROVISION_CONTEXT__
-#define NVRAM_EF_MSQ_LIST_LID_VERNO                          "001"    //__MEDIATEK_SMART_QOS__ (MSQ)
-#define NVRAM_EF_SIC_LIST_LID_VERNO                         "002"
-#define  NVRAM_EF_CSM_ESSP_LID_VERNO                         "000"
-#define NVRAM_EF_CLASSMARK_RACAP_LID_VERNO                   "007"
-/* UEM*/
-#define NVRAM_EF_CUST_HW_LEVEL_TBL_LID_VERNO            "004"
-#define NVRAM_EF_UEM_MANUFACTURE_DATA_LID_VERNO         "000"
-#define NVRAM_EF_UEM_RMI_DATA_LID_VERNO                 "002"
-#define  NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID_VERNO               "000"
-#define  NVRAM_EF_RAC_PREFERENCE_LID_VERNO                   "012"
-#ifdef __SYSSEL_SUPPORT__
-#define NVRAM_EF_SYSSEL_SETTING_LID_VERNO "000"
-#endif
-#define NVRAM_EF_REGIONAL_PHONE_MODE_LID_VERNO "000"
-
-#ifdef __CHANNEL_LOCK__
-#define NVRAM_EF_CH_LOCK_INFO_LID_VERNO                      "000"
-#endif /* __CHANNEL_LOCK */
-
-#define NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_LID_VERNO    "000"
-
-#define NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_LID_VERNO "000"
-
-// Size and Total 
-
-/**
- * RAC preference
- */
-typedef struct
-{
-    kal_uint8 arg1;
-    kal_uint8 rat_mode;
-    kal_uint8 preferred_rat;
-    kal_uint8 preference;
-    kal_uint8 roaming_setting;
-    kal_uint8 mm_ivt;
-    kal_uint8 utran_vdp;
-    kal_uint8 reported_rat;
-    kal_uint8  ir_preferred_rat;
-} nvram_ef_rac_preference_struct;
-
-#define NVRAM_EF_RAC_PREFERENCE_SIZE         sizeof(nvram_ef_rac_preference_struct) 
-#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
-#define NVRAM_EF_RAC_PREFERENCE_TOTAL        4
-#else
-#define NVRAM_EF_RAC_PREFERENCE_TOTAL        (1 * NVRAM_DUAL_RECORD)
-#endif
-
-
-#if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
-/**
- * TCM cid_0 profile 
- */
-#define NVRAM_EF_TCM_CID_0_PROFILE_SIZE (sizeof(nvram_ef_tcm_PDP_profile_record_struct))
-#define NVRAM_EF_TCM_CID_0_PROFILE_TOTAL (1 * (NVRAM_DUAL_RECORD))
-
-/**
- * TCM PDP profile
- */
-#define NVRAM_EF_TCM_PDP_PROFILE_SIZE (sizeof(nvram_ef_tcm_PDP_profile_record_struct)) //erica 20070112
-#define NVRAM_EF_TCM_PDP_PROFILE_TOTAL ((MAX_EXT_PDP_CONTEXT) * (NVRAM_DUAL_RECORD)) // Carlson 20100125: modify nvram record to reduce ROM (do not use fix value, instead, use compile option to determine the total record)
-
-/**
- * SIC list
- */
-#define NVRAM_EF_SIC_LIST_SIZE  sizeof(nvram_ef_sic_list_struct) 
-#define NVRAM_EF_SIC_LIST_TOTAL 1 /* All SIM cards share the same config. */
-#endif // ~ #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
-
-#ifdef __PS_SERVICE__
-/**
- * PAM PIB profile
- */
-#define NVRAM_EF_PAM_PIB_PROFILE_SIZE (sizeof(nvram_ef_pam_pib_profile_struct))
-#define NVRAM_EF_PAM_PIB_PROFILE_TOTAL (1 * NVRAM_DUAL_RECORD)
-#endif /* __PS_SERVICE__ */
-
-/**
- * SMSAL common parameters
- */
-#define NVRAM_EF_SMSAL_COMMON_PARAM_SIZE           16
-#define NVRAM_EF_SMSAL_COMMON_PARAM_TOTAL          (1 * NVRAM_DUAL_RECORD)
-
-/**
- * SMSAL mailbox addresses
- */
-#ifdef __MAX_MAILBOX_NAME_UPDATA_TO_30__
-#define NVRAM_EF_SMSAL_MAILBOX_ADDR_SIZE           54
-#else
-#define NVRAM_EF_SMSAL_MAILBOX_ADDR_SIZE           34
-#endif
-#ifdef __SMS_MSP_UP_TO_4__
-#define NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL          (4 * NVRAM_DUAL_RECORD)
-#else
-#define NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL          (2 * NVRAM_DUAL_RECORD)
-#endif
-
-/**
- * SMSAL short messages
- */
-#define NVRAM_EF_SMSAL_SMS_SIZE              184
-/*#if defined(LOW_COST_SUPPORT)
-#define NVRAM_EF_SMSAL_SMS_TOTAL             (10 * NVRAM_DUAL_RECORD)
-#else
-#define NVRAM_EF_SMSAL_SMS_TOTAL             (200 * NVRAM_DUAL_RECORD)
-#endif // LOW_COST_SUPPORT
-*/
-#define NVRAM_EF_SMSAL_SMS_TOTAL    (SMS_PHONE_ENTRY * NVRAM_DUAL_RECORD)
-
-/**
- * CB Default Channel Setting
- */
-#define NVRAM_EF_CB_DEFAULT_CH_SIZE          20
-#define NVRAM_EF_CB_DEFAULT_CH_TOTAL         (1 * NVRAM_DUAL_RECORD)
-
-/**
- * SMSAL short message service parameters
- */
-#define NVRAM_EF_SMSAL_SMSP_SIZE           40   /* 28(SMSAL_SMSP_LEN)+10 */
-#define NVRAM_EF_SMSAL_SMSP_TOTAL          (2 * NVRAM_DUAL_RECORD)
-
-/**
- * CB Mask
- */
-  
-#define NVRAM_EF_CB_CH_INFO_SIZE              sizeof(nvram_ef_cb_ch_info_struct)
-#define NVRAM_EF_CB_CH_INFO_TOTAL             (1 * NVRAM_DUAL_RECORD)
-
-/**
- * SMSAL message waiting indication status
- */
-#define NVRAM_EF_SMSAL_MWIS_SIZE           6
-/* Due to let __REL4__ can put into modem internal, we default announce 5 (4 MSP + Line2)*/
-#define NVRAM_EF_SMSAL_MWIS_TOTAL          (5 * NVRAM_DUAL_RECORD)
-
-#if defined(__CCM_NO_RESET__)
-/**
- * Add last call cost
- */
-#define NVRAM_EF_ALS_LINE_ID_SIZE             6
-#define NVRAM_EF_ALS_LINE_ID_TOTAL            (1 * NVRAM_DUAL_RECORD)
-#elif defined (__CPHS__)
-/**
- * Line id
- */
-#define NVRAM_EF_ALS_LINE_ID_SIZE             2
-#define NVRAM_EF_ALS_LINE_ID_TOTAL            (1 * NVRAM_DUAL_RECORD)
-#endif
-
-/**
- * CFU FLAG
- */
-#define NVRAM_EF_CFU_FLAG_SIZE             1
-#define NVRAM_EF_CFU_FLAG_TOTAL            (1 * NVRAM_DUAL_RECORD)
-
-#define NVRAM_EF_CSM_ESSP_SIZE             1
-#define NVRAM_EF_CSM_ESSP_TOTAL            1
-
-/* Johnny 2005/11/07: add eqplmn_locigprs in nvram */
-
-/* MM NVRAM Re-structure Start */
-#define NVRAM_EF_MM_DATA_SIZE sizeof(nvram_ef_mm_data_struct) //plmn 6 bytes, is_plmn 1 byte, time_t byte, max 8
-#define NVRAM_EF_MM_LOCI_GPRS_SIZE 14 
-
-
-#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
-#define NVRAM_EF_MM_DATA_TOTAL 4
-#else
-#define NVRAM_EF_MM_DATA_TOTAL (1 * NVRAM_DUAL_RECORD)
-#endif
-
-
-
-/**
- * __MEDIATEK_SMART_QOS__
- */
-#ifdef __MEDIATEK_SMART_QOS__
-#define  NVRAM_EF_MSQ_LIST_SIZE       sizeof(nvram_ef_msq_list_struct)
-#define  NVRAM_EF_MSQ_LIST_TOTAL      1   /* All SIM cards share the same list. */
-#endif /* __MEDIATEK_SMART_QOS__ */
-
-
-
-/*----------------------------------------------------------------------------*/
-/* L4 Start: Please put L4 NVRAM info here                                    */
-/*----------------------------------------------------------------------------*/
-
-
-
-/*------------------------------------------------------------*/
-/* L4PHB-CallLog Start                                        */
-/*------------------------------------------------------------*/
-
-/* Can not wrap compile option as it's used by other L4 modules such as ATcmd */
-
-#if !defined(L4_NOT_PRESENT)
-#ifndef __PHB_STORAGE_BY_MMI__
-#define NVRAM_EF_PHB_SIZE                  sizeof(nvram_ef_phb_struct)
-#define NVRAM_EF_PHB_TOTAL                 MAX_PHB_PHONE_ENTRY
-#endif
-#endif
-
-/* How many log data in one NVRAM record, never change it */
-#define NVRAM_EF_PHB_LN_SIZE                    (10)
-
-/* call name buffer size */
-#if defined(__L4_MAX_NAME_60__)
-#define PHB_LN_NAME_SIZE                        (62)
-#elif defined(__L4_MAX_NAME_20__)
-#define PHB_LN_NAME_SIZE                        (22)
-#else /* defined(__L4_MAX_NAME_30__) */
-#define PHB_LN_NAME_SIZE                        (32)
-#endif /* defined(__L4_MAX_NAME_60__) */
-
-/* Call number buffer size */
-#if defined __VOIP__  /* It's ok to do this as VoIP is turned off on naptune */
-#define PHB_LN_NUM_SIZE                         ((41 >= (VOIP_URI_LEN)) ? 41 : (VOIP_URI_LEN))
-#else
-#define PHB_LN_NUM_SIZE                         (41)
-#endif
-
-/* Record size */
-#define NVRAM_EF_PHB_LN_ENTRY_SIZE              (sizeof(nvram_ef_phb_ln_struct))
-
-/* Record total number */
-#if (MAX_PHB_LN_ENTRY > 20)
-#define NVRAM_EF_PHB_LN_ENTRY_TOTAL             ((((MAX_PHB_LN_ENTRY + NVRAM_EF_PHB_LN_SIZE - 1) / NVRAM_EF_PHB_LN_SIZE) * 3) * (NVRAM_DUAL_RECORD))
-#else /* If define __L4_MAX_NAME_60__, the total LN is fixed to 15 * 3 = 45, please check it in phb_defs.h */
-#define NVRAM_EF_PHB_LN_ENTRY_TOTAL             (6 * NVRAM_DUAL_RECORD)
-#endif
-
-/* Record size and total number */
-#define NVRAM_EF_PHB_LN_TYPE_SEQ_SIZE           (NVRAM_EF_PHB_LN_ENTRY_TOTAL * NVRAM_EF_PHB_LN_SIZE / NVRAM_DUAL_RECORD)
-#define NVRAM_EF_PHB_LN_TYPE_SEQ_TOTAL          (1 * NVRAM_DUAL_RECORD)
-
-
-/*------------------------------------------------------------*/
-/* L4PHB-CallLog End                                          */
-/*------------------------------------------------------------*/
-
-/**
- * PS TestMode Read/Write by L4C
- */
-#define  NVRAM_EF_PS_CONFORMANCE_TESTMODE_SIZE      4
-#define  NVRAM_EF_PS_CONFORMANCE_TESTMODE_TOTAL     1
-
-/*
- * __MOBILE_BROADBAND_PROVISION_CONTEXT__: Read/Write by L4C
- */
-#define  NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_SIZE      sizeof(nvram_ef_mobile_broadband_provision_context_struct)
-#define  NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_TOTAL     10
-
-#ifdef __SYSSEL_SUPPORT__
-#define NVRAM_EF_SYSSEL_SETTING_SIZE 1
-#define NVRAM_EF_SYSSEL_SETTING_TOTAL (1 * NVRAM_DUAL_RECORD)
-#endif
-
-#define NVRAM_EF_REGIONAL_PHONE_MODE_SIZE (1)
-#define NVRAM_EF_REGIONAL_PHONE_MODE_TOTAL (1)
-
-/* 
- * Cell Lock / Channel Lock
- */
- #ifdef __CHANNEL_LOCK__
- #define NVRAM_EF_CH_LOCK_INFO_SIZE (sizeof(nvram_ef_ch_lock_info_struct))
- #define NVRAM_EF_CH_LOCK_INFO_TOTAL (1 * NVRAM_DUAL_RECORD)
- #endif /* __CHANNEL_LOCK__ */
-
-/**
- * Power Level Threshold Information
- */
-#define NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_SIZE     (sizeof(nvram_ef_power_level_threshold_info_struct))
-#define NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_TOTAL    (1 * NVRAM_DUAL_RECORD)
-
-/*----------------------------------------------------------------------------*/
-/* L4 End: Please put L4 NVRAM info above                                     */
-/*----------------------------------------------------------------------------*/
-
-/* UEM*/
-#if 0//__BK_LIGHT_20LEVEL_SUPPORT__
+ * removed!
+ * removed!
+ *
+ * removed!
+ * removed!
+ * removed!
+ *
+ * removed!
+ * removed!
+ * removed!
+ *
+ * removed!
+ * removed!
+ * removed!
+ * removed!
+ *
+ *------------------------------------------------------------------------------
+ * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
+ *============================================================================
+ ****************************************************************************/
+#ifndef __L4_NVRAM_DEF_H__
+#define __L4_NVRAM_DEF_H__
+
+#ifdef __cplusplus
+extern "C"
+{
+#endif /* __cplusplus */ 
+
+
+#include "nvram_defs.h"
+#include "nvram_enums.h"
+#include "custom_nvram_sec.h"           /* nvram_sml_context_struct */
+#include "ps_public_enum.h"
+#include "device.h"
+
+
+// LID Enums
+    /********************************************
+     *
+     *  L4 Item
+     *
+     **********************************************/
+typedef enum
+{
+        NVRAM_EF_L4_START                   = NVRAM_LID_GRP_L4(0),
+        NVRAM_EF_TCM_CID_0_PROFILE_LID      = NVRAM_EF_L4_START,
+        NVRAM_EF_TCM_PDP_PROFILE_LID,
+        NVRAM_EF_PAM_PIB_PROFILE_LID,
+        NVRAM_EF_CFU_FLAG_LID,
+        /* MM NVRAM Re-structure Start */
+        NVRAM_EF_MM_DATA_LID,
+        /* MM NVRAM Re-structure End */
+        NVRAM_EF_CTM_DEFAULT_SETTINGS_LID,
+        NVRAM_EF_ALS_LINE_ID_LID,
+        NVRAM_EF_MSCAP_LID,
+        NVRAM_EF_ATCMD_ON_OFF_CHECK_LID,
+        NVRAM_EF_SMSAL_SMS_LID,
+        NVRAM_EF_SMSAL_MAILBOX_ADDR_LID,
+        NVRAM_EF_SMSAL_COMMON_PARAM_LID,
+        NVRAM_EF_SMSAL_SMSP_LID,
+        NVRAM_EF_SMSAL_MWIS_LID,
+        NVRAM_EF_CB_DEFAULT_CH_LID,
+        NVRAM_EF_CB_CH_INFO_LID,
+        NVRAM_EF_IMEI_IMEISV_LID,
+        NVRAM_EF_SML_LID,                   /* SIM-ME Lock */
+        NVRAM_EF_SIM_LOCK_LID, /* __SMART_PHONE_MODEM__ */
+        NVRAM_EF_MS_SECURITY_LID,
+ //   #ifndef __PHB_STORAGE_BY_MMI__
+        NVRAM_EF_PHB_LID,
+ //   #endif
+        NVRAM_EF_PHB_LN_ENTRY_LID,      //__PHB_NO_CALL_LOG__
+        NVRAM_EF_PHB_LN_TYPE_SEQ_LID,   //__PHB_NO_CALL_LOG__
+        NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID,   /* 2010.11.4   Add for EM menu for TestMode */
+        NVRAM_EF_ETWS_SETTING_LID,
+        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID, //__MOBILE_BROADBAND_PROVISION_CONTEXT__
+        NVRAM_EF_MSQ_LIST_LID,    //__MEDIATEK_SMART_QOS__ (MSQ)
+        NVRAM_EF_SIC_LIST_LID, 
+        NVRAM_EF_CSM_ESSP_LID,
+ 
+        NVRAM_EF_CLASSMARK_RACAP_LID,           
+        NVRAM_EF_CUST_HW_LEVEL_TBL_LID,
+        NVRAM_EF_UEM_MANUFACTURE_DATA_LID,
+        NVRAM_EF_UEM_RMI_DATA_LID,
+        NVRAM_EF_RAC_PREFERENCE_LID,
+        NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID,  //for man-in-middle-attach prevention
+        NVRAM_EF_SYSSEL_SETTING_LID, /* for +SYSSEL*/ 
+        NVRAM_EF_REGIONAL_PHONE_MODE_LID,
+// #ifdef __CHANNEL_LOCK__
+        NVRAM_EF_CH_LOCK_INFO_LID, //  Cell/frequency lock
+// #endif __CHANNEL_LOCK__
+		NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_LID,
+        NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_LID,
+        NVRAM_EF_L4_LAST_LID        = NVRAM_LID_GRP_L4(255)
+}nvram_lid_l4_enum;
+
+// VERNO
+
+#define NVRAM_EF_TCM_CID_0_PROFILE_LID_VERNO                "004"
+#define NVRAM_EF_TCM_PDP_PROFILE_LID_VERNO                  "005"
+#define NVRAM_EF_PAM_PIB_PROFILE_LID_VERNO                  "002"
+#define NVRAM_EF_CFU_FLAG_LID_VERNO                         "000"
+/* MM NVRAM Re-structure Start */
+#define  NVRAM_EF_MM_DATA_LID_VERNO                          "000"
+/* MM NVRAM Re-structure End */
+#define  NVRAM_EF_ALS_LINE_ID_LID_VERNO                      "002"
+#define  NVRAM_EF_MSCAP_LID_VERNO                            "001"
+#define  NVRAM_EF_ATCMD_ON_OFF_CHECK_LID_VERNO               "000"
+#define  NVRAM_EF_SMSAL_COMMON_PARAM_LID_VERNO               "002"
+#define  NVRAM_EF_SMSAL_MAILBOX_ADDR_LID_VERNO               "001"
+#define  NVRAM_EF_SMSAL_SMS_LID_VERNO                        "001"
+#define  NVRAM_EF_SMSAL_SMSP_LID_VERNO                       "000"
+#define  NVRAM_EF_SMSAL_MWIS_LID_VERNO                        "000"
+#define  NVRAM_EF_CB_DEFAULT_CH_LID_VERNO                    "000"
+#define  NVRAM_EF_CB_CH_INFO_LID_VERNO                       "004"
+#define NVRAM_EF_IMEI_IMEISV_LID_VERNO                      "001"
+#define NVRAM_EF_SML_LID_VERNO                              "004"
+#ifdef __SMART_PHONE_MODEM__
+#define NVRAM_EF_SIM_LOCK_LID_VERNO                         "001"
+#endif
+#define NVRAM_EF_MS_SECURITY_LID_VERNO                      "003"
+#ifndef __PHB_STORAGE_BY_MMI__
+#define NVRAM_EF_PHB_LID_VERNO                              "003"
+#endif
+#define NVRAM_EF_PHB_LN_ENTRY_LID_VERNO                     "003"
+#define NVRAM_EF_PHB_LN_TYPE_SEQ_LID_VERNO                  "000"
+#define NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID_VERNO           "000"
+#define NVRAM_EF_ETWS_SETTING_LID_VERNO               "000"
+#define NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID_VERNO "000"   //__MOBILE_BROADBAND_PROVISION_CONTEXT__
+#define NVRAM_EF_MSQ_LIST_LID_VERNO                          "001"    //__MEDIATEK_SMART_QOS__ (MSQ)
+#define NVRAM_EF_SIC_LIST_LID_VERNO                         "002"
+#define  NVRAM_EF_CSM_ESSP_LID_VERNO                         "000"
+#define NVRAM_EF_CLASSMARK_RACAP_LID_VERNO                   "007"
+/* UEM*/
+#define NVRAM_EF_CUST_HW_LEVEL_TBL_LID_VERNO            "004"
+#define NVRAM_EF_UEM_MANUFACTURE_DATA_LID_VERNO         "000"
+#define NVRAM_EF_UEM_RMI_DATA_LID_VERNO                 "002"
+#define  NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID_VERNO               "000"
+#define  NVRAM_EF_RAC_PREFERENCE_LID_VERNO                   "012"
+#ifdef __SYSSEL_SUPPORT__
+#define NVRAM_EF_SYSSEL_SETTING_LID_VERNO "000"
+#endif
+#define NVRAM_EF_REGIONAL_PHONE_MODE_LID_VERNO "000"
+
+#ifdef __CHANNEL_LOCK__
+#define NVRAM_EF_CH_LOCK_INFO_LID_VERNO                      "000"
+#endif /* __CHANNEL_LOCK */
+
+#define NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_LID_VERNO    "000"
+
+#define NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_LID_VERNO "000"
+
+// Size and Total 
+
+/**
+ * RAC preference
+ */
+typedef struct
+{
+    kal_uint8 arg1;
+    kal_uint8 rat_mode;
+    kal_uint8 preferred_rat;
+    kal_uint8 preference;
+    kal_uint8 roaming_setting;
+    kal_uint8 mm_ivt;
+    kal_uint8 utran_vdp;
+    kal_uint8 reported_rat;
+    kal_uint8  ir_preferred_rat;
+} nvram_ef_rac_preference_struct;
+
+#define NVRAM_EF_RAC_PREFERENCE_SIZE         sizeof(nvram_ef_rac_preference_struct) 
+#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
+#define NVRAM_EF_RAC_PREFERENCE_TOTAL        4
+#else
+#define NVRAM_EF_RAC_PREFERENCE_TOTAL        (1 * NVRAM_DUAL_RECORD)
+#endif
+
+
+#if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
+/**
+ * TCM cid_0 profile 
+ */
+#define NVRAM_EF_TCM_CID_0_PROFILE_SIZE (sizeof(nvram_ef_tcm_PDP_profile_record_struct))
+#define NVRAM_EF_TCM_CID_0_PROFILE_TOTAL (1 * (NVRAM_DUAL_RECORD))
+
+/**
+ * TCM PDP profile
+ */
+#define NVRAM_EF_TCM_PDP_PROFILE_SIZE (sizeof(nvram_ef_tcm_PDP_profile_record_struct)) //erica 20070112
+#define NVRAM_EF_TCM_PDP_PROFILE_TOTAL ((MAX_EXT_PDP_CONTEXT) * (NVRAM_DUAL_RECORD)) // Carlson 20100125: modify nvram record to reduce ROM (do not use fix value, instead, use compile option to determine the total record)
+
+/**
+ * SIC list
+ */
+#define NVRAM_EF_SIC_LIST_SIZE  sizeof(nvram_ef_sic_list_struct) 
+#define NVRAM_EF_SIC_LIST_TOTAL 1 /* All SIM cards share the same config. */
+#endif // ~ #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
+
+#ifdef __PS_SERVICE__
+/**
+ * PAM PIB profile
+ */
+#define NVRAM_EF_PAM_PIB_PROFILE_SIZE (sizeof(nvram_ef_pam_pib_profile_struct))
+#define NVRAM_EF_PAM_PIB_PROFILE_TOTAL (1 * NVRAM_DUAL_RECORD)
+#endif /* __PS_SERVICE__ */
+
+/**
+ * SMSAL common parameters
+ */
+#define NVRAM_EF_SMSAL_COMMON_PARAM_SIZE           16
+#define NVRAM_EF_SMSAL_COMMON_PARAM_TOTAL          (1 * NVRAM_DUAL_RECORD)
+
+/**
+ * SMSAL mailbox addresses
+ */
+#ifdef __MAX_MAILBOX_NAME_UPDATA_TO_30__
+#define NVRAM_EF_SMSAL_MAILBOX_ADDR_SIZE           54
+#else
+#define NVRAM_EF_SMSAL_MAILBOX_ADDR_SIZE           34
+#endif
+#ifdef __SMS_MSP_UP_TO_4__
+#define NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL          (4 * NVRAM_DUAL_RECORD)
+#else
+#define NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL          (2 * NVRAM_DUAL_RECORD)
+#endif
+
+/**
+ * SMSAL short messages
+ */
+#define NVRAM_EF_SMSAL_SMS_SIZE              184
+/*#if defined(LOW_COST_SUPPORT)
+#define NVRAM_EF_SMSAL_SMS_TOTAL             (10 * NVRAM_DUAL_RECORD)
+#else
+#define NVRAM_EF_SMSAL_SMS_TOTAL             (200 * NVRAM_DUAL_RECORD)
+#endif // LOW_COST_SUPPORT
+*/
+#define NVRAM_EF_SMSAL_SMS_TOTAL    (SMS_PHONE_ENTRY * NVRAM_DUAL_RECORD)
+
+/**
+ * CB Default Channel Setting
+ */
+#define NVRAM_EF_CB_DEFAULT_CH_SIZE          20
+#define NVRAM_EF_CB_DEFAULT_CH_TOTAL         (1 * NVRAM_DUAL_RECORD)
+
+/**
+ * SMSAL short message service parameters
+ */
+#define NVRAM_EF_SMSAL_SMSP_SIZE           40   /* 28(SMSAL_SMSP_LEN)+10 */
+#define NVRAM_EF_SMSAL_SMSP_TOTAL          (2 * NVRAM_DUAL_RECORD)
+
+/**
+ * CB Mask
+ */
+  
+#define NVRAM_EF_CB_CH_INFO_SIZE              sizeof(nvram_ef_cb_ch_info_struct)
+#define NVRAM_EF_CB_CH_INFO_TOTAL             (1 * NVRAM_DUAL_RECORD)
+
+/**
+ * SMSAL message waiting indication status
+ */
+#define NVRAM_EF_SMSAL_MWIS_SIZE           6
+/* Due to let __REL4__ can put into modem internal, we default announce 5 (4 MSP + Line2)*/
+#define NVRAM_EF_SMSAL_MWIS_TOTAL          (5 * NVRAM_DUAL_RECORD)
+
+#if defined(__CCM_NO_RESET__)
+/**
+ * Add last call cost
+ */
+#define NVRAM_EF_ALS_LINE_ID_SIZE             6
+#define NVRAM_EF_ALS_LINE_ID_TOTAL            (1 * NVRAM_DUAL_RECORD)
+#elif defined (__CPHS__)
+/**
+ * Line id
+ */
+#define NVRAM_EF_ALS_LINE_ID_SIZE             2
+#define NVRAM_EF_ALS_LINE_ID_TOTAL            (1 * NVRAM_DUAL_RECORD)
+#endif
+
+/**
+ * CFU FLAG
+ */
+#define NVRAM_EF_CFU_FLAG_SIZE             1
+#define NVRAM_EF_CFU_FLAG_TOTAL            (1 * NVRAM_DUAL_RECORD)
+
+#define NVRAM_EF_CSM_ESSP_SIZE             1
+#define NVRAM_EF_CSM_ESSP_TOTAL            1
+
+/* Johnny 2005/11/07: add eqplmn_locigprs in nvram */
+
+/* MM NVRAM Re-structure Start */
+#define NVRAM_EF_MM_DATA_SIZE sizeof(nvram_ef_mm_data_struct) //plmn 6 bytes, is_plmn 1 byte, time_t byte, max 8
+#define NVRAM_EF_MM_LOCI_GPRS_SIZE 14 
+
+
+#if defined(__SGLTE_DSDS__) || defined(__DUAL_SIM_PROJECT_SUPPORT_SGLTE_WORLD_PHONE_NVRAM__)
+#define NVRAM_EF_MM_DATA_TOTAL 4
+#else
+#define NVRAM_EF_MM_DATA_TOTAL (1 * NVRAM_DUAL_RECORD)
+#endif
+
+
+
+/**
+ * __MEDIATEK_SMART_QOS__
+ */
+#ifdef __MEDIATEK_SMART_QOS__
+#define  NVRAM_EF_MSQ_LIST_SIZE       sizeof(nvram_ef_msq_list_struct)
+#define  NVRAM_EF_MSQ_LIST_TOTAL      1   /* All SIM cards share the same list. */
+#endif /* __MEDIATEK_SMART_QOS__ */
+
+
+
+/*----------------------------------------------------------------------------*/
+/* L4 Start: Please put L4 NVRAM info here                                    */
+/*----------------------------------------------------------------------------*/
+
+
+
+/*------------------------------------------------------------*/
+/* L4PHB-CallLog Start                                        */
+/*------------------------------------------------------------*/
+
+/* Can not wrap compile option as it's used by other L4 modules such as ATcmd */
+
+#if !defined(L4_NOT_PRESENT)
+#ifndef __PHB_STORAGE_BY_MMI__
+#define NVRAM_EF_PHB_SIZE                  sizeof(nvram_ef_phb_struct)
+#define NVRAM_EF_PHB_TOTAL                 MAX_PHB_PHONE_ENTRY
+#endif
+#endif
+
+/* How many log data in one NVRAM record, never change it */
+#define NVRAM_EF_PHB_LN_SIZE                    (10)
+
+/* call name buffer size */
+#if defined(__L4_MAX_NAME_60__)
+#define PHB_LN_NAME_SIZE                        (62)
+#elif defined(__L4_MAX_NAME_20__)
+#define PHB_LN_NAME_SIZE                        (22)
+#else /* defined(__L4_MAX_NAME_30__) */
+#define PHB_LN_NAME_SIZE                        (32)
+#endif /* defined(__L4_MAX_NAME_60__) */
+
+/* Call number buffer size */
+#if defined __VOIP__  /* It's ok to do this as VoIP is turned off on naptune */
+#define PHB_LN_NUM_SIZE                         ((41 >= (VOIP_URI_LEN)) ? 41 : (VOIP_URI_LEN))
+#else
+#define PHB_LN_NUM_SIZE                         (41)
+#endif
+
+/* Record size */
+#define NVRAM_EF_PHB_LN_ENTRY_SIZE              (sizeof(nvram_ef_phb_ln_struct))
+
+/* Record total number */
+#if (MAX_PHB_LN_ENTRY > 20)
+#define NVRAM_EF_PHB_LN_ENTRY_TOTAL             ((((MAX_PHB_LN_ENTRY + NVRAM_EF_PHB_LN_SIZE - 1) / NVRAM_EF_PHB_LN_SIZE) * 3) * (NVRAM_DUAL_RECORD))
+#else /* If define __L4_MAX_NAME_60__, the total LN is fixed to 15 * 3 = 45, please check it in phb_defs.h */
+#define NVRAM_EF_PHB_LN_ENTRY_TOTAL             (6 * NVRAM_DUAL_RECORD)
+#endif
+
+/* Record size and total number */
+#define NVRAM_EF_PHB_LN_TYPE_SEQ_SIZE           (NVRAM_EF_PHB_LN_ENTRY_TOTAL * NVRAM_EF_PHB_LN_SIZE / NVRAM_DUAL_RECORD)
+#define NVRAM_EF_PHB_LN_TYPE_SEQ_TOTAL          (1 * NVRAM_DUAL_RECORD)
+
+
+/*------------------------------------------------------------*/
+/* L4PHB-CallLog End                                          */
+/*------------------------------------------------------------*/
+
+/**
+ * PS TestMode Read/Write by L4C
+ */
+#define  NVRAM_EF_PS_CONFORMANCE_TESTMODE_SIZE      4
+#define  NVRAM_EF_PS_CONFORMANCE_TESTMODE_TOTAL     1
+
+/*
+ * __MOBILE_BROADBAND_PROVISION_CONTEXT__: Read/Write by L4C
+ */
+#define  NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_SIZE      sizeof(nvram_ef_mobile_broadband_provision_context_struct)
+#define  NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_TOTAL     10
+
+#ifdef __SYSSEL_SUPPORT__
+#define NVRAM_EF_SYSSEL_SETTING_SIZE 1
+#define NVRAM_EF_SYSSEL_SETTING_TOTAL (1 * NVRAM_DUAL_RECORD)
+#endif
+
+#define NVRAM_EF_REGIONAL_PHONE_MODE_SIZE (1)
+#define NVRAM_EF_REGIONAL_PHONE_MODE_TOTAL (1)
+
+/* 
+ * Cell Lock / Channel Lock
+ */
+ #ifdef __CHANNEL_LOCK__
+ #define NVRAM_EF_CH_LOCK_INFO_SIZE (sizeof(nvram_ef_ch_lock_info_struct))
+ #define NVRAM_EF_CH_LOCK_INFO_TOTAL (1 * NVRAM_DUAL_RECORD)
+ #endif /* __CHANNEL_LOCK__ */
+
+/**
+ * Power Level Threshold Information
+ */
+#define NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_SIZE     (sizeof(nvram_ef_power_level_threshold_info_struct))
+#define NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_TOTAL    (1 * NVRAM_DUAL_RECORD)
+
+/*----------------------------------------------------------------------------*/
+/* L4 End: Please put L4 NVRAM info above                                     */
+/*----------------------------------------------------------------------------*/
+
+/* UEM*/
+#if 0//__BK_LIGHT_20LEVEL_SUPPORT__
 /* under construction !*/
-#elif defined(__MULTI_LEVEL_BACKLIGHT_SUPPORT__)
-#define NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE     (440+8*PWM_MAX_BACKLIGHT_LEVEL)
-#else
-#define NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE     440
-#endif
-#define NVRAM_EF_CUST_HW_LEVEL_TBL_TOTAL   1
-
-/**
- * UEM Manufacturer data
- */
-#define NVRAM_EF_UEM_MANUFACTURE_DATA_SIZE         MAX_ME_ID_NUM * MAX_ME_ID_LEN
-#define NVRAM_EF_UEM_MANUFACTURE_DATA_TOTAL        1
-/**
- * UEM RMI data
- */
-#define NVRAM_EF_UEM_RMI_DATA_SIZE                 216  /* 182 */
-#define NVRAM_EF_UEM_RMI_DATA_TOTAL                1
-
-/**
- * MSCAP
- */
-//[MAUI_00740014]: __REL4__ supported speech codec
-//0528_AMRWB
-#define NVRAM_EF_MSCAP_SIZE              12
-#define NVRAM_EF_MSCAP_TOTAL             1
-
-#define NVRAM_EF_ATCMD_ON_OFF_CHECK_SIZE        (sizeof(nvram_atcmd_check_context_struct))
-#define NVRAM_EF_ATCMD_ON_OFF_CHECK_TOTAL     1
-
-
-/**
- * IMEI/IMEISV
- */
-#ifdef __SMART_PHONE_MODEM__
-#define NVRAM_EF_IMEI_IMEI_SIZE           8
-#define NVRAM_EF_IMEI_IMEISV_SIZE         10
-#define NVRAM_EF_IMEI_IMEISV_TOTAL        10
-#else
-#define NVRAM_EF_IMEI_IMEI_SIZE           8
-#define NVRAM_EF_IMEI_IMEISV_SIZE         10
-#define NVRAM_EF_IMEI_IMEISV_TOTAL        (1 * NVRAM_DUAL_RECORD)
-#endif
-
-/*
- * SIM-ME Lock
- */
-#ifdef __SMART_PHONE_MODEM__
-#define NVRAM_EF_SML_SIZE   sizeof(nvram_sml_context_struct)
-#define NVRAM_EF_SML_TOTAL  10
-#else
-#define NVRAM_EF_SML_SIZE   sizeof(nvram_sml_context_struct)
-#define NVRAM_EF_SML_TOTAL  (1 * NVRAM_DUAL_RECORD)
-#endif
-/*
- * MS Security
- */
-#define NVRAM_EF_MS_SECURITY_SIZE         (38)
-#define NVRAM_EF_MS_SECURITY_TOTAL        (1 * NVRAM_DUAL_RECORD)
-
-//#ifdef  __SMART_PHONE_MODEM__
-#define NVRAM_EF_SIM_LOCK_SIZE sizeof(nvram_sml_tmo_context_struct)
-#define NVRAM_EF_SIM_LOCK_TOTAL (1 * NVRAM_DUAL_RECORD)
-//#endif
-
-#define NVRAM_EF_ETWS_SETTING_SIZE        (sizeof(nvram_ef_etws_setting_struct))
-#define NVRAM_EF_ETWS_SETTING_TOTAL     1
-
-
-/**
- * CLASSMARK_RACAP
- */
-
-/* For R11, NVRAM_EF_CLASSMARK_RACAP_DEFAULT[] will occupy 23 bytes.  */
-#define NVRAM_EF_CLASSMARK_RACAP_SIZE          23
-#define NVRAM_EF_CLASSMARK_RACAP_TOTAL         1
-
-#define NVRAM_EF_MM_IMSI_LOCI_GLOCI_SIZE (9+11+14)
-#define NVRAM_EF_MM_IMSI_LOCI_GLOCI_TOTAL (1 * NVRAM_DUAL_RECORD)
-
-/**
- * Enable LTE only mode for LTE only SIM
- */
-#define  NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_SIZE sizeof(nvram_ef_lte_only_oper_sim_customization_struct)
-#define  NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_TOTAL      1   /* All SIM cards share the same list. */
-
-#ifdef __cplusplus
-}
-#endif 
-
-#endif /* __L4_NVRAM_DEF_H__ */ 
+#elif defined(__MULTI_LEVEL_BACKLIGHT_SUPPORT__)
+#define NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE     (440+8*PWM_MAX_BACKLIGHT_LEVEL)
+#else
+#define NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE     440
+#endif
+#define NVRAM_EF_CUST_HW_LEVEL_TBL_TOTAL   1
+
+/**
+ * UEM Manufacturer data
+ */
+#define NVRAM_EF_UEM_MANUFACTURE_DATA_SIZE         MAX_ME_ID_NUM * MAX_ME_ID_LEN
+#define NVRAM_EF_UEM_MANUFACTURE_DATA_TOTAL        1
+/**
+ * UEM RMI data
+ */
+#define NVRAM_EF_UEM_RMI_DATA_SIZE                 216  /* 182 */
+#define NVRAM_EF_UEM_RMI_DATA_TOTAL                1
+
+/**
+ * MSCAP
+ */
+//[MAUI_00740014]: __REL4__ supported speech codec
+//0528_AMRWB
+#define NVRAM_EF_MSCAP_SIZE              12
+#define NVRAM_EF_MSCAP_TOTAL             1
+
+#define NVRAM_EF_ATCMD_ON_OFF_CHECK_SIZE        (sizeof(nvram_atcmd_check_context_struct))
+#define NVRAM_EF_ATCMD_ON_OFF_CHECK_TOTAL     1
+
+
+/**
+ * IMEI/IMEISV
+ */
+#ifdef __SMART_PHONE_MODEM__
+#define NVRAM_EF_IMEI_IMEI_SIZE           8
+#define NVRAM_EF_IMEI_IMEISV_SIZE         10
+#define NVRAM_EF_IMEI_IMEISV_TOTAL        10
+#else
+#define NVRAM_EF_IMEI_IMEI_SIZE           8
+#define NVRAM_EF_IMEI_IMEISV_SIZE         10
+#define NVRAM_EF_IMEI_IMEISV_TOTAL        (1 * NVRAM_DUAL_RECORD)
+#endif
+
+/*
+ * SIM-ME Lock
+ */
+#ifdef __SMART_PHONE_MODEM__
+#define NVRAM_EF_SML_SIZE   sizeof(nvram_sml_context_struct)
+#define NVRAM_EF_SML_TOTAL  10
+#else
+#define NVRAM_EF_SML_SIZE   sizeof(nvram_sml_context_struct)
+#define NVRAM_EF_SML_TOTAL  (1 * NVRAM_DUAL_RECORD)
+#endif
+/*
+ * MS Security
+ */
+#define NVRAM_EF_MS_SECURITY_SIZE         (38)
+#define NVRAM_EF_MS_SECURITY_TOTAL        (1 * NVRAM_DUAL_RECORD)
+
+//#ifdef  __SMART_PHONE_MODEM__
+#define NVRAM_EF_SIM_LOCK_SIZE sizeof(nvram_sml_tmo_context_struct)
+#define NVRAM_EF_SIM_LOCK_TOTAL (1 * NVRAM_DUAL_RECORD)
+//#endif
+
+#define NVRAM_EF_ETWS_SETTING_SIZE        (sizeof(nvram_ef_etws_setting_struct))
+#define NVRAM_EF_ETWS_SETTING_TOTAL     1
+
+
+/**
+ * CLASSMARK_RACAP
+ */
+
+/* For R11, NVRAM_EF_CLASSMARK_RACAP_DEFAULT[] will occupy 23 bytes.  */
+#define NVRAM_EF_CLASSMARK_RACAP_SIZE          23
+#define NVRAM_EF_CLASSMARK_RACAP_TOTAL         1
+
+#define NVRAM_EF_MM_IMSI_LOCI_GLOCI_SIZE (9+11+14)
+#define NVRAM_EF_MM_IMSI_LOCI_GLOCI_TOTAL (1 * NVRAM_DUAL_RECORD)
+
+/**
+ * Enable LTE only mode for LTE only SIM
+ */
+#define  NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_SIZE sizeof(nvram_ef_lte_only_oper_sim_customization_struct)
+#define  NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_TOTAL      1   /* All SIM cards share the same list. */
+
+#ifdef __cplusplus
+}
+#endif 
+
+#endif /* __L4_NVRAM_DEF_H__ */ 
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/l4_nvram_def.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/l4_nvram_def.c	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/l4_nvram_def.c	(revision 12507)
@@ -1,1019 +1,1019 @@
-/*****************************************************************************
-*  Copyright Statement:
-*  --------------------
-*  This software is protected by Copyright and the information contained
-*  herein is confidential. The software may not be copied and the information
-*  contained herein may not be used or disclosed except with the written
-*  permission of MediaTek Inc. (C) 2005
-*
-*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
-*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
-*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
-*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
-*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
-*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
-*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
-*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
-*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
-*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
-*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
-*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
-*
-*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
-*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
-*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
-*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
-*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
-*
-*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
-*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
-*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
-*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
-*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
-*
-*****************************************************************************/
-
-/*****************************************************************************
- *
- * Filename:
- * ---------
- * l4_nvram_def.c
- *
- * Project:
- * --------
- *   MAUI
- *
- * Description:
- * ------------
- *   
- *
- * Author:
- * -------
- * 
- *
- *============================================================================
- *             HISTORY
- * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
- *------------------------------------------------------------------------------
+/*****************************************************************************
+*  Copyright Statement:
+*  --------------------
+*  This software is protected by Copyright and the information contained
+*  herein is confidential. The software may not be copied and the information
+*  contained herein may not be used or disclosed except with the written
+*  permission of MediaTek Inc. (C) 2005
+*
+*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
+*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
+*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
+*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
+*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
+*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
+*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
+*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
+*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
+*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
+*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
+*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
+*
+*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
+*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
+*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
+*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
+*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
+*
+*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
+*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
+*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
+*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
+*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
+*
+*****************************************************************************/
+
+/*****************************************************************************
+ *
+ * Filename:
+ * ---------
+ * l4_nvram_def.c
+ *
+ * Project:
+ * --------
+ *   MAUI
+ *
+ * Description:
+ * ------------
+ *   
+ *
+ * Author:
+ * -------
+ * 
+ *
+ *============================================================================
+ *             HISTORY
+ * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
+ *------------------------------------------------------------------------------
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
+ * removed!
+ * removed!
+ * removed!
  * removed!
+ *
  * removed!
  * removed!
  * removed!
- *
  * removed!
+ *
  * removed!
  * removed!
  * removed!
- *
  * removed!
+ *
  * removed!
  * removed!
  * removed!
- *
  * removed!
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
+ *
  * removed!
- *
  * removed!
  * removed!
- *
+ *
  * removed!
  * removed!
+ *
  * removed!
- *
  * removed!
  * removed!
- *
  * removed!
+ *
  * removed!
  * removed!
  * removed!
- *
- * removed!
- * removed!
- * removed!
- *
- *------------------------------------------------------------------------------
- * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
- *============================================================================
- ****************************************************************************/
-
-#ifndef NVRAM_NOT_PRESENT
-
-#include "kal_public_api.h" 
-#include "kal_general_types.h"
-#ifdef NVRAM_AUTO_GEN
-#include "nvram_auto_gen.h"
-#endif
-
-#include "nvram_enums.h"
-#include "nvram_defs.h"
-
-#if defined(__MMI_FMI__)
-#include "nvram_user_defs.h"
-#include "custom_nvram_editor_data_item.h"
-#include "custom_mmi_default_value.h"
-
-#endif
-
-#ifdef __PS_SERVICE__
-#include "custom_gprs_pdp_default_qos_config.h" // Carlson, for PS_QOS_PROFILE_DEFAULT_REQ_XXX and PS_QOS_PROFILE_DEFAULT_MIN_XXX
-#endif
-
-/* Add include statement above this line */
-#ifndef __OPTR_NONE__
-#include "op_nvram_common_config.h"
-#endif
-
-/*
- *   User Headers & Default value
- */
-#include "l4_nvram_def.h" 
-#include "l4_nvram_editor.h" 
-
-/*The chip doesn't support A5/3*/
-#if defined( MT6208) || defined( MT6205) || defined( MT6218) || defined( MT6219) || \
-    defined( MT6217) || defined( MT6227) || defined( MT6226) || defined( MT6228) || \
-    defined(MT6205B) || defined(MT6226M) || defined(MT6218B)
-#define __NO_SUPPORT_A5_3__
-#endif
-#ifdef __MOBILE_BROADBAND_PROVISION_CONTEXT__
-    extern nvram_ef_mobile_broadband_provision_context_struct COMMON_NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_DEFAULT[];
-#endif
-
-// Default Values
-#if !defined(NVRAM_NOT_PRESENT) && !defined(__L1_STANDALONE__)
-#if !defined(EXTERNAL_MMI)
-#ifdef __MAX_MAILBOX_NAME_UPDATA_TO_30__
-const kal_uint8 COMMON_NVRAM_EF_SMSAL_MAILBOX_ADDR_DEFAULT[] = 
-{
-    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, /* Alpha ID */
-    0x00,   /* Length of BCD number */
-    0xff,   /* TON and NPI */
-    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
-    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, /* Dailling number */
-    0xff,   /* capability/configuration identifier */
-    0xff    /* extension 1 record identifier */
-};
-#else
-const kal_uint8 COMMON_NVRAM_EF_SMSAL_MAILBOX_ADDR_DEFAULT[] = 
-{
-    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, /* Alpha ID */
-    0x00,   /* Length of BCD number */
-    0xff,   /* TON and NPI */
-    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 
-    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, /* Dailling number */
-    0xff,   /* capability/configuration identifier */
-    0xff    /* extension 1 record identifier */
-};
-#endif
-#endif
-
-kal_uint8 const COMMON_NVRAM_EF_MS_SECURITY_DEFAULT[] =
-{
-/*
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         // reg_ps_key
-*/
-    0x00,                                                   /* security_indication */
-/*
-    0x00,                                                   // auto_lock_item
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,   // np_code
-    0x21, 0x43, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,         // np_key
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,   // nsp_code
-    0x65, 0x87, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,         // nsp_key
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00,                                       // np_of_sp
-    0x00, 0x00, 0x00,                                       // np_of_cp
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // gid1
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // gid2
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         // sp_key
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         // cp_key
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,   // imsi_code
-    0x33, 0x44, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,         // imsi_key
-*/
-    0x11, 0x22, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,         // phone_key
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,   // last_imsi
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         // pin1
-    0x00,                                                   // pin1_valid
-    0x00,                                                    // phone_lock_verified
-    0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00 // iccid
-};
-
-#ifdef __CPHS__
-const kal_uint8 COMMON_NVRAM_EF_ALS_LINE_ID_DEFAULT[NVRAM_EF_ALS_LINE_ID_SIZE] =
-{
-    0x0, 0x0
-};
-#endif /* __CPHS__ */
-
-const kal_uint8 COMMON_NVRAM_EF_MSCAP_DEFAULT[NVRAM_EF_MSCAP_SIZE] =
-{
-/* Byte 1~4 describes MS supported codec
- * 1. Codec types is coded as the definition in TS26.103, Sec. 6.2, Codec Bitmap
- * 2. Spec Codec Bitmap combines GSM and UMTS together, whereas we separate codec
- *    types according to different radio access technologies. So GAS can directly
- *    read first 2 bytes for speech capability.
- */
-#if defined(__AMR_SUPPORT__)
-    0x1f,   /* Supported speech version (FR,HR,EFR,AMR FR,AMR HR) */
-#else
-    0x07,   /* Supported speech version (FR,HR,EFR) */
-#endif 
-//0528_AMRWB: Restructure EF_MSCAP, put speech codec bytes together
-#if defined(__AMRWB_LINK_SUPPORT__)
-#if defined(__AMR_WB_WHITE_LIST__)
-    0x02,  /* byte 2 for GSM supported codec, (FR AMRWB) */
-#else
-    0x00,  /* byte 2 for GSM supported codec */
-#endif
-#else
-    0x00,  /* byte 2 for GSM supported codec */
-#endif
-    0x60,  /* byte 1 for FDD UMTS supported codec,(UMTS_AMR, UMTS_AMR2) */
-#if defined(__AMRWB_LINK_SUPPORT__)
-    0x04,  /* byte 2 for FDD GSM supported codec, (UMTS_AMRWB) */
-#else
-    0x00,  /* byte 2 for FDD UMTS supported codec */
-#endif
-#if defined(__CSD_T__) && defined(__CSD_NT__) && defined(__CSD_FAX__)
-#ifdef __SYNC_HDLC_CSD__
-    0x6b,   /* Supported data capability 1 (T & NT & FAX_T) */
-#else
-    0x63,   /* Supported data capability 1 (T & NT & FAX_T) */
-#endif /* __SYNC_HDLC_CSD__ */
-#elif defined(__CSD_T__) && defined(__CSD_NT__)
-#ifdef __SYNC_HDLC_CSD__
-    0x69,   /* Supported data capability 1 (T & NT) */
-#else
-    0x61,   /* Supported data capability 1 (T & NT) */
-#endif /* __SYNC_HDLC_CSD__ */
-#elif defined(__CSD_T__) && defined(__CSD_FAX__)
-#ifdef __SYNC_HDLC_CSD__
-    0x2b,   /* Supported data capability 1 (T & FAX_T) */
-#else
-    0x23,   /* Supported data capability 1 (T & FAX_T) */
-#endif /* __SYNC_HDLC_CSD__ */
-#elif defined(__CSD_NT__) && defined(__CSD_FAX__)
-    0x43,   /* Supported data capability 1 (NT & FAX_T) */
-#elif defined(__CSD_T__)
-#ifdef __SYNC_HDLC_CSD__
-    0x29,   /* Supported data capability 1 (ONLY T) */
-#else
-    0x21,   /* Supported data capability 1 (ONLY T) */
-#endif /* __SYNC_HDLC_CSD__ */
-#elif defined(__CSD_NT__)
-    0x41,   /* Supported data capability 1 (ONLY NT) */
-#elif defined(__CSD_FAX__)
-    0x02,   /* Supported data capability 1 (ONLY FAX_T) */
-#else
-    0x00,   /* Supported data capability 1 (NO SUPPORT CSD) */
-#endif
-    0x00,   /* Supported data capability 2 */
-#if defined(CSD_SUPPORT) || defined(__CSD_FAX__)
-    0x1f,    /* Supported channel coding (2.4k,4.8k,9.6k,14.4k,HR) */
-#else /* defined(CSD_SUPPORT) || defined(__CSD_FAX__) */
-    0x00,
-#endif /* defined(CSD_SUPPORT) || defined(__CSD_FAX__) */
-#if defined(__DISABLE_CSCALL__)
-    0x01, /*0x01 mean disable call , 0x00 mean not disable call*/
-#else
-    0x00,
-#endif
-
-    0x00, /* Spare byte reserved for GAS */
-
-    0x05, /*mm_non_drx_timer_value(sec), default value is 5 sec*/
-
-    0x20, /*MOLY00003437*/ /* byte 1 for TDD UMTS supported codec,(UMTS_AMR, UMTS_AMR2) */ 
-
-#if defined(__AMRWB_LINK_SUPPORT__)
-    0x04,  /* byte 2 for TDD GSM supported codec, (UMTS_AMRWB) */
-#else
-    0x00   /* byte 2 for TDD UMTS supported codec */
-#endif
-
-/************************************ !!! GAS OWNERS MUST READ !!! ************************************
-    If 
-       (1) you want to add a setting value in this NVRAM file (NVRAM_EF_MSCAP_LID), and
-       (2) The setting can be also read in NVRAM_EF_CLASSMARK_RACAP_LID
-
-    You have to notice that the setting value may be overlapped by some procedures (for example, 
-    dynamic band setting), which will re-read NVRAM_EF_CLASSMARK_RACAP_LID. As a result, the
-    setting you want will be again changed to the original value. To avoid this, you must additionally
-    do extra handling in mrs_gas_decode_ms_capability(..., ..., kal_bool is_dynmc_cfg).
-    If the input "is_dynmc_cfg == TRUE", do not re-write the setting. VAMOS setting capability is an 
-    examlpe you can refer to.
-
-    To ensure everyone knows this, please do NOT add code after this comment. 
-
-************************************ !!! GAS OWNERS MUST READ !!! ************************************/
-};
-kal_uint8 const COMMON_NVRAM_EF_RAC_PREFERENCE_DEFAULT[] =
-{
-/* 1th byte is PLMN selection mode(1) | Preferred Service in NMO III(2) | GPRS auto attach(1) | Reserved(3)  | PLMN list preference(1) */    
-    // 0x80 /* PLMN selection mode and Preferred Service in NMO III */
-    //mtk02475: merge MODEM project specific default value via compile option, set GPRS always on for single SIM modem project.
-    //mtk02475: for NWSIM environment, set to GPRS always on for executing GCF TTCN
-#ifdef __UE_SIMULATOR__
-    0xD0    /* GPRS auto attach - always on */
-#else /* __UE_SIMULATOR__ */
-#if defined(__MMI_FMI__) || defined(__GEMINI__)
-    0xC0    /* GPRS when needed */
-#else /* __MMI_FMI__ || __GEMINI__ */
-    0xD0    /* GPRS always on */
-#endif /* __MMI_FMI__ || GEMINI__ */
-//#ifdef __DYNAMIC_ROAMING_SUPPORT__
-    + 0x02
-//#endif
-#endif /* __UE_SIMULATOR__ */
-//#ifdef __PLMN_LIST_PREF_SUPPORT__
-    + 0x00 /*PLMN_LIST_PREFERENCE: 0: ACCURACY FIRST, 1: SPEED_FIRST*/
-//#endif
-+ 0x00 /* CSG_AUTO_SEARCH_PREFERENCE: 0x0: DISABLE, 0x4: ENABLE */
-#ifdef __MM_INTEGRITY_PREF__
-    + 0x00 /* MM INTEGRITY CHECK PREFERENCE: 0x00: integrity check enabled, 0x08: integrity check disabled when test SIM */
-#endif
-,
-
-/* 2nd  byte is RAT mode*/
-    0
-#if defined(__CDMA2000_RAT__)
-    | 0x10 //RAT_C2K
-#endif
-    /* always disable LTE RAT whenver __MM_DISABLE_L__ flag is set */
-#ifndef __MM_DISABLE_L__
-#if defined(__LTE_RAT__)
-    | 0x04
-#endif
-#endif /* __MM_DISABLE_L__ */
-#if defined(__UMTS_RAT__)
-    | 0x02
-#endif
-#ifndef __L1_TASK_DISABLE__
-#if defined(__GSM_RAT__)
-    | 0x01
-#endif
-#endif /* __L1_TASK_DISABLE__ */
-,
-
-/* 3th  byte is C2K preferred RAT and MM preferred RAT */
-    // MM preferred RAT 0x00 : RAT_NONE  0x01 : RAT_GSM 0x02 : RAT_UMTS 0x04 : RAT_LTE 
-    0x00
-    +
-    // C2K preferred RAT 0x20 : RAT_1xRTT  0x40 : RAT_HRPD 0x60 : RAT_HYBRID  
-    0x00
-, 
-
-/* 4th byte is HSPA preference + GPRS transfer preference*/
-    0
-#ifdef __HSPA_PREFERENCE_SETTING__
-    //mtk02475: default turn on maximum HSPA capability
-#if defined(__UMTS_R7__)
-    + 0x30
-#elif defined(__HSUPA_SUPPORT__)
-    + 0x20
-#elif defined(__HSDPA_SUPPORT__)
-    + 0x10
-#else
-    + 0x00  // 0x00 for HSPA_OFF, 0x10 for HSDPA_ON, 0x20 for HSDPA_HSUPA_ON, 0x30 for HSDPA & HSUPA & HSPAPLUS ON
-#endif 
-
-    //TDD HAPS PREFERENCE default value
-#if defined(__HSUPA_SUPPORT__)
-    + 0x80
-#elif defined(__HSDPA_SUPPORT__)
-    + 0x40
-#else
-    + 0x00  // 0x00 for HSPA_OFF, 0x40 for HSDPA_ON, 0x80 for HSDPA_HSUPA_ON, 0xC0 for HSDPA & HSUPA & HSPAPLUS ON
-#endif
-
-#endif /* __HSPA_PREFERENCE_SETTING__ */
-#ifdef __GEMINI_MONITOR_PAGE_DURING_TRANSFER__
-    + 0x00  // 0x00 for NO_PREEMPTION, 0x04 for PREEMPT_PEER_PS_TRANSFER
-#endif /* __GEMINI_MONITOR_PAGE_DURING_TRANSFER__ */
-#ifdef __MONITOR_PAGE_DURING_TRANSFER__
-    + 0x00  // 0 for GPRS_PREFER, 1 for CALL prefer, // 2 for AS_OPTIMAL(reserved)
-#endif /* __MONITOR_PAGE_DURING_TRANSFER__ */
-,  //end of character
-
-/* 5th byte roaming related setting, default off */
-    0
-#ifdef __RAC_REPORT_LIMIT_AFTER_TRYALLPLMN__
-    + 0x08  // 0x00 disable roaming broker, 0x08 enable roaming broker
-#endif     
-,  //end of character
-    
-/* 6th byte: mobility management IMS voice termination, default disabled */
-    1
-,// end of character
-
-/* 7th byte: voice domain preference for UTRAN, default CS voice only */
-    1
-    ,
-/* 8th byte: supported RAT mode that report to network, default value is the same as RAT mode */
-    0
-#if defined(__LTE_RAT__) && defined(__CDMA2000_RAT__)
-    | 0x14 //RAT_LTE_C2K
-#else /* the same as RAT mode */
-#if defined(__LTE_RAT__) && !defined(__MM_DISABLE_L__)
-  	| 0x04
-#endif
-#if defined(__UMTS_RAT__)
-    | 0x02
-#endif
-#ifndef __L1_TASK_DISABLE__
-#if defined(__GSM_RAT__) && !defined(__SGLTE__)
-    | 0x01
-#endif
-#endif /* __L1_TASK_DISABLE__ */
-#endif /* !defined(__LTE_RAT__) || !defined(__CDMA2000_RAT__) */
-,
-/* 9th byte: IR preferred RAT*/
-// IR preferred RAT 0x00 : RAT_NONE  0x10 : RAT_GSM 0x20 : RAT_UMTS  
-    0
-};
-kal_uint8 const COMMON_NVRAM_EF_SMSAL_COMMON_PARAM_DEFAULT[] =
-{
-#if defined (__CS_SERVICE__) && defined (__SMS_OVER_PS_SUPPORT__)
-    0x01,               /* bearer service : CS Only */
-#elif defined (__SMS_OVER_PS_SUPPORT__)
-    0x00,               /* bearer service : PS Only */
-#else
-    0x01,               /* bearer service : CS Only */
-#endif
-    0x00, 0x00,         /* status report, reply path OFF */
-    0x02,               /* VP: Relative format */
-#ifdef __UNIFIED_MESSAGE_SIMBOX_SUPPORT__
-    0x01, 0x01, 0x01,   /* mem1, mem2, mem3 */
-#else/* __UNIFIED_MESSAGE_SIMBOX_SUPPORT__ */
-    0x05, 0x05, 0x05,   /* mem1, mem2, mem3 */
-#endif /* __UNIFIED_MESSAGE_SIMBOX_SUPPORT__ */
-#ifdef __UE_SIMULATOR__
-    0x01, 0x01,         /* CB setting - ON */
-#else
-    0x00, 0x01,         /* CB setting */
-#endif
-    0xFF,               /* AT default profile ID.0xFF:invalid profile ID and SMSAL auto select profile id */
-    0x00,               /* First Octet */
-    0x00,               /* Turn Off SMS FDN */
-    0x00,               /* last_used_tp_mr */
-    0xFF,               /* mem_capacity_available. Default 0xFF means memory available.*/
-    0x00,               /* selected_msp */
-    0x00                /* reserve */
-};
-
-/* Cell Broadcast Default Channel Setting. */
-/* The channels set will not shown in MMI, but it will received CB if CB is turned on. */
-/* This setting may be changed by customer. DON'T remove it. */
-kal_uint8 const COMMON_NVRAM_EF_CB_DEFAULT_CH_DEFAULT[] =
-{
-    0xFF, 0xFF, /* default CH 1 , for example:  chanel 50 is 0x00, 0x32 */
-    0xFF, 0xFF, /* default CH 2  */
-    0xFF, 0xFF, /* default CH 3  */
-    0xFF, 0xFF, /* default CH 4  */
-    0xFF, 0xFF, /* default CH 5  */
-    0xFF, 0xFF, /* default CH 6  */
-    0xFF, 0xFF, /* default CH 7  */
-    0xFF, 0xFF, /* default CH 8  */
-    0xFF, 0xFF, /* default CH 9  */
-    0xFF, 0xFF  /* default CH 10 */
-};
-
-#endif
-
-
-extern const kal_uint32 NVRAM_EF_CUST_HW_LEVEL_TBL_DEFAULT[NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE];
-#if defined(__IC_SLT__)
-static kal_uint8 const NVRAM_EF_IMEI_DEFAULT[] = {0x53, 0x93,  0x91, 0x20, 0x65, 0x08, 0x31, 0x70, 0x00, 0x00};
-#endif
-#if !defined(__SMS_STORAGE_BY_MMI__) && (SMS_PHONE_ENTRY > 0)
-static kal_uint8 const NVRAM_EF_SMSAL_SMS_DEFAULT[] = {
-    0xfe,                            /* status */
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF,
-    0xFF, 0xFF, 0xFF, 0xFF
-};
-#endif
-
-
-/* Cell Broadcast Setting. */
-/* The channels set will shown in MMI */
-/* This setting may be changed by customer. DON'T remove it. */
-static kal_uint8 const COMMON_NVRAM_EF_CB_CH_INFO_DEFAULT[] =
-{
-    0xFF, 0xFF, 0xFF, 0xFF, /* cbmir_mask, default all cbmir turn on */
-    0xFF, 0xFF, 0xFF, 0xFF, /* cbmir_me_mask, default all cbmir turn on */
-    0xFF, 0xFF, 0xFF, 0xFF, /* dcs_mask, default all dcs turn on */
-    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[0] ~ dcs[4] */
-    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[5] ~ dcs[9] */
-    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[10] ~ dcs[14] */
-    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[15] ~ dcs[19] */
-    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[20] ~ dcs[24] */
-    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[25] ~ dcs[29] */
-    0xFF, 0xFF, 0xFF, 0xFF, 0xFF,/* cbmi_me_mask, default all ME cbmi turn on */
-    0xFF, 0xFF, 0xFF, /* cbmi_sim_mask, default all SIM cbmi turn on */
-#ifndef __CMAS__
-    0xFF, 0xFF, /* CH 1 , for example:  chanel 50 is 0x00, 0x32 */
-    0xFF, 0xFF, /* CH 2  */
-    0xFF, 0xFF, /* CH 3  */
-    0xFF, 0xFF, /* CH 4  */
-    0xFF, 0xFF, /* CH 5  */
-    0xFF, 0xFF, /* CH 6  */
-    0xFF, 0xFF, /* CH 7  */
-    0xFF, 0xFF, /* CH 8  */
-    0xFF, 0xFF, /* CH 9  */
-    0xFF, 0xFF, /* CH 10 */
-    0xFF, 0xFF, /* CH 11 */
-    0xFF, 0xFF, /* CH 12 */
-    0xFF, 0xFF, /* CH 13 */
-#else
-    0x11, 0x12, /* CH 1 , for example:  chanel 50 is 0x00, 0x32 */
-    0x11, 0x13, /* CH 2  */
-    0x11, 0x14, /* CH 3  */
-    0x11, 0x15, /* CH 4  */
-    0x11, 0x16, /* CH 5  */
-    0x11, 0x17, /* CH 6  */
-    0x11, 0x18, /* CH 7  */
-    0x11, 0x19, /* CH 8  */
-    0x11, 0x1A, /* CH 9  */
-    0x11, 0x1B, /* CH 10 */
-    0x11, 0x1C, /* CH 11 */
-    0x11, 0x1D, /* CH 12 */
-    0x11, 0x1E, /* CH 13 */
-#endif
-    0xFF, 0xFF, /* CH 14 */
-    0xFF, 0xFF, /* CH 15 */
-    0xFF, 0xFF, /* CH 16 */
-    0xFF, 0xFF, /* CH 17 */
-    0xFF, 0xFF, /* CH 18 */
-    0xFF, 0xFF, /* CH 19 */
-    0xFF, 0xFF, /* CH 20 */
-    0xFF, 0xFF, /* CH 21 */
-    0xFF, 0xFF, /* CH 22 */
-    0xFF, 0xFF, /* CH 23 */
-    0xFF, 0xFF, /* CH 24 */
-    0xFF, 0xFF, /* CH 25 */
-    0xFF, 0xFF, /* CH 26 */
-    0xFF, 0xFF, /* CH 27 */
-    0xFF, 0xFF, /* CH 28 */
-    0xFF, 0xFF, /* CH 29 */
-    0xFF, 0xFF, /* CH 30 */
-    0xFF, 0xFF, /* CH 31 */
-    0xFF, 0xFF, /* CH 32 */
-    0xFF, 0xFF, /* CH 33 */
-    0xFF, 0xFF, /* CH 34 */
-    0xFF, 0xFF, /* CH 35 */
-    0xFF, 0xFF, /* CH 36 */
-    0xFF, 0xFF, /* CH 37 */
-    0xFF, 0xFF, /* CH 38 */
-    0xFF, 0xFF, /* CH 39 */
-    0xFF, 0xFF, /* CH 40 */
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 1*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 2*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 3*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 4*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 5*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 6*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 7*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 8*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 9*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 10*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 11*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 12*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 13*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 14*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 15*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 16*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 17*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 18*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 19*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 20*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 21*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 22*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 23*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 24*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 25*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 26*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 27*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 28*/
-    0xFF, 0xFF, 0xFF, 0xFF, /*Range 29*/
-    0xFF, 0xFF, 0xFF, 0xFF  /*Range 30*/
-};
-
-
-/* UEM*/
-static kal_uint8 const NVRAM_EF_UEM_MANUFACTURE_DATA_DEFAULT[NVRAM_EF_UEM_MANUFACTURE_DATA_SIZE] = {
-                   'M',  'T',  'K',  '1', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-#ifdef __DM_MO_SUPPORT__
-                   'M',  'T',  'K',  '3', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-#else
-                   'M',  'T',  'K',  '2', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-#endif
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                   'M',  'T',  'K',  '3', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                   'M',  'T',  'K',  '4', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                   'M',  'T',  'K',  '5', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-                   'M',  'T',  'K',  '6', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                   'M',  'T',  'K',  '7', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
-                  };
-
-
-
-
-
-static kal_uint8 const NVRAM_EF_PS_CONFORMANCE_TESTMODE_DEFAULT[] ={
-    /* High 8 bit stores Test mode. Eg. CTA/FTA/IOT...
-         * And the value follow the rule like this:
-         * 0x00  ==> Real NW
-         * 0x01  ==> CTA
-         * 0x02  ==> FTA
-         * 0x03  ==> IOT
-         * 0x04  ==> OPERATOR
-         * ...
-         */
-    0x00,
-    /* Low 24 bit store the Special setting according to each MODE
-         */
-    0x00,0x00,
-#ifdef __UE_SIMULATOR__
-    0x02
-#else
-    0x00
-#endif
-};
-
-
-#if !defined(__NVRAM_SUPPORT_CUSTPACK__)// && !defined(__L1_STANDALONE__)
-
-#ifdef __MEDIATEK_SMART_QOS__
-nvram_ef_msq_list_struct const NVRAM_EF_MSQ_LIST_DEFAULT[] = 
-{
-    {
-        /* is_msq_on */
-        /* - Format: 0 (OFF), 1 (ON) */
-        1,
-        0, /* padding */
-        
-        /* nvram_ef_msq_entry_struct msq_entry[MSQ_MAX_ENTRY_COUNT] 
-         * - Format: {<entry_id>,"<PLMN_ID>",<check_nw>,<check_sim>}
-         */
-        {
-            /* 01 ~ 10. */
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-                                                                  
-            /* 11 ~ 20. */                                        
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-                                                                  
-            /* 21 ~ 30. */                                        
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-                                                                  
-            /* 31 ~ 40. */                                        
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-                                                                  
-            /* 41 ~ 50. */                                        
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-
-            /* 51 ~ 60. */
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-
-            /* 61 ~ 70. */
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-
-            /* 71 ~ 80. */
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-
-            /* 81 ~ 90. */
-
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-
-            /* 91 ~ 100. */
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0},
-            {0,"",0,0,0}
-        }
-    }
-} ;
-#endif /* __MEDIATEK_SMART_QOS__ */
-
-#endif  /* __MMI_FMI__*/
-
-
-#if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
-#define TCM_CONTEXT_ID_DEFAULT_VALUE (0xFF)
-#define TCM_NAS_PRIORITY_CONFIG_NOT_SPECIFIED (0x00)
-#define TCM_EAB_OVERRIDE_CONFIG_NOT_SPECIFIED (0x00)
-
-static nvram_ef_tcm_PDP_profile_record_struct const NVRAM_EF_TCM_CID_0_PROFILE_DEFAULT[] = {
-    {
-                  /* context_id, pdp_addr_type, pdp_addr_len. */
-                  TCM_CONTEXT_ID_DEFAULT_VALUE, 0x21, 0x01,
-
-                  /* addr_val[16]. */
-                  {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
-
-                  /* apn_len. */
-                  0x00,
-
-                  /* apn[100]. */
-                  {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
-
-                  /* pcomp_algo, dcomp_algo, context_type(0:PRIMARY_CONTEXT), primary_context_id . */
-                  0x02, 0x02, 0x00, TCM_CONTEXT_ID_DEFAULT_VALUE,
-
-                  /* req_n201u. */
-                  0x0000,
-
-                  /* AT_definition. */
-                  0x01, /* 0000 0001. Only TCM_CGDCONT_DEFINED is set. Others are not. */
-
-                  /* p_cscf_discovery, im_cn_signalling_flag, request_type. */
-                  0x00, 0x00, 0x01,
-
-
-                  /* nas_priority, eab_override */
-                  TCM_NAS_PRIORITY_CONFIG_NOT_SPECIFIED, TCM_EAB_OVERRIDE_CONFIG_NOT_SPECIFIED,
-
-                  /* initial_attach. */
-                  0x01
-    },             
-};
-
-static nvram_ef_tcm_PDP_profile_record_struct const NVRAM_EF_TCM_PDP_PROFILE_DEFAULT[] = {
-    {
-                  /* context_id, pdp_addr_type, pdp_addr_len. */
-                  TCM_CONTEXT_ID_DEFAULT_VALUE, 0x21, 0x01,
-
-                  /* addr_val[16]. */
-                  {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
-
-                  /* apn_len. */
-                  0x08,
-
-                  /* apn[100]. */
-                  {0x69, 0x6E, 0x74, 0x65, 0x72, 0x6E, 0x65, 0x74, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
-
-                  /* pcomp_algo, dcomp_algo, context_type(0:PRIMARY_CONTEXT), primary_context_id . */
-                  0x02, 0x02, 0x00, TCM_CONTEXT_ID_DEFAULT_VALUE,
-
-                  /* req_n201u. */
-                  0x0000,
-
-                  /* AT_definition. */
-                  0x01, /* 0000 0001. Only TCM_CGDCONT_DEFINED is set. Others are not. */
-
-                  /* p_cscf_discovery, im_cn_signalling_flag, request_type. */
-                  0x00, 0x00, 0x01,
-
-                  /* nas_priority, eab_override */
-                  TCM_NAS_PRIORITY_CONFIG_NOT_SPECIFIED, TCM_EAB_OVERRIDE_CONFIG_NOT_SPECIFIED,
-
-                  /* initial_attach. */
-                  0x00
-    },
-};
-
-static nvram_ef_sic_list_struct NVRAM_EF_SIC_LIST_DEFAULT[] = {
-    {
-        /* is_tst_config_valid */
-        KAL_FALSE,
-
-        /* Field: <sim-plmn-id>,<rat>,<qos>,<pdnReqType>,<v4AddrAlloc>,
-         *         <v4dns>,<v4mtu>,<bcm>,<etft>.
-         */
-        /* tst_config */
-        {"000000", 0, {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_NOT_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_NONE},
-                      {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE}, {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE},
-                      {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}, {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}},
-
-        /* default_config */
-        {"000000", 0, {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_CAN_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_VIA_NASSIG},
-                      {SIC_CHECK_NONE, SIC_RESULT_V4REQ_DNSV4}, {SIC_CHECK_NONE, SIC_RESULT_V4REQ_MTUV4},
-                      {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_BCM}, {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_ETFT}},
-
-        /* emergency_config */
-        {"000000", 0, {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_CAN_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_NONE},
-                      {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE}, {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE},
-                      {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}, {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}},
-
-        /* entry[SIC_MAX_ENTRY_COUNT] - Need to increment NVRAM_EF_SIC_LIST_LID_VERNO */
-        {
-            {"46001", NVRAM_EF_RAT_GSM_UMTS,
-                      {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_NOT_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_NONE},
-                      {SIC_CHECK_NONE, SIC_RESULT_V4REQ_DNSV4}, {SIC_CHECK_SIM_OR_NW, SIC_RESULT_V4REQ_NONE},
-                      {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_BCM}, {SIC_CHECK_SIM_OR_NW, SIC_RESULT_BCMETFT_NONE}},
-
-            // 0 - 9:
-            #if 0
+ *
+ *------------------------------------------------------------------------------
+ * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
+ *============================================================================
+ ****************************************************************************/
+
+#ifndef NVRAM_NOT_PRESENT
+
+#include "kal_public_api.h" 
+#include "kal_general_types.h"
+#ifdef NVRAM_AUTO_GEN
+#include "nvram_auto_gen.h"
+#endif
+
+#include "nvram_enums.h"
+#include "nvram_defs.h"
+
+#if defined(__MMI_FMI__)
+#include "nvram_user_defs.h"
+#include "custom_nvram_editor_data_item.h"
+#include "custom_mmi_default_value.h"
+
+#endif
+
+#ifdef __PS_SERVICE__
+#include "custom_gprs_pdp_default_qos_config.h" // Carlson, for PS_QOS_PROFILE_DEFAULT_REQ_XXX and PS_QOS_PROFILE_DEFAULT_MIN_XXX
+#endif
+
+/* Add include statement above this line */
+#ifndef __OPTR_NONE__
+#include "op_nvram_common_config.h"
+#endif
+
+/*
+ *   User Headers & Default value
+ */
+#include "l4_nvram_def.h" 
+#include "l4_nvram_editor.h" 
+
+/*The chip doesn't support A5/3*/
+#if defined( MT6208) || defined( MT6205) || defined( MT6218) || defined( MT6219) || \
+    defined( MT6217) || defined( MT6227) || defined( MT6226) || defined( MT6228) || \
+    defined(MT6205B) || defined(MT6226M) || defined(MT6218B)
+#define __NO_SUPPORT_A5_3__
+#endif
+#ifdef __MOBILE_BROADBAND_PROVISION_CONTEXT__
+    extern nvram_ef_mobile_broadband_provision_context_struct COMMON_NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_DEFAULT[];
+#endif
+
+// Default Values
+#if !defined(NVRAM_NOT_PRESENT) && !defined(__L1_STANDALONE__)
+#if !defined(EXTERNAL_MMI)
+#ifdef __MAX_MAILBOX_NAME_UPDATA_TO_30__
+const kal_uint8 COMMON_NVRAM_EF_SMSAL_MAILBOX_ADDR_DEFAULT[] = 
+{
+    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, /* Alpha ID */
+    0x00,   /* Length of BCD number */
+    0xff,   /* TON and NPI */
+    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
+    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, /* Dailling number */
+    0xff,   /* capability/configuration identifier */
+    0xff    /* extension 1 record identifier */
+};
+#else
+const kal_uint8 COMMON_NVRAM_EF_SMSAL_MAILBOX_ADDR_DEFAULT[] = 
+{
+    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, /* Alpha ID */
+    0x00,   /* Length of BCD number */
+    0xff,   /* TON and NPI */
+    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 
+    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, /* Dailling number */
+    0xff,   /* capability/configuration identifier */
+    0xff    /* extension 1 record identifier */
+};
+#endif
+#endif
+
+kal_uint8 const COMMON_NVRAM_EF_MS_SECURITY_DEFAULT[] =
+{
+/*
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         // reg_ps_key
+*/
+    0x00,                                                   /* security_indication */
+/*
+    0x00,                                                   // auto_lock_item
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,   // np_code
+    0x21, 0x43, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,         // np_key
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,   // nsp_code
+    0x65, 0x87, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,         // nsp_key
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00,                                       // np_of_sp
+    0x00, 0x00, 0x00,                                       // np_of_cp
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // gid1
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // gid2
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         // sp_key
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         // cp_key
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,   // imsi_code
+    0x33, 0x44, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,         // imsi_key
+*/
+    0x11, 0x22, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,         // phone_key
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,   // last_imsi
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         // pin1
+    0x00,                                                   // pin1_valid
+    0x00,                                                    // phone_lock_verified
+    0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00 // iccid
+};
+
+#ifdef __CPHS__
+const kal_uint8 COMMON_NVRAM_EF_ALS_LINE_ID_DEFAULT[NVRAM_EF_ALS_LINE_ID_SIZE] =
+{
+    0x0, 0x0
+};
+#endif /* __CPHS__ */
+
+const kal_uint8 COMMON_NVRAM_EF_MSCAP_DEFAULT[NVRAM_EF_MSCAP_SIZE] =
+{
+/* Byte 1~4 describes MS supported codec
+ * 1. Codec types is coded as the definition in TS26.103, Sec. 6.2, Codec Bitmap
+ * 2. Spec Codec Bitmap combines GSM and UMTS together, whereas we separate codec
+ *    types according to different radio access technologies. So GAS can directly
+ *    read first 2 bytes for speech capability.
+ */
+#if defined(__AMR_SUPPORT__)
+    0x1f,   /* Supported speech version (FR,HR,EFR,AMR FR,AMR HR) */
+#else
+    0x07,   /* Supported speech version (FR,HR,EFR) */
+#endif 
+//0528_AMRWB: Restructure EF_MSCAP, put speech codec bytes together
+#if defined(__AMRWB_LINK_SUPPORT__)
+#if defined(__AMR_WB_WHITE_LIST__)
+    0x02,  /* byte 2 for GSM supported codec, (FR AMRWB) */
+#else
+    0x00,  /* byte 2 for GSM supported codec */
+#endif
+#else
+    0x00,  /* byte 2 for GSM supported codec */
+#endif
+    0x60,  /* byte 1 for FDD UMTS supported codec,(UMTS_AMR, UMTS_AMR2) */
+#if defined(__AMRWB_LINK_SUPPORT__)
+    0x04,  /* byte 2 for FDD GSM supported codec, (UMTS_AMRWB) */
+#else
+    0x00,  /* byte 2 for FDD UMTS supported codec */
+#endif
+#if defined(__CSD_T__) && defined(__CSD_NT__) && defined(__CSD_FAX__)
+#ifdef __SYNC_HDLC_CSD__
+    0x6b,   /* Supported data capability 1 (T & NT & FAX_T) */
+#else
+    0x63,   /* Supported data capability 1 (T & NT & FAX_T) */
+#endif /* __SYNC_HDLC_CSD__ */
+#elif defined(__CSD_T__) && defined(__CSD_NT__)
+#ifdef __SYNC_HDLC_CSD__
+    0x69,   /* Supported data capability 1 (T & NT) */
+#else
+    0x61,   /* Supported data capability 1 (T & NT) */
+#endif /* __SYNC_HDLC_CSD__ */
+#elif defined(__CSD_T__) && defined(__CSD_FAX__)
+#ifdef __SYNC_HDLC_CSD__
+    0x2b,   /* Supported data capability 1 (T & FAX_T) */
+#else
+    0x23,   /* Supported data capability 1 (T & FAX_T) */
+#endif /* __SYNC_HDLC_CSD__ */
+#elif defined(__CSD_NT__) && defined(__CSD_FAX__)
+    0x43,   /* Supported data capability 1 (NT & FAX_T) */
+#elif defined(__CSD_T__)
+#ifdef __SYNC_HDLC_CSD__
+    0x29,   /* Supported data capability 1 (ONLY T) */
+#else
+    0x21,   /* Supported data capability 1 (ONLY T) */
+#endif /* __SYNC_HDLC_CSD__ */
+#elif defined(__CSD_NT__)
+    0x41,   /* Supported data capability 1 (ONLY NT) */
+#elif defined(__CSD_FAX__)
+    0x02,   /* Supported data capability 1 (ONLY FAX_T) */
+#else
+    0x00,   /* Supported data capability 1 (NO SUPPORT CSD) */
+#endif
+    0x00,   /* Supported data capability 2 */
+#if defined(CSD_SUPPORT) || defined(__CSD_FAX__)
+    0x1f,    /* Supported channel coding (2.4k,4.8k,9.6k,14.4k,HR) */
+#else /* defined(CSD_SUPPORT) || defined(__CSD_FAX__) */
+    0x00,
+#endif /* defined(CSD_SUPPORT) || defined(__CSD_FAX__) */
+#if defined(__DISABLE_CSCALL__)
+    0x01, /*0x01 mean disable call , 0x00 mean not disable call*/
+#else
+    0x00,
+#endif
+
+    0x00, /* Spare byte reserved for GAS */
+
+    0x05, /*mm_non_drx_timer_value(sec), default value is 5 sec*/
+
+    0x20, /*MOLY00003437*/ /* byte 1 for TDD UMTS supported codec,(UMTS_AMR, UMTS_AMR2) */ 
+
+#if defined(__AMRWB_LINK_SUPPORT__)
+    0x04,  /* byte 2 for TDD GSM supported codec, (UMTS_AMRWB) */
+#else
+    0x00   /* byte 2 for TDD UMTS supported codec */
+#endif
+
+/************************************ !!! GAS OWNERS MUST READ !!! ************************************
+    If 
+       (1) you want to add a setting value in this NVRAM file (NVRAM_EF_MSCAP_LID), and
+       (2) The setting can be also read in NVRAM_EF_CLASSMARK_RACAP_LID
+
+    You have to notice that the setting value may be overlapped by some procedures (for example, 
+    dynamic band setting), which will re-read NVRAM_EF_CLASSMARK_RACAP_LID. As a result, the
+    setting you want will be again changed to the original value. To avoid this, you must additionally
+    do extra handling in mrs_gas_decode_ms_capability(..., ..., kal_bool is_dynmc_cfg).
+    If the input "is_dynmc_cfg == TRUE", do not re-write the setting. VAMOS setting capability is an 
+    examlpe you can refer to.
+
+    To ensure everyone knows this, please do NOT add code after this comment. 
+
+************************************ !!! GAS OWNERS MUST READ !!! ************************************/
+};
+kal_uint8 const COMMON_NVRAM_EF_RAC_PREFERENCE_DEFAULT[] =
+{
+/* 1th byte is PLMN selection mode(1) | Preferred Service in NMO III(2) | GPRS auto attach(1) | Reserved(3)  | PLMN list preference(1) */    
+    // 0x80 /* PLMN selection mode and Preferred Service in NMO III */
+    //mtk02475: merge MODEM project specific default value via compile option, set GPRS always on for single SIM modem project.
+    //mtk02475: for NWSIM environment, set to GPRS always on for executing GCF TTCN
+#ifdef __UE_SIMULATOR__
+    0xD0    /* GPRS auto attach - always on */
+#else /* __UE_SIMULATOR__ */
+#if defined(__MMI_FMI__) || defined(__GEMINI__)
+    0xC0    /* GPRS when needed */
+#else /* __MMI_FMI__ || __GEMINI__ */
+    0xD0    /* GPRS always on */
+#endif /* __MMI_FMI__ || GEMINI__ */
+//#ifdef __DYNAMIC_ROAMING_SUPPORT__
+    + 0x02
+//#endif
+#endif /* __UE_SIMULATOR__ */
+//#ifdef __PLMN_LIST_PREF_SUPPORT__
+    + 0x00 /*PLMN_LIST_PREFERENCE: 0: ACCURACY FIRST, 1: SPEED_FIRST*/
+//#endif
++ 0x00 /* CSG_AUTO_SEARCH_PREFERENCE: 0x0: DISABLE, 0x4: ENABLE */
+#ifdef __MM_INTEGRITY_PREF__
+    + 0x00 /* MM INTEGRITY CHECK PREFERENCE: 0x00: integrity check enabled, 0x08: integrity check disabled when test SIM */
+#endif
+,
+
+/* 2nd  byte is RAT mode*/
+    0
+#if defined(__CDMA2000_RAT__)
+    | 0x10 //RAT_C2K
+#endif
+    /* always disable LTE RAT whenver __MM_DISABLE_L__ flag is set */
+#ifndef __MM_DISABLE_L__
+#if defined(__LTE_RAT__)
+    | 0x04
+#endif
+#endif /* __MM_DISABLE_L__ */
+#if defined(__UMTS_RAT__)
+    | 0x02
+#endif
+#ifndef __L1_TASK_DISABLE__
+#if defined(__GSM_RAT__)
+    | 0x01
+#endif
+#endif /* __L1_TASK_DISABLE__ */
+,
+
+/* 3th  byte is C2K preferred RAT and MM preferred RAT */
+    // MM preferred RAT 0x00 : RAT_NONE  0x01 : RAT_GSM 0x02 : RAT_UMTS 0x04 : RAT_LTE 
+    0x00
+    +
+    // C2K preferred RAT 0x20 : RAT_1xRTT  0x40 : RAT_HRPD 0x60 : RAT_HYBRID  
+    0x00
+, 
+
+/* 4th byte is HSPA preference + GPRS transfer preference*/
+    0
+#ifdef __HSPA_PREFERENCE_SETTING__
+    //mtk02475: default turn on maximum HSPA capability
+#if defined(__UMTS_R7__)
+    + 0x30
+#elif defined(__HSUPA_SUPPORT__)
+    + 0x20
+#elif defined(__HSDPA_SUPPORT__)
+    + 0x10
+#else
+    + 0x00  // 0x00 for HSPA_OFF, 0x10 for HSDPA_ON, 0x20 for HSDPA_HSUPA_ON, 0x30 for HSDPA & HSUPA & HSPAPLUS ON
+#endif 
+
+    //TDD HAPS PREFERENCE default value
+#if defined(__HSUPA_SUPPORT__)
+    + 0x80
+#elif defined(__HSDPA_SUPPORT__)
+    + 0x40
+#else
+    + 0x00  // 0x00 for HSPA_OFF, 0x40 for HSDPA_ON, 0x80 for HSDPA_HSUPA_ON, 0xC0 for HSDPA & HSUPA & HSPAPLUS ON
+#endif
+
+#endif /* __HSPA_PREFERENCE_SETTING__ */
+#ifdef __GEMINI_MONITOR_PAGE_DURING_TRANSFER__
+    + 0x00  // 0x00 for NO_PREEMPTION, 0x04 for PREEMPT_PEER_PS_TRANSFER
+#endif /* __GEMINI_MONITOR_PAGE_DURING_TRANSFER__ */
+#ifdef __MONITOR_PAGE_DURING_TRANSFER__
+    + 0x00  // 0 for GPRS_PREFER, 1 for CALL prefer, // 2 for AS_OPTIMAL(reserved)
+#endif /* __MONITOR_PAGE_DURING_TRANSFER__ */
+,  //end of character
+
+/* 5th byte roaming related setting, default off */
+    0
+#ifdef __RAC_REPORT_LIMIT_AFTER_TRYALLPLMN__
+    + 0x08  // 0x00 disable roaming broker, 0x08 enable roaming broker
+#endif     
+,  //end of character
+    
+/* 6th byte: mobility management IMS voice termination, default disabled */
+    1
+,// end of character
+
+/* 7th byte: voice domain preference for UTRAN, default CS voice only */
+    1
+    ,
+/* 8th byte: supported RAT mode that report to network, default value is the same as RAT mode */
+    0
+#if defined(__LTE_RAT__) && defined(__CDMA2000_RAT__)
+    | 0x14 //RAT_LTE_C2K
+#else /* the same as RAT mode */
+#if defined(__LTE_RAT__) && !defined(__MM_DISABLE_L__)
+  	| 0x04
+#endif
+#if defined(__UMTS_RAT__)
+    | 0x02
+#endif
+#ifndef __L1_TASK_DISABLE__
+#if defined(__GSM_RAT__) && !defined(__SGLTE__)
+    | 0x01
+#endif
+#endif /* __L1_TASK_DISABLE__ */
+#endif /* !defined(__LTE_RAT__) || !defined(__CDMA2000_RAT__) */
+,
+/* 9th byte: IR preferred RAT*/
+// IR preferred RAT 0x00 : RAT_NONE  0x10 : RAT_GSM 0x20 : RAT_UMTS  
+    0
+};
+kal_uint8 const COMMON_NVRAM_EF_SMSAL_COMMON_PARAM_DEFAULT[] =
+{
+#if defined (__CS_SERVICE__) && defined (__SMS_OVER_PS_SUPPORT__)
+    0x01,               /* bearer service : CS Only */
+#elif defined (__SMS_OVER_PS_SUPPORT__)
+    0x00,               /* bearer service : PS Only */
+#else
+    0x01,               /* bearer service : CS Only */
+#endif
+    0x00, 0x00,         /* status report, reply path OFF */
+    0x02,               /* VP: Relative format */
+#ifdef __UNIFIED_MESSAGE_SIMBOX_SUPPORT__
+    0x01, 0x01, 0x01,   /* mem1, mem2, mem3 */
+#else/* __UNIFIED_MESSAGE_SIMBOX_SUPPORT__ */
+    0x05, 0x05, 0x05,   /* mem1, mem2, mem3 */
+#endif /* __UNIFIED_MESSAGE_SIMBOX_SUPPORT__ */
+#ifdef __UE_SIMULATOR__
+    0x01, 0x01,         /* CB setting - ON */
+#else
+    0x01, 0x01,         /* CB setting */
+#endif
+    0xFF,               /* AT default profile ID.0xFF:invalid profile ID and SMSAL auto select profile id */
+    0x00,               /* First Octet */
+    0x00,               /* Turn Off SMS FDN */
+    0x00,               /* last_used_tp_mr */
+    0xFF,               /* mem_capacity_available. Default 0xFF means memory available.*/
+    0x00,               /* selected_msp */
+    0x00                /* reserve */
+};
+
+/* Cell Broadcast Default Channel Setting. */
+/* The channels set will not shown in MMI, but it will received CB if CB is turned on. */
+/* This setting may be changed by customer. DON'T remove it. */
+kal_uint8 const COMMON_NVRAM_EF_CB_DEFAULT_CH_DEFAULT[] =
+{
+    0xFF, 0xFF, /* default CH 1 , for example:  chanel 50 is 0x00, 0x32 */
+    0xFF, 0xFF, /* default CH 2  */
+    0xFF, 0xFF, /* default CH 3  */
+    0xFF, 0xFF, /* default CH 4  */
+    0xFF, 0xFF, /* default CH 5  */
+    0xFF, 0xFF, /* default CH 6  */
+    0xFF, 0xFF, /* default CH 7  */
+    0xFF, 0xFF, /* default CH 8  */
+    0xFF, 0xFF, /* default CH 9  */
+    0xFF, 0xFF  /* default CH 10 */
+};
+
+#endif
+
+
+extern const kal_uint32 NVRAM_EF_CUST_HW_LEVEL_TBL_DEFAULT[NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE];
+#if defined(__IC_SLT__)
+static kal_uint8 const NVRAM_EF_IMEI_DEFAULT[] = {0x53, 0x93,  0x91, 0x20, 0x65, 0x08, 0x31, 0x70, 0x00, 0x00};
+#endif
+#if !defined(__SMS_STORAGE_BY_MMI__) && (SMS_PHONE_ENTRY > 0)
+static kal_uint8 const NVRAM_EF_SMSAL_SMS_DEFAULT[] = {
+    0xfe,                            /* status */
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF,
+    0xFF, 0xFF, 0xFF, 0xFF
+};
+#endif
+
+
+/* Cell Broadcast Setting. */
+/* The channels set will shown in MMI */
+/* This setting may be changed by customer. DON'T remove it. */
+static kal_uint8 const COMMON_NVRAM_EF_CB_CH_INFO_DEFAULT[] =
+{
+    0xFF, 0xFF, 0xFF, 0xFF, /* cbmir_mask, default all cbmir turn on */
+    0xFF, 0xFF, 0xFF, 0xFF, /* cbmir_me_mask, default all cbmir turn on */
+    0xFF, 0xFF, 0xFF, 0xFF, /* dcs_mask, default all dcs turn on */
+    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[0] ~ dcs[4] */
+    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[5] ~ dcs[9] */
+    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[10] ~ dcs[14] */
+    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[15] ~ dcs[19] */
+    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[20] ~ dcs[24] */
+    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, /* dcs[25] ~ dcs[29] */
+    0xFF, 0xFF, 0xFF, 0xFF, 0xFF,/* cbmi_me_mask, default all ME cbmi turn on */
+    0xFF, 0xFF, 0xFF, /* cbmi_sim_mask, default all SIM cbmi turn on */
+#ifndef __CMAS__
+    0x11, 0x12, /* CH 1 , for example:  chanel 50 is 0x00, 0x32 */
+    0x11, 0x1C, /* CH 2  */
+    0x11, 0x1D, /* CH 3  */
+    0x11, 0x1E, /* CH 4  */
+    0x11, 0x2C, /* CH 5  */
+    0x11, 0x2D, /* CH 6  */
+    0x11, 0x2E, /* CH 7  */
+    0x11, 0x2F, /* CH 8  */
+    0xFF, 0xFF, /* CH 9  */
+    0xFF, 0xFF, /* CH 10 */
+    0xFF, 0xFF, /* CH 11 */
+    0xFF, 0xFF, /* CH 12 */
+    0xFF, 0xFF, /* CH 13 */
+#else
+    0x11, 0x12, /* CH 1 , for example:  chanel 50 is 0x00, 0x32 */
+    0x11, 0x13, /* CH 2  */
+    0x11, 0x14, /* CH 3  */
+    0x11, 0x15, /* CH 4  */
+    0x11, 0x16, /* CH 5  */
+    0x11, 0x17, /* CH 6  */
+    0x11, 0x18, /* CH 7  */
+    0x11, 0x19, /* CH 8  */
+    0x11, 0x1A, /* CH 9  */
+    0x11, 0x1B, /* CH 10 */
+    0x11, 0x1C, /* CH 11 */
+    0x11, 0x1D, /* CH 12 */
+    0x11, 0x1E, /* CH 13 */
+#endif
+    0xFF, 0xFF, /* CH 14 */
+    0xFF, 0xFF, /* CH 15 */
+    0xFF, 0xFF, /* CH 16 */
+    0xFF, 0xFF, /* CH 17 */
+    0xFF, 0xFF, /* CH 18 */
+    0xFF, 0xFF, /* CH 19 */
+    0xFF, 0xFF, /* CH 20 */
+    0xFF, 0xFF, /* CH 21 */
+    0xFF, 0xFF, /* CH 22 */
+    0xFF, 0xFF, /* CH 23 */
+    0xFF, 0xFF, /* CH 24 */
+    0xFF, 0xFF, /* CH 25 */
+    0xFF, 0xFF, /* CH 26 */
+    0xFF, 0xFF, /* CH 27 */
+    0xFF, 0xFF, /* CH 28 */
+    0xFF, 0xFF, /* CH 29 */
+    0xFF, 0xFF, /* CH 30 */
+    0xFF, 0xFF, /* CH 31 */
+    0xFF, 0xFF, /* CH 32 */
+    0xFF, 0xFF, /* CH 33 */
+    0xFF, 0xFF, /* CH 34 */
+    0xFF, 0xFF, /* CH 35 */
+    0xFF, 0xFF, /* CH 36 */
+    0xFF, 0xFF, /* CH 37 */
+    0xFF, 0xFF, /* CH 38 */
+    0xFF, 0xFF, /* CH 39 */
+    0xFF, 0xFF, /* CH 40 */
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 1*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 2*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 3*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 4*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 5*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 6*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 7*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 8*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 9*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 10*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 11*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 12*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 13*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 14*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 15*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 16*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 17*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 18*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 19*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 20*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 21*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 22*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 23*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 24*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 25*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 26*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 27*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 28*/
+    0xFF, 0xFF, 0xFF, 0xFF, /*Range 29*/
+    0xFF, 0xFF, 0xFF, 0xFF  /*Range 30*/
+};
+
+
+/* UEM*/
+static kal_uint8 const NVRAM_EF_UEM_MANUFACTURE_DATA_DEFAULT[NVRAM_EF_UEM_MANUFACTURE_DATA_SIZE] = {
+                   'M',  'T',  'K',  '1', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+#ifdef __DM_MO_SUPPORT__
+                   'M',  'T',  'K',  '3', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+#else
+                   'M',  'T',  'K',  '2', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+#endif
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                   'M',  'T',  'K',  '3', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                   'M',  'T',  'K',  '4', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                   'M',  'T',  'K',  '5', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+
+                   'M',  'T',  'K',  '6', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                   'M',  'T',  'K',  '7', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
+                  };
+
+
+
+
+
+static kal_uint8 const NVRAM_EF_PS_CONFORMANCE_TESTMODE_DEFAULT[] ={
+    /* High 8 bit stores Test mode. Eg. CTA/FTA/IOT...
+         * And the value follow the rule like this:
+         * 0x00  ==> Real NW
+         * 0x01  ==> CTA
+         * 0x02  ==> FTA
+         * 0x03  ==> IOT
+         * 0x04  ==> OPERATOR
+         * ...
+         */
+    0x00,
+    /* Low 24 bit store the Special setting according to each MODE
+         */
+    0x00,0x00,
+#ifdef __UE_SIMULATOR__
+    0x02
+#else
+    0x00
+#endif
+};
+
+
+#if !defined(__NVRAM_SUPPORT_CUSTPACK__)// && !defined(__L1_STANDALONE__)
+
+#ifdef __MEDIATEK_SMART_QOS__
+nvram_ef_msq_list_struct const NVRAM_EF_MSQ_LIST_DEFAULT[] = 
+{
+    {
+        /* is_msq_on */
+        /* - Format: 0 (OFF), 1 (ON) */
+        1,
+        0, /* padding */
+        
+        /* nvram_ef_msq_entry_struct msq_entry[MSQ_MAX_ENTRY_COUNT] 
+         * - Format: {<entry_id>,"<PLMN_ID>",<check_nw>,<check_sim>}
+         */
+        {
+            /* 01 ~ 10. */
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+                                                                  
+            /* 11 ~ 20. */                                        
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+                                                                  
+            /* 21 ~ 30. */                                        
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+                                                                  
+            /* 31 ~ 40. */                                        
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+                                                                  
+            /* 41 ~ 50. */                                        
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+
+            /* 51 ~ 60. */
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+
+            /* 61 ~ 70. */
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+
+            /* 71 ~ 80. */
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+
+            /* 81 ~ 90. */
+
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+
+            /* 91 ~ 100. */
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0},
+            {0,"",0,0,0}
+        }
+    }
+} ;
+#endif /* __MEDIATEK_SMART_QOS__ */
+
+#endif  /* __MMI_FMI__*/
+
+
+#if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
+#define TCM_CONTEXT_ID_DEFAULT_VALUE (0xFF)
+#define TCM_NAS_PRIORITY_CONFIG_NOT_SPECIFIED (0x00)
+#define TCM_EAB_OVERRIDE_CONFIG_NOT_SPECIFIED (0x00)
+
+static nvram_ef_tcm_PDP_profile_record_struct const NVRAM_EF_TCM_CID_0_PROFILE_DEFAULT[] = {
+    {
+                  /* context_id, pdp_addr_type, pdp_addr_len. */
+                  TCM_CONTEXT_ID_DEFAULT_VALUE, 0x21, 0x01,
+
+                  /* addr_val[16]. */
+                  {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
+
+                  /* apn_len. */
+                  0x00,
+
+                  /* apn[100]. */
+                  {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
+
+                  /* pcomp_algo, dcomp_algo, context_type(0:PRIMARY_CONTEXT), primary_context_id . */
+                  0x02, 0x02, 0x00, TCM_CONTEXT_ID_DEFAULT_VALUE,
+
+                  /* req_n201u. */
+                  0x0000,
+
+                  /* AT_definition. */
+                  0x01, /* 0000 0001. Only TCM_CGDCONT_DEFINED is set. Others are not. */
+
+                  /* p_cscf_discovery, im_cn_signalling_flag, request_type. */
+                  0x00, 0x00, 0x01,
+
+
+                  /* nas_priority, eab_override */
+                  TCM_NAS_PRIORITY_CONFIG_NOT_SPECIFIED, TCM_EAB_OVERRIDE_CONFIG_NOT_SPECIFIED,
+
+                  /* initial_attach. */
+                  0x01
+    },             
+};
+
+static nvram_ef_tcm_PDP_profile_record_struct const NVRAM_EF_TCM_PDP_PROFILE_DEFAULT[] = {
+    {
+                  /* context_id, pdp_addr_type, pdp_addr_len. */
+                  TCM_CONTEXT_ID_DEFAULT_VALUE, 0x21, 0x01,
+
+                  /* addr_val[16]. */
+                  {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
+
+                  /* apn_len. */
+                  0x08,
+
+                  /* apn[100]. */
+                  {0x69, 0x6E, 0x74, 0x65, 0x72, 0x6E, 0x65, 0x74, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
+
+                  /* pcomp_algo, dcomp_algo, context_type(0:PRIMARY_CONTEXT), primary_context_id . */
+                  0x02, 0x02, 0x00, TCM_CONTEXT_ID_DEFAULT_VALUE,
+
+                  /* req_n201u. */
+                  0x0000,
+
+                  /* AT_definition. */
+                  0x01, /* 0000 0001. Only TCM_CGDCONT_DEFINED is set. Others are not. */
+
+                  /* p_cscf_discovery, im_cn_signalling_flag, request_type. */
+                  0x00, 0x00, 0x01,
+
+                  /* nas_priority, eab_override */
+                  TCM_NAS_PRIORITY_CONFIG_NOT_SPECIFIED, TCM_EAB_OVERRIDE_CONFIG_NOT_SPECIFIED,
+
+                  /* initial_attach. */
+                  0x00
+    },
+};
+
+static nvram_ef_sic_list_struct NVRAM_EF_SIC_LIST_DEFAULT[] = {
+    {
+        /* is_tst_config_valid */
+        KAL_FALSE,
+
+        /* Field: <sim-plmn-id>,<rat>,<qos>,<pdnReqType>,<v4AddrAlloc>,
+         *         <v4dns>,<v4mtu>,<bcm>,<etft>.
+         */
+        /* tst_config */
+        {"000000", 0, {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_NOT_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_NONE},
+                      {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE}, {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE},
+                      {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}, {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}},
+
+        /* default_config */
+        {"000000", 0, {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_CAN_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_VIA_NASSIG},
+                      {SIC_CHECK_NONE, SIC_RESULT_V4REQ_DNSV4}, {SIC_CHECK_NONE, SIC_RESULT_V4REQ_MTUV4},
+                      {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_BCM}, {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_ETFT}},
+
+        /* emergency_config */
+        {"000000", 0, {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_CAN_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_NONE},
+                      {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE}, {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE},
+                      {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}, {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}},
+
+        /* entry[SIC_MAX_ENTRY_COUNT] - Need to increment NVRAM_EF_SIC_LIST_LID_VERNO */
+        {
+            {"46001", NVRAM_EF_RAT_GSM_UMTS,
+                      {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_NOT_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_NONE},
+                      {SIC_CHECK_NONE, SIC_RESULT_V4REQ_DNSV4}, {SIC_CHECK_SIM_OR_NW, SIC_RESULT_V4REQ_NONE},
+                      {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_BCM}, {SIC_CHECK_SIM_OR_NW, SIC_RESULT_BCMETFT_NONE}},
+
+            // 0 - 9:
+            #if 0
 /* under construction !*/
 /* under construction !*/
 /* under construction !*/
@@ -1021,1023 +1021,1023 @@
 /* under construction !*/
 /* under construction !*/
 /* under construction !*/
-            #endif
-
-            {"000000", 0, {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_NOT_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_NONE},
-                          {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE}, {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE},
-                          {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}, {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}},
-        }
-    },    
-} ;
-#endif /* #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__) */
-
-
-static kal_uint8 const NVRAM_EF_CFU_FLAG_DEFAULT[] = {
-                  0x55, 0x55
-};
-
-/* MT6291_DEV_Raphael NVRAM Re-structure Start (/) */
-static nvram_ef_mm_data_struct const NVRAM_EF_MM_DATA_DEFAULT[] = {
-	{
-    	{
-			{0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff}
-		}, //nvram_locigprs
-    	/* MT6291_DEV_Raphael 24.008 CR# 1791 RTC Start (/) */
-    	{
-    		0x00, //is plmn in eq plmn
-    		{
-    			0x0f, 0x0f, 0x0f, 0x0f,	0x0f, 0x0f //t3246 plmn
-    		},
-    		0x00  //size of time_t, max is 8, check
-    	}
-    	/* MT6291_DEV_Raphael 24.008 CR# 1791 RTC End (/) */
-	}
-};
-
-/* MT6291_DEV_Raphael NVRAM Re-structure End (/) */
-
-
-static kal_uint8 const NVRAM_EF_CLASSMARK_RACAP_DEFAULT[] = {
-       /*---BYTE 1 to BYTE 6 : From MS CLASSMARK3 -------------------------*/
-
-    /*Evelyn 071127 add compile option for EDGE CARD: different power class*/
-#if defined ( __EDGE_CARD_CLASS_12__ )
-
-#if defined( __EGSM900__) && defined( __DCS1800__)
-#if defined ( __DISABLE_EGSM__ )
-                  0x50,  /* MS supports P-GSM and DCS band */
-#else
-                  0x60,  /* MS supports E-GSM and DCS band */
-#endif                  
-                  0x25,  /* E-GSM power class 5, DCS power class 2 */
-#elif defined( __PGSM900__) && defined( __DCS1800__)
-                  0x50,  /* MS supports P-GSM and DCS band */
-                  0x25,  /* P-GSM power class 5, DCS power class 2 */
-#elif defined( __EGSM900__)
-                  0x60,  /* MS supports E-GSM band only */
-                  0x05,  /* E-GSM power class 5 */
-#elif defined (__PGSM900__)
-                  0x60,  /* MS supports P-GSM band only */
-                  0x05,  /* P-GSM power class 5 */
-#elif defined ( __DCS1800__ )
-                  0x40,  /* MS supports DCS band only */
-                  0x02,  /* DCS power class 2 */
-#else
-                  0x00,  /* None of GSM900 and DCS1800 are supported */
-                  0x00,
-#endif
-
-#else /*__EDGE_CARD_CALSS_12__  */
-       /* Claire 030922 change : Support multiband compile option */
-#if defined( __EGSM900__) && defined( __DCS1800__)
-#if defined ( __DISABLE_EGSM__ )
-                  0x50,  /* MS supports P-GSM and DCS band */
-#else
-                  0x60,  /* MS supports E-GSM and DCS band */
-#endif                  
-                  0x14,  /* E-GSM power class 4, DCS power class 1 */
-#elif defined( __PGSM900__) && defined( __DCS1800__)
-                  0x50,  /* MS supports P-GSM and DCS band */
-                  0x14,  /* P-GSM power class 4, DCS power class 1 */
-#elif defined( __EGSM900__)
-                  0x60,  /* MS supports E-GSM band only */
-                  0x04,  /* E-GSM power class 4 */
-#elif defined (__PGSM900__)
-                  0x60,  /* MS supports P-GSM band only */
-                  0x04,  /* P-GSM power class 4 */
-#elif defined ( __DCS1800__ )
-                  0x40,  /* MS supports DCS band only */
-                  0x01,  /* DCS power class 1 */
-#else
-                  0x00,  /* None of GSM900 and DCS1800 are supported */
-                  0x00,
-#endif
-
-#endif /* __EDGE_CARD_CALSS_12__  */
-                  0x01,  /* HSCSD multislot cap not present, UCS2 =1 */
-                  /* Claire 030922 change : Support multiband compile option */
-
-                  0x80 + /* Extended Measurement cap=1(1 bit), AGPS support(6 bit), GSM400/480(1 bit) */
-#ifdef __AGPS_CONTROL_PLANE__
-                  0x4e +
-#endif /* __AGPS_CONTROL_PLANE__ */
-#if defined( __GSM450__) || defined( __GSM480__)
-                  0x01 +
-#endif /* defined( __GSM450__) || defined( __GSM480__) */
-                  0x00,
-#if 0
-#if defined( __GSM450__) || defined( __GSM480__)
-#ifdef __AGPS_CONTROL_PLANE__
+            #endif
+
+            {"000000", 0, {SIC_CHECK_NONE, SIC_RESULT_QOS_R6}, {SIC_CHECK_NONE, SIC_RESULT_PDNREQTYPE_NOT_CARRY}, {SIC_CHECK_NONE, SIC_RESULT_V4ADDRALLOC_NONE},
+                          {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE}, {SIC_CHECK_NONE, SIC_RESULT_V4REQ_NONE},
+                          {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}, {SIC_CHECK_NONE, SIC_RESULT_BCMETFT_NONE}},
+        }
+    },    
+} ;
+#endif /* #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__) */
+
+
+static kal_uint8 const NVRAM_EF_CFU_FLAG_DEFAULT[] = {
+                  0x55, 0x55
+};
+
+/* MT6291_DEV_Raphael NVRAM Re-structure Start (/) */
+static nvram_ef_mm_data_struct const NVRAM_EF_MM_DATA_DEFAULT[] = {
+	{
+    	{
+			{0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff}
+		}, //nvram_locigprs
+    	/* MT6291_DEV_Raphael 24.008 CR# 1791 RTC Start (/) */
+    	{
+    		0x00, //is plmn in eq plmn
+    		{
+    			0x0f, 0x0f, 0x0f, 0x0f,	0x0f, 0x0f //t3246 plmn
+    		},
+    		0x00  //size of time_t, max is 8, check
+    	}
+    	/* MT6291_DEV_Raphael 24.008 CR# 1791 RTC End (/) */
+	}
+};
+
+/* MT6291_DEV_Raphael NVRAM Re-structure End (/) */
+
+
+static kal_uint8 const NVRAM_EF_CLASSMARK_RACAP_DEFAULT[] = {
+       /*---BYTE 1 to BYTE 6 : From MS CLASSMARK3 -------------------------*/
+
+    /*Evelyn 071127 add compile option for EDGE CARD: different power class*/
+#if defined ( __EDGE_CARD_CLASS_12__ )
+
+#if defined( __EGSM900__) && defined( __DCS1800__)
+#if defined ( __DISABLE_EGSM__ )
+                  0x50,  /* MS supports P-GSM and DCS band */
+#else
+                  0x60,  /* MS supports E-GSM and DCS band */
+#endif                  
+                  0x25,  /* E-GSM power class 5, DCS power class 2 */
+#elif defined( __PGSM900__) && defined( __DCS1800__)
+                  0x50,  /* MS supports P-GSM and DCS band */
+                  0x25,  /* P-GSM power class 5, DCS power class 2 */
+#elif defined( __EGSM900__)
+                  0x60,  /* MS supports E-GSM band only */
+                  0x05,  /* E-GSM power class 5 */
+#elif defined (__PGSM900__)
+                  0x60,  /* MS supports P-GSM band only */
+                  0x05,  /* P-GSM power class 5 */
+#elif defined ( __DCS1800__ )
+                  0x40,  /* MS supports DCS band only */
+                  0x02,  /* DCS power class 2 */
+#else
+                  0x00,  /* None of GSM900 and DCS1800 are supported */
+                  0x00,
+#endif
+
+#else /*__EDGE_CARD_CALSS_12__  */
+       /* Claire 030922 change : Support multiband compile option */
+#if defined( __EGSM900__) && defined( __DCS1800__)
+#if defined ( __DISABLE_EGSM__ )
+                  0x50,  /* MS supports P-GSM and DCS band */
+#else
+                  0x60,  /* MS supports E-GSM and DCS band */
+#endif                  
+                  0x14,  /* E-GSM power class 4, DCS power class 1 */
+#elif defined( __PGSM900__) && defined( __DCS1800__)
+                  0x50,  /* MS supports P-GSM and DCS band */
+                  0x14,  /* P-GSM power class 4, DCS power class 1 */
+#elif defined( __EGSM900__)
+                  0x60,  /* MS supports E-GSM band only */
+                  0x04,  /* E-GSM power class 4 */
+#elif defined (__PGSM900__)
+                  0x60,  /* MS supports P-GSM band only */
+                  0x04,  /* P-GSM power class 4 */
+#elif defined ( __DCS1800__ )
+                  0x40,  /* MS supports DCS band only */
+                  0x01,  /* DCS power class 1 */
+#else
+                  0x00,  /* None of GSM900 and DCS1800 are supported */
+                  0x00,
+#endif
+
+#endif /* __EDGE_CARD_CALSS_12__  */
+                  0x01,  /* HSCSD multislot cap not present, UCS2 =1 */
+                  /* Claire 030922 change : Support multiband compile option */
+
+                  0x80 + /* Extended Measurement cap=1(1 bit), AGPS support(6 bit), GSM400/480(1 bit) */
+#ifdef __AGPS_CONTROL_PLANE__
+                  0x4e +
+#endif /* __AGPS_CONTROL_PLANE__ */
+#if defined( __GSM450__) || defined( __GSM480__)
+                  0x01 +
+#endif /* defined( __GSM450__) || defined( __GSM480__) */
+                  0x00,
+#if 0
+#if defined( __GSM450__) || defined( __GSM480__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif /* __AGPS_CONTROL_PLANE__ */
-#else
-#ifdef __AGPS_CONTROL_PLANE__
+#endif /* __AGPS_CONTROL_PLANE__ */
+#else
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif /* __AGPS_CONTROL_PLANE__ */
-#endif
-#endif
-
-#if !defined( __GSM450__) && !defined( __GSM480__) && !defined( __GSM850__)
-                  0x00,  /* GSM 400 and GSM 850 are not suported */
-#elif defined( __GSM450__) && !defined( __GSM480__) && !defined( __GSM850__)
-                 0x90,  /* GSM 450 is supported with power class 4*/
-#elif !defined( __GSM450__) && defined( __GSM480__) && !defined( __GSM850__)
-                 0x50,  /* GSM 480 is supported with power class 4*/
-#elif !defined( __GSM450__) && !defined( __GSM480__) && defined( __GSM850__)
-                 0x02,  /* GSM 850 is supported*/
-#elif defined( __GSM450__) && defined( __GSM480__) && !defined( __GSM850__)
-                 0xd0,  /* GSM 450 and 480 are supported with power class 4*/
-#elif defined( __GSM450__) && !defined( __GSM480__) && defined( __GSM850__)
-                 0x92,  /* GSM 450 with power class 4 and GSM 850 are supported*/
-#elif !defined( __GSM450__) && defined( __GSM480__) && defined( __GSM850__)
-                 0x52,  /* GSM 450 with power class 4 and GSM 850 are supported*/
-#else
-                 0xd2,   /* GSM 450, 480 with power class 4 and 850 are supported*/
-#endif
-
-/*Evelyn 071127 add compile option for EDGE CARD: different power class*/
-#if defined( __EDGE_CARD_CLASS_12__ )
-
-#if defined( __GSM850__) && defined( __PCS1900__)
-                  0xb2,  /* GSM 850 is power class 5 ,PCS 1900 is suportedwith power class 2*/
-#elif  defined( __PCS1900__)
-                  0x12,  /* PCS 1900 is suported , power class 2 */
-#elif  defined( __GSM850__)
-                  0xa0,  /* GSM 850 is power class 5 */
-#else
-                  0x00,  /* Both GSM 850 and DCS 1900 are not supported */
-#endif
-
-#else /* __EDGE_CARD_CALSS_12__  */
-
-#if defined( __GSM850__) && defined( __PCS1900__)
-                  0x91,  /* GSM 850 is power class 4 ,PCS 1900 is suportedwith power class 1*/
-#elif  defined( __PCS1900__)
-                  0x11,  /* PCS 1900 is suported , power class 1 */
-#elif  defined( __GSM850__)
-                  0x80,  /* GSM 850 is power class 4 */
-#else
-                  0x00,  /* Both GSM 850 and DCS 1900 are not supported */
-#endif
-
-#endif /* __EDGE_CARD_CALSS_12__  */
-
-
-       /*---BYTE 7 to BYTE 9 : From MS CLASSMARK2 -----------  */
-                  0x30,  /* CM2 Byte1: ES_IND =1, Revision level =01, A51 algo supported---*/
-                  0x58,  /* CM2 Byte2: PS cap =1, SS sreen indicator =01, SM cap =1 */
-
-                  0x80 + /* CM2 Byte3: CM3 is supported */
-#ifdef __AGPS_CONTROL_PLANE__
-                  0x20 +
-#endif /* __AGPS_CONTROL_PLANE__ */
-/* bit 2 RESERVED for further usage */
-                  0x02 +
-#ifndef __DISABLE_A5_2__
-                  0x01 +
-#endif /* __DISABLE_A5_2__ */
-#ifdef __CCBS_SUPPORT__
-                  0x04 +
-#endif /* __CCBS_SUPPORT__ */
-                  0x00,
-
-#if 0
+#endif /* __AGPS_CONTROL_PLANE__ */
+#endif
+#endif
+
+#if !defined( __GSM450__) && !defined( __GSM480__) && !defined( __GSM850__)
+                  0x00,  /* GSM 400 and GSM 850 are not suported */
+#elif defined( __GSM450__) && !defined( __GSM480__) && !defined( __GSM850__)
+                 0x90,  /* GSM 450 is supported with power class 4*/
+#elif !defined( __GSM450__) && defined( __GSM480__) && !defined( __GSM850__)
+                 0x50,  /* GSM 480 is supported with power class 4*/
+#elif !defined( __GSM450__) && !defined( __GSM480__) && defined( __GSM850__)
+                 0x02,  /* GSM 850 is supported*/
+#elif defined( __GSM450__) && defined( __GSM480__) && !defined( __GSM850__)
+                 0xd0,  /* GSM 450 and 480 are supported with power class 4*/
+#elif defined( __GSM450__) && !defined( __GSM480__) && defined( __GSM850__)
+                 0x92,  /* GSM 450 with power class 4 and GSM 850 are supported*/
+#elif !defined( __GSM450__) && defined( __GSM480__) && defined( __GSM850__)
+                 0x52,  /* GSM 450 with power class 4 and GSM 850 are supported*/
+#else
+                 0xd2,   /* GSM 450, 480 with power class 4 and 850 are supported*/
+#endif
+
+/*Evelyn 071127 add compile option for EDGE CARD: different power class*/
+#if defined( __EDGE_CARD_CLASS_12__ )
+
+#if defined( __GSM850__) && defined( __PCS1900__)
+                  0xb2,  /* GSM 850 is power class 5 ,PCS 1900 is suportedwith power class 2*/
+#elif  defined( __PCS1900__)
+                  0x12,  /* PCS 1900 is suported , power class 2 */
+#elif  defined( __GSM850__)
+                  0xa0,  /* GSM 850 is power class 5 */
+#else
+                  0x00,  /* Both GSM 850 and DCS 1900 are not supported */
+#endif
+
+#else /* __EDGE_CARD_CALSS_12__  */
+
+#if defined( __GSM850__) && defined( __PCS1900__)
+                  0x91,  /* GSM 850 is power class 4 ,PCS 1900 is suportedwith power class 1*/
+#elif  defined( __PCS1900__)
+                  0x11,  /* PCS 1900 is suported , power class 1 */
+#elif  defined( __GSM850__)
+                  0x80,  /* GSM 850 is power class 4 */
+#else
+                  0x00,  /* Both GSM 850 and DCS 1900 are not supported */
+#endif
+
+#endif /* __EDGE_CARD_CALSS_12__  */
+
+
+       /*---BYTE 7 to BYTE 9 : From MS CLASSMARK2 -----------  */
+                  0x30,  /* CM2 Byte1: ES_IND =1, Revision level =01, A51 algo supported---*/
+                  0x58,  /* CM2 Byte2: PS cap =1, SS sreen indicator =01, SM cap =1 */
+
+                  0x80 + /* CM2 Byte3: CM3 is supported */
+#ifdef __AGPS_CONTROL_PLANE__
+                  0x20 +
+#endif /* __AGPS_CONTROL_PLANE__ */
+/* bit 2 RESERVED for further usage */
+                  0x02 +
+#ifndef __DISABLE_A5_2__
+                  0x01 +
+#endif /* __DISABLE_A5_2__ */
+#ifdef __CCBS_SUPPORT__
+                  0x04 +
+#endif /* __CCBS_SUPPORT__ */
+                  0x00,
+
+#if 0
 /* under construction !*/
-#if defined(__NO_SUPPORT_A5_3__) && defined(__DISABLE_A5_2__) && defined(__CCBS_SUPPORT__)
-#ifdef __AGPS_CONTROL_PLANE__
+#if defined(__NO_SUPPORT_A5_3__) && defined(__DISABLE_A5_2__) && defined(__CCBS_SUPPORT__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif
-#elif !defined(__NO_SUPPORT_A5_3__) && defined(__DISABLE_A5_2__) && defined(__CCBS_SUPPORT__)
-#ifdef __AGPS_CONTROL_PLANE__
+#endif
+#elif !defined(__NO_SUPPORT_A5_3__) && defined(__DISABLE_A5_2__) && defined(__CCBS_SUPPORT__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif
-#elif defined(__NO_SUPPORT_A5_3__) && !defined(__DISABLE_A5_2__) && defined(__CCBS_SUPPORT__)
-#ifdef __AGPS_CONTROL_PLANE__
+#endif
+#elif defined(__NO_SUPPORT_A5_3__) && !defined(__DISABLE_A5_2__) && defined(__CCBS_SUPPORT__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif
-#elif !defined(__NO_SUPPORT_A5_3__) && !defined(__DISABLE_A5_2__) && defined(__CCBS_SUPPORT__)
-#ifdef __AGPS_CONTROL_PLANE__
+#endif
+#elif !defined(__NO_SUPPORT_A5_3__) && !defined(__DISABLE_A5_2__) && defined(__CCBS_SUPPORT__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif
+#endif
 /* under construction !*/
-#elif defined(__NO_SUPPORT_A5_3__) && defined(__DISABLE_A5_2__) && !defined(__CCBS_SUPPORT__)
-#ifdef __AGPS_CONTROL_PLANE__
+#elif defined(__NO_SUPPORT_A5_3__) && defined(__DISABLE_A5_2__) && !defined(__CCBS_SUPPORT__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif
-#elif !defined(__NO_SUPPORT_A5_3__) && defined(__DISABLE_A5_2__) && !defined(__CCBS_SUPPORT__)
-#ifdef __AGPS_CONTROL_PLANE__
+#endif
+#elif !defined(__NO_SUPPORT_A5_3__) && defined(__DISABLE_A5_2__) && !defined(__CCBS_SUPPORT__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif
-#elif defined(__NO_SUPPORT_A5_3__) && !defined(__DISABLE_A5_2__) && !defined(__CCBS_SUPPORT__)
-#ifdef __AGPS_CONTROL_PLANE__
+#endif
+#elif defined(__NO_SUPPORT_A5_3__) && !defined(__DISABLE_A5_2__) && !defined(__CCBS_SUPPORT__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif
-#else //!defined(__NO_SUPPORT_A5_3__) && !defined(__DISABLE_A5_2__) && !defined(__CCBS_SUPPORT__)
-#ifdef __AGPS_CONTROL_PLANE__
+#endif
+#else //!defined(__NO_SUPPORT_A5_3__) && !defined(__DISABLE_A5_2__) && !defined(__CCBS_SUPPORT__)
+#ifdef __AGPS_CONTROL_PLANE__
 /* under construction !*/
-#else
+#else
 /* under construction !*/
-#endif
-#endif
-#endif
-       /*---BYTE 10 to BYTE 12 : From MS RA capability and MS network capability --*/
-
-                           /* BYTE 10:
-                            * bit 8: multislot capability present,
-                            * bit 7 ~ 3: mutlislot capability,
-                            * bit 2: GPRS extended Dynamic Allocation cap =1
-                            * bit 1 : RL indicator = 0 => R98 MS, 1 => R99 MS */
-#ifdef __R99__
-   #if defined(__EDGE_CARD_CLASS_10__) || defined(__GPRS_MULTISLOT_CLASS_10__)
-                  0xab,   /* Default GPRS multislot class 10, ext DA support, R99 */
-   #else
-                  0xb3,  /* Default GPRS multislot class 12, ext DA support, R99 */
-   #endif
-#else /* __R99__*/
-   #if defined(__EDGE_CARD_CLASS_10__) || defined(__GPRS_MULTISLOT_CLASS_10__)
-                  0xaa,   /* Default GPRS multislot class 10, ext DA support, R98 */
-   #else
-                  0xb2,  /* Default GPRS multislot class 12, ext DA support, R98 */
-   #endif
-#endif /* __R99__ */
-
-                           /* BYTE 11:
-                            * bit 8 : GEA1
-                            * bit 7 : GEA2
-                            * bit 6 : GEA3
-                            * bit 5 : GEA4
-                            * bit 4 : GEA5
-                            * bit 3 : GEA6
-                            * bit 2 : GEA7
-                            * bit 1 : SM cap in GPRS =1 */
-/* Peter 080520: change complie option */
-#ifdef __NO_SUPPORT_A5_3__
-                  0xc1, /* GEA1, 2 and SM cap support */
-#else // The chip support A5/3(GEA/3)
-    0xf1, /* GEA1, 2, 3, 4 and SM cap support */
-#endif
-
-                           /* BYTE 12: Lanslo 20060215: for selecting GPRS or EGPRS capability
-                             * bit 8: PFC mode = 0b
-                             * bit 7: EDGE multislot class present / EDGE support = 1b
-                             * bit 6 ~ 2: EDGE multislot capability = 01100b
-                             * bit 1: EDGE extended dynamic allocation capability = 1b
-                             * Old value 0x80, new 0xd9(PFC on), 0x59 (PFC off) */
-
-/* Evelyn 20090511: open the PFC support bit */
-#ifdef __EGPRS_MODE__
-   #if defined(__EDGE_CARD_CLASS_10__) || defined(__EDGE_MULTISLOT_CLASS_10__)
-                  0xD5,   /* PFC on, EGPRS multislot class 10, Ext DA support */
-   #else
-                  0xD9,   /* PFC on, EGPRS multislot class 12, Ext DA support */
-   #endif
-#else /* __EGPRS_MODE__ */
-   #ifdef __R99__
-                  0x80,   /* PFC on */
-   #else
-                  0x00,   /* PFC off */
-   #endif
-#endif /* __EGPRS_MODE__ */
-
-// Jelly 20090602 Use __EPSK_TX__
-#if (defined(__EGPRS_MODE__) && defined(__EPSK_TX__))
-                  0xAA,   /* BYTE 13: Evelyn 20090422: set 8PSK power class in NVRAM
-                            * bit8~7 : 8psk radio cap 2 = E2 *
-                            * bit6~5 : 8psk radio cap 1 = E2 *
-                            * bit4~3 : 8psk 850 Band    = E2 *
-                            * bit2~1 : 8psk 1900 Band   = E2 */
-#else /* __EGPRS_MODE__ */
-                  0x00,   /* No 8PSK power class */
-#endif /* __EGPRS_MODE__ */
-
-/* Modify for High multislot class */
-#if defined (__MULTISLOT_CLASS_34__) || defined (__MULTISLOT_CLASS_45__)
-#if defined(__EPSK_TX__) && !defined(__EPSK_TX_SW_SWITCH_OFF__)
-                  0xEc    /* BYTE 14: Evelyn 20090905: set high multislot class
-                           *  bit 8   : EPSK_TX
-                           *  bit 7   : high multislot class present or not
-                           *  bit 6~1 : binany coding for high multislot value
-                           *  For example, high multislot class 44 = 0x6c
-                           */
-#else
-                  0x6c    /* BYTE 14: Evelyn 20090905: set high multislot class
-                           *  bit 8   : EPSK_TX
-                           *  bit 7   : high multislot class present or not
-                           *  bit 6~1 : binany coding for high multislot value
-                           *  For example, high multislot class 44 = 0x6c
-                           */
-#endif
-#else
-#if defined(__EPSK_TX__) && !defined(__EPSK_TX_SW_SWITCH_OFF__)
-                  0x80   /* BYTE 14: Evelyn 20090905: set high multislot class
-                           *  bit 8   : EPSK_TX
-                           */
-#else
-                  0x00   /* BYTE 14: Evelyn 20090905: set high multislot class
-                           *  bit 8   : EPSK_TX
-                           */
-#endif
-#endif
-
-/* Byte 15: Rel4 Capabiility: GSM 750 cap(1 bit), TDD cap(1 bit), GERAN FP1(1 bit), Extended DTM(1 bit), 4 bits are spared */
-                 ,0x00 +
-#ifdef __UMTS_TDD128_MODE__
-                  0x40 +
-#endif /* __UMTS_TDD128_MODE__ */
-#ifdef __GERAN_R4__
-                  0x20 +
-#endif /* __GERAN_R4__ */
-                  0x00
-
-/* Byte 16: Rel5 Capabiility: High Multislot(1 bit), GERAN lu Mode(1 bit), GERAN FP2(1 bit), GMSK Multislot(2 bit), 8PSK Multislot(2 bit), 1 bit is spared */
-                 ,0x00
-
-/* Byte 17: Rel6 Capabiility: T-GSM 400 cap(1 bit), T-GSM 900 cap(1 bit), SAIC(2 bit), DTM enhancements(1 bit), DTM GPRS High Multislot(1 bit), Repeated ACCH(1 bit), 1 bit is spared */
-                 ,0x00 +
-#ifdef __SAIC__
-                  0x10 +
-#endif /* __SAIC__ */
-#ifdef __REPEATED_ACCH__
-                  0x02 +
-#endif /* __REPEATED_ACCH__ */
-                  0x00
-
-/* Byte 18: Rel7 Capabiility: GSM 710 cap(1 bit), T-GSM 810 cap(1 bit), Ciphering Mode Setting(1 bit), Additional Positioning cap(1 bit), 4 bits are spared */
-                 ,0x00 +
-#ifdef __POS_CAP_TRANSFER_PROCEDURE_SUPPORT__
-                  0x10 +
-#endif /* __POS_CAP_TRANSFER_PROCEDURE_SUPPORT__ */
-                  0x00
-
-/* Byte 19: Rel8 Capabiility: E-UTRA FDD(1 bit), E-UTRA TDD(1 bit), E-UTRA Measurement(1 bit), APBCR(1 bit), 4 bits are spared */
-                 ,0x00 +
-#ifdef __LTE_RAT__
-                  0xe0 +
-#endif /* __LTE_RAT__ */
-#if defined(__23G_PRI_RESEL_SUPPORT__) || defined(__LTE_RAT__)
-                  0x10 +
-#endif /* defined(__23G_PRI_RESEL_SUPPORT__) || defined(__LTE_RAT__) */
-                  0x00
-
-/* Byte 20: Rel9 Capabiility: CSG reporting cap(1 bit), 7 bits are spared (VAMOS controlled via SBP)*/
-                 ,0x00 +
-#if defined(__VAMOS_2__) && defined(__CUSTOMIZE_VAMOS__)
-                  0x40 +
-#elif defined(__VAMOS_1__) && defined(__CUSTOMIZE_VAMOS__)
-                  0x20 +
-#else
-                  0x00 +
-#endif /* VAMOS */
-                  0x00
-
-/* Byte 21: Rel10 Capabiility: TIGHTER Cap(2 bit), Selective Ciphering of Downlink SACCH(1 bit), 5 bits are spared */
-                 ,0x00
-
-/* Byte 22: Rel11 Capabiility: CS to PS SRVCC from GERAN to UTRA(2 bit), CS to PS SRVCC from GERAN to E-UTRA(2 bit) */
-/* Byte 22: Rel11 Capabiility: GERAN Network Sharing support(1 bit), E-UTRA Wideband RSRQ measurements support(1 bit), 2 bits are spared*/
-                 ,0x04
-
-/* Byte 23: Rel12 Capabiility: ER Band Support(1 bit), UTRA Multiple Frequency Band Indicators support(1 bit) */
-/* Byte 23: Rel12 Capabiility: E-UTRA Multiple Frequency Band Indicators support(1 bit), Extended TSC Set Capability support(1 bit), */
-/* Byte 23: Rel12 Capabiility: Extended EARFCN value range(1 bit), 3 bits are spared */ 
-                 ,0x00 +
-#ifdef __GERAN_R11__
-#ifdef __LTE_RAT__
-                 0x08 + /*Extended EARFCN value range = 1*/
-#endif /* __LTE_RAT__ */
-#endif /* __GERAN_R11__ */
-                 0x00
-
-};
-#if defined(__ATCMD_ONOFF_CHECK__)
-const nvram_atcmd_check_context_struct NVRAM_EF_ATCMD_ONOFF_CHECK_DEFAULT =
-{
-        {ATCMD_CHECK_ENABLE, 0x26598088, ATCMD_CHECK_ENABLE, 0X26598088},
-        ATCMD_CHECK_ENABLE,  /* enable */
-        {0x26598088, ATCMD_CHECK_ENABLE, 0x26598088}
-};
-#endif
-
-#if defined(__ETWS_SUPPORT__)
-const nvram_ef_etws_setting_struct NVRAM_EF_ETWS_SETTING_DEFAULT =
-{
-#ifdef __UE_SIMULATOR__
-        0x01  /* always ON */
-#else
-        0x00
-#endif
-};
-#endif
-
-
-#ifdef __TC02_SECURITY_REQUIREMENT__
-static kal_uint8 const NVRAM_EF_MM_IMSI_LOCI_GLOCI_DEFAULT[] = {
-    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //EF_IMSI
-    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, //EF_LOCI
-    0xff, 0xff, 0xff, 0xff,	0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff //EF_GLOCI
-};
-#endif /* __TC02_SECURITY_REQUIREMENT__ */
-
-#ifdef __CHANNEL_LOCK__
-static nvram_ef_ch_lock_info_struct const NVRAM_EF_CH_LOCK_INFO_DEFAULT[] =
-{
-    {
-        KAL_TRUE,    // lock_supported
-        0x00,        // lock_state ,INACTIVE
-        { 0x00, 0x00 },
-        { 0x00, 0x00 },
-        { 0x00, 0x00 },
-        CH_LOCK_IDLE_ONLY
-    }
-};
-#endif /* __CHANNEL_LOCK__ */
-static nvram_ef_power_level_threshold_info_struct const NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_DEFAULT[] =
-{
-    {
-        0x00,        // mode
-	    0x00,        // upper_threshold
-	    0x00,        // tup
-	    0x00,        // lower_threshold
-	    0x00         // tlo
-    }
-};
-
-// LID Declaration
-ltable_entry_struct logical_data_item_table_l4[] =
-{
-
-#if !defined(__SMS_STORAGE_BY_MMI__) && (SMS_PHONE_ENTRY > 0)
-    {
-        NVRAM_EF_SMSAL_SMS_LID,
-        NVRAM_EF_SMSAL_SMS_TOTAL,
-        NVRAM_EF_SMSAL_SMS_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_SMSAL_SMS_DEFAULT),
-    #if defined (__CCCIFS_SUPPORT__)
-        NVRAM_CATEGORY_IMPORTANT_L4,
-    #else
-        NVRAM_CATEGORY_USER,
-    #endif        
-        NVRAM_ATTR_MULTIREC_READ | NVRAM_ATTR_GEN_DEFAULT
-        #if defined (__CCCIFS_SUPPORT__)
-         | NVRAM_ATTR_COMMITTED
-        #endif
-        ,
-        "LD40",
-        VER(NVRAM_EF_SMSAL_SMS_LID)
-    },
-#endif
-
-#if !defined(EXTERNAL_MMI)
-    {
-        NVRAM_EF_SMSAL_MAILBOX_ADDR_LID,
-        NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL,
-        NVRAM_EF_SMSAL_MAILBOX_ADDR_SIZE,
-        NVRAM_CUSTPACK(COMMON_NVRAM_EF_SMSAL_MAILBOX_ADDR_DEFAULT),
-        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
-        NVRAM_ATTR_AVERAGE,
-        "LD41",
-        VER(NVRAM_EF_SMSAL_MAILBOX_ADDR_LID)
-    },
-#endif
-
-    {
-        NVRAM_EF_SMSAL_COMMON_PARAM_LID,
-        NVRAM_EF_SMSAL_COMMON_PARAM_TOTAL,
-        NVRAM_EF_SMSAL_COMMON_PARAM_SIZE,
-        NVRAM_CUSTPACK(COMMON_NVRAM_EF_SMSAL_COMMON_PARAM_DEFAULT),
-        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
-        NVRAM_ATTR_AVERAGE,
-        "LD42",
-        VER(NVRAM_EF_SMSAL_COMMON_PARAM_LID)
-    },
-
-    {
-        NVRAM_EF_SMSAL_SMSP_LID,
-        NVRAM_EF_SMSAL_SMSP_TOTAL,
-        NVRAM_EF_SMSAL_SMSP_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE | NVRAM_ATTR_MULTIREC_READ,
-        "LD43",
-        VER(NVRAM_EF_SMSAL_SMSP_LID)
-    },
-
-    {
-        NVRAM_EF_SMSAL_MWIS_LID,
-        NVRAM_EF_SMSAL_MWIS_TOTAL,
-        NVRAM_EF_SMSAL_MWIS_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD44",
-        VER(NVRAM_EF_SMSAL_MWIS_LID)
-    },
-
-    {
-        NVRAM_EF_CB_DEFAULT_CH_LID,
-        NVRAM_EF_CB_DEFAULT_CH_TOTAL,
-        NVRAM_EF_CB_DEFAULT_CH_SIZE,
-        NVRAM_CUSTPACK(COMMON_NVRAM_EF_CB_DEFAULT_CH_DEFAULT),
-        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
-        NVRAM_ATTR_AVERAGE,
-        "LD45",
-        VER(NVRAM_EF_CB_DEFAULT_CH_LID)
-    },
-
-    {
-        NVRAM_EF_CB_CH_INFO_LID,
-        NVRAM_EF_CB_CH_INFO_TOTAL,
-        NVRAM_EF_CB_CH_INFO_SIZE,
-        NVRAM_NORMAL(COMMON_NVRAM_EF_CB_CH_INFO_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD46",
-        VER(NVRAM_EF_CB_CH_INFO_LID)
-    },
-
-    #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
-    {
-        NVRAM_EF_TCM_CID_0_PROFILE_LID,
-        NVRAM_EF_TCM_CID_0_PROFILE_TOTAL,
-        NVRAM_EF_TCM_CID_0_PROFILE_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_TCM_CID_0_PROFILE_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD47",
-        VER(NVRAM_EF_TCM_CID_0_PROFILE_LID)
-    },
-
-    {
-        NVRAM_EF_TCM_PDP_PROFILE_LID,
-        NVRAM_EF_TCM_PDP_PROFILE_TOTAL,
-        NVRAM_EF_TCM_PDP_PROFILE_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_TCM_PDP_PROFILE_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD48",
-        VER(NVRAM_EF_TCM_PDP_PROFILE_LID)
-    },
-
-    {
-        NVRAM_EF_SIC_LIST_LID,
-        NVRAM_EF_SIC_LIST_TOTAL,
-        NVRAM_EF_SIC_LIST_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_SIC_LIST_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD7G",
-        VER(NVRAM_EF_SIC_LIST_LID)
-    },
-    #endif // ~ #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
-
-    #ifdef __PS_SERVICE__
-    {
-        NVRAM_EF_PAM_PIB_PROFILE_LID,
-        NVRAM_EF_PAM_PIB_PROFILE_TOTAL,
-        NVRAM_EF_PAM_PIB_PROFILE_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD4G",
-        VER(NVRAM_EF_PAM_PIB_PROFILE_LID)
-    },
-    #endif /* __PS_SERVICE__ */
-
-    {
-        NVRAM_EF_CFU_FLAG_LID,
-        NVRAM_EF_CFU_FLAG_TOTAL,
-        NVRAM_EF_CFU_FLAG_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_CFU_FLAG_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD49",
-        VER(NVRAM_EF_CFU_FLAG_LID)
-    },
-
-    {
-    /* MT6291_DEV_Raphael NVRAM Re-structure Start (/) */
-        NVRAM_EF_MM_DATA_LID,
-        NVRAM_EF_MM_DATA_TOTAL,
-        NVRAM_EF_MM_DATA_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_MM_DATA_DEFAULT),
-    /* MT6291_DEV_Raphael NVRAM Re-structure End (/) */
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-#ifdef __UMTS_FDD_MODE__
-        "LD4A",
-#else
-        "LD4E",
-#endif
-        /* MT6291_DEV_Raphael NVRAM Re-structure Start (/) */
-        VER(NVRAM_EF_MM_DATA_LID)
-        /* MT6291_DEV_Raphael NVRAM Re-structure End (/) */
-    },
-
-#if defined (__CPHS__) || defined (__CCM_NO_RESET__)
-    {
-        NVRAM_EF_ALS_LINE_ID_LID,
-        NVRAM_EF_ALS_LINE_ID_TOTAL,
-        NVRAM_EF_ALS_LINE_ID_SIZE,
-        NVRAM_CUSTPACK(COMMON_NVRAM_EF_ALS_LINE_ID_DEFAULT),
-        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
-        NVRAM_ATTR_AVERAGE,
-        "LD4C",
-        VER(NVRAM_EF_ALS_LINE_ID_LID)
-    },
-#endif/* (__CPHS__) || (__CCM_NO_RESET__)*/
-
-    {
-        NVRAM_EF_MSCAP_LID,
-        NVRAM_EF_MSCAP_TOTAL,
-        NVRAM_EF_MSCAP_SIZE,
-        NVRAM_CUSTPACK(COMMON_NVRAM_EF_MSCAP_DEFAULT),
-        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
-        NVRAM_ATTR_AVERAGE,
-        "LD4D",
-        VER(NVRAM_EF_MSCAP_LID)
-    },
-
-    {
-        NVRAM_EF_CLASSMARK_RACAP_LID,
-        NVRAM_EF_CLASSMARK_RACAP_TOTAL,
-        NVRAM_EF_CLASSMARK_RACAP_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_CLASSMARK_RACAP_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-#ifdef __UMTS_TDD128_MODE__
-        "LD16",
-#else
-        "LD17",
-#endif
-        VER(NVRAM_EF_CLASSMARK_RACAP_LID)
-    },
-
-
-
-#if defined(__ATCMD_ONOFF_CHECK__)
-    {
-        NVRAM_EF_ATCMD_ON_OFF_CHECK_LID,
-        NVRAM_EF_ATCMD_ON_OFF_CHECK_TOTAL,
-        NVRAM_EF_ATCMD_ON_OFF_CHECK_SIZE,
-        NVRAM_NORMAL(&NVRAM_EF_ATCMD_ONOFF_CHECK_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_CONFIDENTIAL
-        #ifdef __NVRAM_BIND_TO_CHIP_CIPHER__
-         | NVRAM_ATTR_MSP | NVRAM_ATTR_MULTIPLE
-        #endif
-        ,
-        "LD30",
-        VER(NVRAM_EF_ATCMD_ON_OFF_CHECK_LID)
-    },
-#endif
-
-
-
-#if defined(__ETWS_SUPPORT__)
-    {
-            NVRAM_EF_ETWS_SETTING_LID,
-            NVRAM_EF_ETWS_SETTING_TOTAL,
-            NVRAM_EF_ETWS_SETTING_SIZE,
-            NVRAM_NORMAL(&NVRAM_EF_ETWS_SETTING_DEFAULT),
-            NVRAM_CATEGORY_USER,
-            NVRAM_ATTR_AVERAGE,
-            "LD32",
-            VER(NVRAM_EF_ETWS_SETTING_LID)
-    },
-#endif
-
-    {
-            NVRAM_EF_CSM_ESSP_LID,
-            NVRAM_EF_CSM_ESSP_TOTAL,
-            NVRAM_EF_CSM_ESSP_SIZE,
-            NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
-            NVRAM_CATEGORY_USER,
-            NVRAM_ATTR_AVERAGE,
-            "LD35",
-            VER(NVRAM_EF_CSM_ESSP_LID)
-    },
-
-/* UEM*/
-    {
-        NVRAM_EF_CUST_HW_LEVEL_TBL_LID,
-        NVRAM_EF_CUST_HW_LEVEL_TBL_TOTAL,
-        NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE,
-    #if defined(__MMI_FMI__)
-        NVRAM_NORMAL((const kal_uint8 *)NVRAM_EF_CUST_HW_LEVEL_TBL_DEFAULT),
-    #else
-        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
-    #endif
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_OTA_RESET,
-        "LD67",
-        VER(NVRAM_EF_CUST_HW_LEVEL_TBL_LID)
-    },
-
-    {
-        NVRAM_EF_UEM_MANUFACTURE_DATA_LID,
-        NVRAM_EF_UEM_MANUFACTURE_DATA_TOTAL,
-        NVRAM_EF_UEM_MANUFACTURE_DATA_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_UEM_MANUFACTURE_DATA_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD68",
-        VER(NVRAM_EF_UEM_MANUFACTURE_DATA_LID)
-    },
-
-    {
-        NVRAM_EF_UEM_RMI_DATA_LID,
-        NVRAM_EF_UEM_RMI_DATA_TOTAL,
-        NVRAM_EF_UEM_RMI_DATA_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD69",
-        VER(NVRAM_EF_UEM_RMI_DATA_LID)
-    },
-
-    {
-        NVRAM_EF_IMEI_IMEISV_LID,
-        NVRAM_EF_IMEI_IMEISV_TOTAL,
-        NVRAM_EF_IMEI_IMEISV_SIZE,
-	#if defined(__IC_SLT__)
-	NVRAM_NORMAL(NVRAM_EF_IMEI_DEFAULT),
-	#else
-	NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
-	#endif
-
-    #ifdef __NVRAM_OTP__
-        NVRAM_CATEGORY_OTP,
-    #elif defined(__NVRAM_CUSTOM_DISK__)
-        NVRAM_CATEGORY_CUSTOM_DISK,
-    #else
-        NVRAM_CATEGORY_IMPORTANT,
-    #endif
-
-    #if defined(__NVRAM_OTP__) || defined(__NVRAM_CUSTOM_DISK__)
-        NVRAM_ATTR_AVERAGE,
-    #else
-        NVRAM_ATTR_WRITEPROTECT | NVRAM_ATTR_AVERAGE | NVRAM_ATTR_CONFIDENTIAL 
-        #if defined (__CCCIFS_SUPPORT__)
-         | NVRAM_ATTR_COMMITTED
-        #endif
-        ,
-    #endif
-        "LD0B",
-        VER(NVRAM_EF_IMEI_IMEISV_LID)
-    },
-
-    {
-        NVRAM_EF_SML_LID,
-        NVRAM_EF_SML_TOTAL,
-        NVRAM_EF_SML_SIZE,
-        NVRAM_SECUPACK(&NVRAM_EF_SML_DEFAULT),
-    #ifdef __SMART_PHONE_MODEM__
-        NVRAM_CATEGORY_SECUPACK | NVRAM_CATEGORY_IMPORTANT_L4,
-    #elif defined(__CUSTOMER_TC01_DISK__) && !defined(WISDOM_MMI)
-        NVRAM_CATEGORY_SECUPACK,
-    #else
-        NVRAM_CATEGORY_SECUPACK | NVRAM_CATEGORY_IMPORTANT,
-    #endif
-        NVRAM_ATTR_CONFIDENTIAL | NVRAM_ATTR_FAULT_ASSERT | NVRAM_ATTR_GEN_DEFAULT
-        #ifdef __NVRAM_BIND_TO_CHIP_CIPHER__
-        | NVRAM_ATTR_MSP | NVRAM_ATTR_MULTIPLE
-        #endif
-        #if defined (__CCCIFS_SUPPORT__)
-        | NVRAM_ATTR_COMMITTED
-        #endif
-        ,
-        "LD33",
-        VER(NVRAM_EF_SML_LID)
-    },
-
-#ifdef __SMART_PHONE_MODEM__
-    {
-        NVRAM_EF_SIM_LOCK_LID,
-        NVRAM_EF_SIM_LOCK_TOTAL,
-        NVRAM_EF_SIM_LOCK_SIZE,
-        NVRAM_SECUPACK(&NVRAM_EF_SML_TMO_DEFAULT),
-        NVRAM_CATEGORY_SECUPACK | NVRAM_CATEGORY_IMPORTANT_L4,
-        NVRAM_ATTR_CONFIDENTIAL | NVRAM_ATTR_FAULT_ASSERT | NVRAM_ATTR_GEN_DEFAULT 
-        #ifdef __NVRAM_BIND_TO_CHIP_CIPHER__
-         | NVRAM_ATTR_MSP | NVRAM_ATTR_MULTIPLE
-        #endif
-        #if defined (__CCCIFS_SUPPORT__)
-         | NVRAM_ATTR_COMMITTED
-        #endif
-        ,
-        "LD34",
-        VER(NVRAM_EF_SIM_LOCK_LID)
-    },
-#endif
-
-
-    {
-        NVRAM_EF_MS_SECURITY_LID,
-        NVRAM_EF_MS_SECURITY_TOTAL,
-        NVRAM_EF_MS_SECURITY_SIZE,
-        NVRAM_CUSTPACK(COMMON_NVRAM_EF_MS_SECURITY_DEFAULT),
-        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
-        NVRAM_ATTR_AVERAGE | NVRAM_ATTR_CONFIDENTIAL,
-        "LD6G",
-        VER(NVRAM_EF_MS_SECURITY_LID)
-    },
-
-
-    {
-        NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID,
-        NVRAM_EF_PS_CONFORMANCE_TESTMODE_TOTAL,
-        NVRAM_EF_PS_CONFORMANCE_TESTMODE_SIZE,
-#ifdef __UE_SIMULATOR__
-        NVRAM_NORMAL(NVRAM_EF_PS_CONFORMANCE_TESTMODE_DEFAULT),
-#else
-        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
-#endif
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD6U",
-        VER(NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID)
-    },
-
-#if !defined(L4_NOT_PRESENT)
-#ifndef __PHB_STORAGE_BY_MMI__
-    {
-        NVRAM_EF_PHB_LID,
-        NVRAM_EF_PHB_TOTAL,
-        NVRAM_EF_PHB_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_MULTIREC_READ,
-        "LD6V",
-        VER(NVRAM_EF_PHB_LID)
-    },
-#endif
-#endif
-
-//__MOBILE_BROADBAND_PROVISION_CONTEXT__
-#ifdef __MOBILE_BROADBAND_PROVISION_CONTEXT__
-    {
-        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID,
-        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_TOTAL,
-        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_SIZE,
-        NVRAM_CUSTPACK(COMMON_NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_DEFAULT),
-        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
-        NVRAM_ATTR_AVERAGE | NVRAM_ATTR_MULTI_DEFAULT,
-        "LD70",
-        VER(NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID)
-        //"MB PROVISION CONTEXT",
-        //NVRAM_APP_RESERVED
-    },
-#endif /* __MOBILE_BROADBAND_PROVISI*/
-
-
-#if !defined(__PHB_NO_CALL_LOG__) & !defined(__L1_STANDALONE__)
-    {
-          NVRAM_EF_PHB_LN_ENTRY_LID,
-          NVRAM_EF_PHB_LN_ENTRY_TOTAL,
-          NVRAM_EF_PHB_LN_ENTRY_SIZE,
-          NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
-          NVRAM_CATEGORY_USER,
-          NVRAM_ATTR_AVERAGE,
-          "LD6H",
-          VER(NVRAM_EF_PHB_LN_ENTRY_LID)
-    },
-
-    {
-          NVRAM_EF_PHB_LN_TYPE_SEQ_LID,
-          NVRAM_EF_PHB_LN_TYPE_SEQ_TOTAL,
-          NVRAM_EF_PHB_LN_TYPE_SEQ_SIZE,
-          NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
-          NVRAM_CATEGORY_USER,
-          NVRAM_ATTR_AVERAGE,
-          "LD6I",
-          VER(NVRAM_EF_PHB_LN_TYPE_SEQ_LID)
-    },
-
-#endif /* !defined(__PHB_NO_CALL_LOG__) & !defined(__L1_STANDALONE__) */
-
-//__MEDIATEK_SMART_QOS__
-#ifdef __MEDIATEK_SMART_QOS__
-    {
-        NVRAM_EF_MSQ_LIST_LID,
-        NVRAM_EF_MSQ_LIST_TOTAL,
-        NVRAM_EF_MSQ_LIST_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_MSQ_LIST_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD74",
-        VER(NVRAM_EF_MSQ_LIST_LID)
-    },
-#endif /* __MEDIATEK_SMART_QOS__ */
-    {
-        NVRAM_EF_RAC_PREFERENCE_LID,
-        NVRAM_EF_RAC_PREFERENCE_TOTAL,
-        NVRAM_EF_RAC_PREFERENCE_SIZE,
-        NVRAM_CUSTPACK(COMMON_NVRAM_EF_RAC_PREFERENCE_DEFAULT),
-        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
-        NVRAM_ATTR_AVERAGE,
-        "LD6S",
-        VER(NVRAM_EF_RAC_PREFERENCE_LID)
-    },
-
-#ifdef __TC02_SECURITY_REQUIREMENT__
-    {
-        NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID,
-        NVRAM_EF_MM_IMSI_LOCI_GLOCI_TOTAL,
-        NVRAM_EF_MM_IMSI_LOCI_GLOCI_SIZE,
-        NVRAM_SECUPACK(NVRAM_EF_MM_IMSI_LOCI_GLOCI_DEFAULT),
-        NVRAM_CATEGORY_SECUPACK,
-        NVRAM_ATTR_CONFIDENTIAL
-        #ifdef __NVRAM_BIND_TO_CHIP_CIPHER__
-         | NVRAM_ATTR_MSP | NVRAM_ATTR_MULTIPLE
-        #endif
-        ,
-        "LD6T",
-        VER(NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID)
-    },
-#endif  /* __TC02_SECURITY_REQUIREMENT__ */
-
-#ifdef __SYSSEL_SUPPORT__
-    {
-        NVRAM_EF_SYSSEL_SETTING_LID,
-        NVRAM_EF_SYSSEL_SETTING_TOTAL,
-        NVRAM_EF_SYSSEL_SETTING_SIZE,
-        NVRAM_NORMAL((const kal_uint8 *)NVRAM_EF_ZERO_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD73",
-        VER(NVRAM_EF_SYSSEL_SETTING_LID),
-    },
-#endif /* __SYSSEL_SUPPORT__ */
-
-    {
-        NVRAM_EF_REGIONAL_PHONE_MODE_LID,
-        NVRAM_EF_REGIONAL_PHONE_MODE_TOTAL,
-        NVRAM_EF_REGIONAL_PHONE_MODE_SIZE,
-    #ifdef __REGIONAL_PHONE__
-        NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
-    #else
-        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
-    #endif
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD78",
-        VER(NVRAM_EF_REGIONAL_PHONE_MODE_LID),
-    },
-
-#ifdef __CHANNEL_LOCK__
-    {
-            NVRAM_EF_CH_LOCK_INFO_LID,
-            NVRAM_EF_CH_LOCK_INFO_TOTAL,
-            NVRAM_EF_CH_LOCK_INFO_SIZE,
-            NVRAM_NORMAL( NVRAM_EF_CH_LOCK_INFO_DEFAULT),
-            NVRAM_CATEGORY_USER,
-            NVRAM_ATTR_AVERAGE,
-            "LD79",
-            VER(NVRAM_EF_CH_LOCK_INFO_LID)
-    },
-#endif /* __CHANNEL_LOCK__ */
-
-	{
-    	 NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_LID,
-    	 NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_TOTAL,
-    	 NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_SIZE,
-    	 NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
-    	 NVRAM_CATEGORY_USER,
-    	 NVRAM_ATTR_AVERAGE,
-    	 "MT99",
-    	 VER(NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_LID)
-	 },
-
-    {
-        NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_LID,
-        NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_TOTAL,
-        NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_SIZE,
-        NVRAM_NORMAL(NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_DEFAULT),
-        NVRAM_CATEGORY_USER,
-        NVRAM_ATTR_AVERAGE,
-        "LD80",
-        VER(NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_LID)
-    },
-
-    NVRAM_LTABLE_END
-};
-
-#endif /* NVRAM_NOT_PRESENT */
+#endif
+#endif
+#endif
+       /*---BYTE 10 to BYTE 12 : From MS RA capability and MS network capability --*/
+
+                           /* BYTE 10:
+                            * bit 8: multislot capability present,
+                            * bit 7 ~ 3: mutlislot capability,
+                            * bit 2: GPRS extended Dynamic Allocation cap =1
+                            * bit 1 : RL indicator = 0 => R98 MS, 1 => R99 MS */
+#ifdef __R99__
+   #if defined(__EDGE_CARD_CLASS_10__) || defined(__GPRS_MULTISLOT_CLASS_10__)
+                  0xab,   /* Default GPRS multislot class 10, ext DA support, R99 */
+   #else
+                  0xb3,  /* Default GPRS multislot class 12, ext DA support, R99 */
+   #endif
+#else /* __R99__*/
+   #if defined(__EDGE_CARD_CLASS_10__) || defined(__GPRS_MULTISLOT_CLASS_10__)
+                  0xaa,   /* Default GPRS multislot class 10, ext DA support, R98 */
+   #else
+                  0xb2,  /* Default GPRS multislot class 12, ext DA support, R98 */
+   #endif
+#endif /* __R99__ */
+
+                           /* BYTE 11:
+                            * bit 8 : GEA1
+                            * bit 7 : GEA2
+                            * bit 6 : GEA3
+                            * bit 5 : GEA4
+                            * bit 4 : GEA5
+                            * bit 3 : GEA6
+                            * bit 2 : GEA7
+                            * bit 1 : SM cap in GPRS =1 */
+/* Peter 080520: change complie option */
+#ifdef __NO_SUPPORT_A5_3__
+                  0xc1, /* GEA1, 2 and SM cap support */
+#else // The chip support A5/3(GEA/3)
+    0xf1, /* GEA1, 2, 3, 4 and SM cap support */
+#endif
+
+                           /* BYTE 12: Lanslo 20060215: for selecting GPRS or EGPRS capability
+                             * bit 8: PFC mode = 0b
+                             * bit 7: EDGE multislot class present / EDGE support = 1b
+                             * bit 6 ~ 2: EDGE multislot capability = 01100b
+                             * bit 1: EDGE extended dynamic allocation capability = 1b
+                             * Old value 0x80, new 0xd9(PFC on), 0x59 (PFC off) */
+
+/* Evelyn 20090511: open the PFC support bit */
+#ifdef __EGPRS_MODE__
+   #if defined(__EDGE_CARD_CLASS_10__) || defined(__EDGE_MULTISLOT_CLASS_10__)
+                  0xD5,   /* PFC on, EGPRS multislot class 10, Ext DA support */
+   #else
+                  0xD9,   /* PFC on, EGPRS multislot class 12, Ext DA support */
+   #endif
+#else /* __EGPRS_MODE__ */
+   #ifdef __R99__
+                  0x80,   /* PFC on */
+   #else
+                  0x00,   /* PFC off */
+   #endif
+#endif /* __EGPRS_MODE__ */
+
+// Jelly 20090602 Use __EPSK_TX__
+#if (defined(__EGPRS_MODE__) && defined(__EPSK_TX__))
+                  0xAA,   /* BYTE 13: Evelyn 20090422: set 8PSK power class in NVRAM
+                            * bit8~7 : 8psk radio cap 2 = E2 *
+                            * bit6~5 : 8psk radio cap 1 = E2 *
+                            * bit4~3 : 8psk 850 Band    = E2 *
+                            * bit2~1 : 8psk 1900 Band   = E2 */
+#else /* __EGPRS_MODE__ */
+                  0x00,   /* No 8PSK power class */
+#endif /* __EGPRS_MODE__ */
+
+/* Modify for High multislot class */
+#if defined (__MULTISLOT_CLASS_34__) || defined (__MULTISLOT_CLASS_45__)
+#if defined(__EPSK_TX__) && !defined(__EPSK_TX_SW_SWITCH_OFF__)
+                  0xEc    /* BYTE 14: Evelyn 20090905: set high multislot class
+                           *  bit 8   : EPSK_TX
+                           *  bit 7   : high multislot class present or not
+                           *  bit 6~1 : binany coding for high multislot value
+                           *  For example, high multislot class 44 = 0x6c
+                           */
+#else
+                  0x6c    /* BYTE 14: Evelyn 20090905: set high multislot class
+                           *  bit 8   : EPSK_TX
+                           *  bit 7   : high multislot class present or not
+                           *  bit 6~1 : binany coding for high multislot value
+                           *  For example, high multislot class 44 = 0x6c
+                           */
+#endif
+#else
+#if defined(__EPSK_TX__) && !defined(__EPSK_TX_SW_SWITCH_OFF__)
+                  0x80   /* BYTE 14: Evelyn 20090905: set high multislot class
+                           *  bit 8   : EPSK_TX
+                           */
+#else
+                  0x00   /* BYTE 14: Evelyn 20090905: set high multislot class
+                           *  bit 8   : EPSK_TX
+                           */
+#endif
+#endif
+
+/* Byte 15: Rel4 Capabiility: GSM 750 cap(1 bit), TDD cap(1 bit), GERAN FP1(1 bit), Extended DTM(1 bit), 4 bits are spared */
+                 ,0x00 +
+#ifdef __UMTS_TDD128_MODE__
+                  0x40 +
+#endif /* __UMTS_TDD128_MODE__ */
+#ifdef __GERAN_R4__
+                  0x20 +
+#endif /* __GERAN_R4__ */
+                  0x00
+
+/* Byte 16: Rel5 Capabiility: High Multislot(1 bit), GERAN lu Mode(1 bit), GERAN FP2(1 bit), GMSK Multislot(2 bit), 8PSK Multislot(2 bit), 1 bit is spared */
+                 ,0x00
+
+/* Byte 17: Rel6 Capabiility: T-GSM 400 cap(1 bit), T-GSM 900 cap(1 bit), SAIC(2 bit), DTM enhancements(1 bit), DTM GPRS High Multislot(1 bit), Repeated ACCH(1 bit), 1 bit is spared */
+                 ,0x00 +
+#ifdef __SAIC__
+                  0x10 +
+#endif /* __SAIC__ */
+#ifdef __REPEATED_ACCH__
+                  0x02 +
+#endif /* __REPEATED_ACCH__ */
+                  0x00
+
+/* Byte 18: Rel7 Capabiility: GSM 710 cap(1 bit), T-GSM 810 cap(1 bit), Ciphering Mode Setting(1 bit), Additional Positioning cap(1 bit), 4 bits are spared */
+                 ,0x00 +
+#ifdef __POS_CAP_TRANSFER_PROCEDURE_SUPPORT__
+                  0x10 +
+#endif /* __POS_CAP_TRANSFER_PROCEDURE_SUPPORT__ */
+                  0x00
+
+/* Byte 19: Rel8 Capabiility: E-UTRA FDD(1 bit), E-UTRA TDD(1 bit), E-UTRA Measurement(1 bit), APBCR(1 bit), 4 bits are spared */
+                 ,0x00 +
+#ifdef __LTE_RAT__
+                  0xe0 +
+#endif /* __LTE_RAT__ */
+#if defined(__23G_PRI_RESEL_SUPPORT__) || defined(__LTE_RAT__)
+                  0x10 +
+#endif /* defined(__23G_PRI_RESEL_SUPPORT__) || defined(__LTE_RAT__) */
+                  0x00
+
+/* Byte 20: Rel9 Capabiility: CSG reporting cap(1 bit), 7 bits are spared (VAMOS controlled via SBP)*/
+                 ,0x00 +
+#if defined(__VAMOS_2__) && defined(__CUSTOMIZE_VAMOS__)
+                  0x40 +
+#elif defined(__VAMOS_1__) && defined(__CUSTOMIZE_VAMOS__)
+                  0x20 +
+#else
+                  0x00 +
+#endif /* VAMOS */
+                  0x00
+
+/* Byte 21: Rel10 Capabiility: TIGHTER Cap(2 bit), Selective Ciphering of Downlink SACCH(1 bit), 5 bits are spared */
+                 ,0x00
+
+/* Byte 22: Rel11 Capabiility: CS to PS SRVCC from GERAN to UTRA(2 bit), CS to PS SRVCC from GERAN to E-UTRA(2 bit) */
+/* Byte 22: Rel11 Capabiility: GERAN Network Sharing support(1 bit), E-UTRA Wideband RSRQ measurements support(1 bit), 2 bits are spared*/
+                 ,0x04
+
+/* Byte 23: Rel12 Capabiility: ER Band Support(1 bit), UTRA Multiple Frequency Band Indicators support(1 bit) */
+/* Byte 23: Rel12 Capabiility: E-UTRA Multiple Frequency Band Indicators support(1 bit), Extended TSC Set Capability support(1 bit), */
+/* Byte 23: Rel12 Capabiility: Extended EARFCN value range(1 bit), 3 bits are spared */ 
+                 ,0x00 +
+#ifdef __GERAN_R11__
+#ifdef __LTE_RAT__
+                 0x08 + /*Extended EARFCN value range = 1*/
+#endif /* __LTE_RAT__ */
+#endif /* __GERAN_R11__ */
+                 0x00
+
+};
+#if defined(__ATCMD_ONOFF_CHECK__)
+const nvram_atcmd_check_context_struct NVRAM_EF_ATCMD_ONOFF_CHECK_DEFAULT =
+{
+        {ATCMD_CHECK_ENABLE, 0x26598088, ATCMD_CHECK_ENABLE, 0X26598088},
+        ATCMD_CHECK_ENABLE,  /* enable */
+        {0x26598088, ATCMD_CHECK_ENABLE, 0x26598088}
+};
+#endif
+
+#if defined(__ETWS_SUPPORT__)
+const nvram_ef_etws_setting_struct NVRAM_EF_ETWS_SETTING_DEFAULT =
+{
+#ifdef __UE_SIMULATOR__
+        0x01  /* always ON */
+#else
+        0x00
+#endif
+};
+#endif
+
+
+#ifdef __TC02_SECURITY_REQUIREMENT__
+static kal_uint8 const NVRAM_EF_MM_IMSI_LOCI_GLOCI_DEFAULT[] = {
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, //EF_IMSI
+    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, //EF_LOCI
+    0xff, 0xff, 0xff, 0xff,	0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff //EF_GLOCI
+};
+#endif /* __TC02_SECURITY_REQUIREMENT__ */
+
+#ifdef __CHANNEL_LOCK__
+static nvram_ef_ch_lock_info_struct const NVRAM_EF_CH_LOCK_INFO_DEFAULT[] =
+{
+    {
+        KAL_TRUE,    // lock_supported
+        0x00,        // lock_state ,INACTIVE
+        { 0x00, 0x00 },
+        { 0x00, 0x00 },
+        { 0x00, 0x00 },
+        CH_LOCK_IDLE_ONLY
+    }
+};
+#endif /* __CHANNEL_LOCK__ */
+static nvram_ef_power_level_threshold_info_struct const NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_DEFAULT[] =
+{
+    {
+        0x00,        // mode
+	    0x00,        // upper_threshold
+	    0x00,        // tup
+	    0x00,        // lower_threshold
+	    0x00         // tlo
+    }
+};
+
+// LID Declaration
+ltable_entry_struct logical_data_item_table_l4[] =
+{
+
+#if !defined(__SMS_STORAGE_BY_MMI__) && (SMS_PHONE_ENTRY > 0)
+    {
+        NVRAM_EF_SMSAL_SMS_LID,
+        NVRAM_EF_SMSAL_SMS_TOTAL,
+        NVRAM_EF_SMSAL_SMS_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_SMSAL_SMS_DEFAULT),
+    #if defined (__CCCIFS_SUPPORT__)
+        NVRAM_CATEGORY_IMPORTANT_L4,
+    #else
+        NVRAM_CATEGORY_USER,
+    #endif        
+        NVRAM_ATTR_MULTIREC_READ | NVRAM_ATTR_GEN_DEFAULT
+        #if defined (__CCCIFS_SUPPORT__)
+         | NVRAM_ATTR_COMMITTED
+        #endif
+        ,
+        "LD40",
+        VER(NVRAM_EF_SMSAL_SMS_LID)
+    },
+#endif
+
+#if !defined(EXTERNAL_MMI)
+    {
+        NVRAM_EF_SMSAL_MAILBOX_ADDR_LID,
+        NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL,
+        NVRAM_EF_SMSAL_MAILBOX_ADDR_SIZE,
+        NVRAM_CUSTPACK(COMMON_NVRAM_EF_SMSAL_MAILBOX_ADDR_DEFAULT),
+        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
+        NVRAM_ATTR_AVERAGE,
+        "LD41",
+        VER(NVRAM_EF_SMSAL_MAILBOX_ADDR_LID)
+    },
+#endif
+
+    {
+        NVRAM_EF_SMSAL_COMMON_PARAM_LID,
+        NVRAM_EF_SMSAL_COMMON_PARAM_TOTAL,
+        NVRAM_EF_SMSAL_COMMON_PARAM_SIZE,
+        NVRAM_CUSTPACK(COMMON_NVRAM_EF_SMSAL_COMMON_PARAM_DEFAULT),
+        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
+        NVRAM_ATTR_AVERAGE,
+        "LD42",
+        VER(NVRAM_EF_SMSAL_COMMON_PARAM_LID)
+    },
+
+    {
+        NVRAM_EF_SMSAL_SMSP_LID,
+        NVRAM_EF_SMSAL_SMSP_TOTAL,
+        NVRAM_EF_SMSAL_SMSP_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE | NVRAM_ATTR_MULTIREC_READ,
+        "LD43",
+        VER(NVRAM_EF_SMSAL_SMSP_LID)
+    },
+
+    {
+        NVRAM_EF_SMSAL_MWIS_LID,
+        NVRAM_EF_SMSAL_MWIS_TOTAL,
+        NVRAM_EF_SMSAL_MWIS_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD44",
+        VER(NVRAM_EF_SMSAL_MWIS_LID)
+    },
+
+    {
+        NVRAM_EF_CB_DEFAULT_CH_LID,
+        NVRAM_EF_CB_DEFAULT_CH_TOTAL,
+        NVRAM_EF_CB_DEFAULT_CH_SIZE,
+        NVRAM_CUSTPACK(COMMON_NVRAM_EF_CB_DEFAULT_CH_DEFAULT),
+        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
+        NVRAM_ATTR_AVERAGE,
+        "LD45",
+        VER(NVRAM_EF_CB_DEFAULT_CH_LID)
+    },
+
+    {
+        NVRAM_EF_CB_CH_INFO_LID,
+        NVRAM_EF_CB_CH_INFO_TOTAL,
+        NVRAM_EF_CB_CH_INFO_SIZE,
+        NVRAM_NORMAL(COMMON_NVRAM_EF_CB_CH_INFO_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD46",
+        VER(NVRAM_EF_CB_CH_INFO_LID)
+    },
+
+    #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
+    {
+        NVRAM_EF_TCM_CID_0_PROFILE_LID,
+        NVRAM_EF_TCM_CID_0_PROFILE_TOTAL,
+        NVRAM_EF_TCM_CID_0_PROFILE_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_TCM_CID_0_PROFILE_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD47",
+        VER(NVRAM_EF_TCM_CID_0_PROFILE_LID)
+    },
+
+    {
+        NVRAM_EF_TCM_PDP_PROFILE_LID,
+        NVRAM_EF_TCM_PDP_PROFILE_TOTAL,
+        NVRAM_EF_TCM_PDP_PROFILE_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_TCM_PDP_PROFILE_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD48",
+        VER(NVRAM_EF_TCM_PDP_PROFILE_LID)
+    },
+
+    {
+        NVRAM_EF_SIC_LIST_LID,
+        NVRAM_EF_SIC_LIST_TOTAL,
+        NVRAM_EF_SIC_LIST_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_SIC_LIST_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD7G",
+        VER(NVRAM_EF_SIC_LIST_LID)
+    },
+    #endif // ~ #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
+
+    #ifdef __PS_SERVICE__
+    {
+        NVRAM_EF_PAM_PIB_PROFILE_LID,
+        NVRAM_EF_PAM_PIB_PROFILE_TOTAL,
+        NVRAM_EF_PAM_PIB_PROFILE_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD4G",
+        VER(NVRAM_EF_PAM_PIB_PROFILE_LID)
+    },
+    #endif /* __PS_SERVICE__ */
+
+    {
+        NVRAM_EF_CFU_FLAG_LID,
+        NVRAM_EF_CFU_FLAG_TOTAL,
+        NVRAM_EF_CFU_FLAG_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_CFU_FLAG_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD49",
+        VER(NVRAM_EF_CFU_FLAG_LID)
+    },
+
+    {
+    /* MT6291_DEV_Raphael NVRAM Re-structure Start (/) */
+        NVRAM_EF_MM_DATA_LID,
+        NVRAM_EF_MM_DATA_TOTAL,
+        NVRAM_EF_MM_DATA_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_MM_DATA_DEFAULT),
+    /* MT6291_DEV_Raphael NVRAM Re-structure End (/) */
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+#ifdef __UMTS_FDD_MODE__
+        "LD4A",
+#else
+        "LD4E",
+#endif
+        /* MT6291_DEV_Raphael NVRAM Re-structure Start (/) */
+        VER(NVRAM_EF_MM_DATA_LID)
+        /* MT6291_DEV_Raphael NVRAM Re-structure End (/) */
+    },
+
+#if defined (__CPHS__) || defined (__CCM_NO_RESET__)
+    {
+        NVRAM_EF_ALS_LINE_ID_LID,
+        NVRAM_EF_ALS_LINE_ID_TOTAL,
+        NVRAM_EF_ALS_LINE_ID_SIZE,
+        NVRAM_CUSTPACK(COMMON_NVRAM_EF_ALS_LINE_ID_DEFAULT),
+        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
+        NVRAM_ATTR_AVERAGE,
+        "LD4C",
+        VER(NVRAM_EF_ALS_LINE_ID_LID)
+    },
+#endif/* (__CPHS__) || (__CCM_NO_RESET__)*/
+
+    {
+        NVRAM_EF_MSCAP_LID,
+        NVRAM_EF_MSCAP_TOTAL,
+        NVRAM_EF_MSCAP_SIZE,
+        NVRAM_CUSTPACK(COMMON_NVRAM_EF_MSCAP_DEFAULT),
+        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
+        NVRAM_ATTR_AVERAGE,
+        "LD4D",
+        VER(NVRAM_EF_MSCAP_LID)
+    },
+
+    {
+        NVRAM_EF_CLASSMARK_RACAP_LID,
+        NVRAM_EF_CLASSMARK_RACAP_TOTAL,
+        NVRAM_EF_CLASSMARK_RACAP_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_CLASSMARK_RACAP_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+#ifdef __UMTS_TDD128_MODE__
+        "LD16",
+#else
+        "LD17",
+#endif
+        VER(NVRAM_EF_CLASSMARK_RACAP_LID)
+    },
+
+
+
+#if defined(__ATCMD_ONOFF_CHECK__)
+    {
+        NVRAM_EF_ATCMD_ON_OFF_CHECK_LID,
+        NVRAM_EF_ATCMD_ON_OFF_CHECK_TOTAL,
+        NVRAM_EF_ATCMD_ON_OFF_CHECK_SIZE,
+        NVRAM_NORMAL(&NVRAM_EF_ATCMD_ONOFF_CHECK_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_CONFIDENTIAL
+        #ifdef __NVRAM_BIND_TO_CHIP_CIPHER__
+         | NVRAM_ATTR_MSP | NVRAM_ATTR_MULTIPLE
+        #endif
+        ,
+        "LD30",
+        VER(NVRAM_EF_ATCMD_ON_OFF_CHECK_LID)
+    },
+#endif
+
+
+
+#if defined(__ETWS_SUPPORT__)
+    {
+            NVRAM_EF_ETWS_SETTING_LID,
+            NVRAM_EF_ETWS_SETTING_TOTAL,
+            NVRAM_EF_ETWS_SETTING_SIZE,
+            NVRAM_NORMAL(&NVRAM_EF_ETWS_SETTING_DEFAULT),
+            NVRAM_CATEGORY_USER,
+            NVRAM_ATTR_AVERAGE,
+            "LD32",
+            VER(NVRAM_EF_ETWS_SETTING_LID)
+    },
+#endif
+
+    {
+            NVRAM_EF_CSM_ESSP_LID,
+            NVRAM_EF_CSM_ESSP_TOTAL,
+            NVRAM_EF_CSM_ESSP_SIZE,
+            NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
+            NVRAM_CATEGORY_USER,
+            NVRAM_ATTR_AVERAGE,
+            "LD35",
+            VER(NVRAM_EF_CSM_ESSP_LID)
+    },
+
+/* UEM*/
+    {
+        NVRAM_EF_CUST_HW_LEVEL_TBL_LID,
+        NVRAM_EF_CUST_HW_LEVEL_TBL_TOTAL,
+        NVRAM_EF_CUST_HW_LEVEL_TBL_SIZE,
+    #if defined(__MMI_FMI__)
+        NVRAM_NORMAL((const kal_uint8 *)NVRAM_EF_CUST_HW_LEVEL_TBL_DEFAULT),
+    #else
+        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
+    #endif
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_OTA_RESET,
+        "LD67",
+        VER(NVRAM_EF_CUST_HW_LEVEL_TBL_LID)
+    },
+
+    {
+        NVRAM_EF_UEM_MANUFACTURE_DATA_LID,
+        NVRAM_EF_UEM_MANUFACTURE_DATA_TOTAL,
+        NVRAM_EF_UEM_MANUFACTURE_DATA_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_UEM_MANUFACTURE_DATA_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD68",
+        VER(NVRAM_EF_UEM_MANUFACTURE_DATA_LID)
+    },
+
+    {
+        NVRAM_EF_UEM_RMI_DATA_LID,
+        NVRAM_EF_UEM_RMI_DATA_TOTAL,
+        NVRAM_EF_UEM_RMI_DATA_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD69",
+        VER(NVRAM_EF_UEM_RMI_DATA_LID)
+    },
+
+    {
+        NVRAM_EF_IMEI_IMEISV_LID,
+        NVRAM_EF_IMEI_IMEISV_TOTAL,
+        NVRAM_EF_IMEI_IMEISV_SIZE,
+	#if defined(__IC_SLT__)
+	NVRAM_NORMAL(NVRAM_EF_IMEI_DEFAULT),
+	#else
+	NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
+	#endif
+
+    #ifdef __NVRAM_OTP__
+        NVRAM_CATEGORY_OTP,
+    #elif defined(__NVRAM_CUSTOM_DISK__)
+        NVRAM_CATEGORY_CUSTOM_DISK,
+    #else
+        NVRAM_CATEGORY_IMPORTANT,
+    #endif
+
+    #if defined(__NVRAM_OTP__) || defined(__NVRAM_CUSTOM_DISK__)
+        NVRAM_ATTR_AVERAGE,
+    #else
+        NVRAM_ATTR_WRITEPROTECT | NVRAM_ATTR_AVERAGE | NVRAM_ATTR_CONFIDENTIAL 
+        #if defined (__CCCIFS_SUPPORT__)
+         | NVRAM_ATTR_COMMITTED
+        #endif
+        ,
+    #endif
+        "LD0B",
+        VER(NVRAM_EF_IMEI_IMEISV_LID)
+    },
+
+    {
+        NVRAM_EF_SML_LID,
+        NVRAM_EF_SML_TOTAL,
+        NVRAM_EF_SML_SIZE,
+        NVRAM_SECUPACK(&NVRAM_EF_SML_DEFAULT),
+    #ifdef __SMART_PHONE_MODEM__
+        NVRAM_CATEGORY_SECUPACK | NVRAM_CATEGORY_IMPORTANT_L4,
+    #elif defined(__CUSTOMER_TC01_DISK__) && !defined(WISDOM_MMI)
+        NVRAM_CATEGORY_SECUPACK,
+    #else
+        NVRAM_CATEGORY_SECUPACK | NVRAM_CATEGORY_IMPORTANT,
+    #endif
+        NVRAM_ATTR_CONFIDENTIAL | NVRAM_ATTR_FAULT_ASSERT | NVRAM_ATTR_GEN_DEFAULT
+        #ifdef __NVRAM_BIND_TO_CHIP_CIPHER__
+        | NVRAM_ATTR_MSP | NVRAM_ATTR_MULTIPLE
+        #endif
+        #if defined (__CCCIFS_SUPPORT__)
+        | NVRAM_ATTR_COMMITTED
+        #endif
+        ,
+        "LD33",
+        VER(NVRAM_EF_SML_LID)
+    },
+
+#ifdef __SMART_PHONE_MODEM__
+    {
+        NVRAM_EF_SIM_LOCK_LID,
+        NVRAM_EF_SIM_LOCK_TOTAL,
+        NVRAM_EF_SIM_LOCK_SIZE,
+        NVRAM_SECUPACK(&NVRAM_EF_SML_TMO_DEFAULT),
+        NVRAM_CATEGORY_SECUPACK | NVRAM_CATEGORY_IMPORTANT_L4,
+        NVRAM_ATTR_CONFIDENTIAL | NVRAM_ATTR_FAULT_ASSERT | NVRAM_ATTR_GEN_DEFAULT 
+        #ifdef __NVRAM_BIND_TO_CHIP_CIPHER__
+         | NVRAM_ATTR_MSP | NVRAM_ATTR_MULTIPLE
+        #endif
+        #if defined (__CCCIFS_SUPPORT__)
+         | NVRAM_ATTR_COMMITTED
+        #endif
+        ,
+        "LD34",
+        VER(NVRAM_EF_SIM_LOCK_LID)
+    },
+#endif
+
+
+    {
+        NVRAM_EF_MS_SECURITY_LID,
+        NVRAM_EF_MS_SECURITY_TOTAL,
+        NVRAM_EF_MS_SECURITY_SIZE,
+        NVRAM_CUSTPACK(COMMON_NVRAM_EF_MS_SECURITY_DEFAULT),
+        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
+        NVRAM_ATTR_AVERAGE | NVRAM_ATTR_CONFIDENTIAL,
+        "LD6G",
+        VER(NVRAM_EF_MS_SECURITY_LID)
+    },
+
+
+    {
+        NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID,
+        NVRAM_EF_PS_CONFORMANCE_TESTMODE_TOTAL,
+        NVRAM_EF_PS_CONFORMANCE_TESTMODE_SIZE,
+#ifdef __UE_SIMULATOR__
+        NVRAM_NORMAL(NVRAM_EF_PS_CONFORMANCE_TESTMODE_DEFAULT),
+#else
+        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
+#endif
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD6U",
+        VER(NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID)
+    },
+
+#if !defined(L4_NOT_PRESENT)
+#ifndef __PHB_STORAGE_BY_MMI__
+    {
+        NVRAM_EF_PHB_LID,
+        NVRAM_EF_PHB_TOTAL,
+        NVRAM_EF_PHB_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_MULTIREC_READ,
+        "LD6V",
+        VER(NVRAM_EF_PHB_LID)
+    },
+#endif
+#endif
+
+//__MOBILE_BROADBAND_PROVISION_CONTEXT__
+#ifdef __MOBILE_BROADBAND_PROVISION_CONTEXT__
+    {
+        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID,
+        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_TOTAL,
+        NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_SIZE,
+        NVRAM_CUSTPACK(COMMON_NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_DEFAULT),
+        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
+        NVRAM_ATTR_AVERAGE | NVRAM_ATTR_MULTI_DEFAULT,
+        "LD70",
+        VER(NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID)
+        //"MB PROVISION CONTEXT",
+        //NVRAM_APP_RESERVED
+    },
+#endif /* __MOBILE_BROADBAND_PROVISI*/
+
+
+#if !defined(__PHB_NO_CALL_LOG__) & !defined(__L1_STANDALONE__)
+    {
+          NVRAM_EF_PHB_LN_ENTRY_LID,
+          NVRAM_EF_PHB_LN_ENTRY_TOTAL,
+          NVRAM_EF_PHB_LN_ENTRY_SIZE,
+          NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
+          NVRAM_CATEGORY_USER,
+          NVRAM_ATTR_AVERAGE,
+          "LD6H",
+          VER(NVRAM_EF_PHB_LN_ENTRY_LID)
+    },
+
+    {
+          NVRAM_EF_PHB_LN_TYPE_SEQ_LID,
+          NVRAM_EF_PHB_LN_TYPE_SEQ_TOTAL,
+          NVRAM_EF_PHB_LN_TYPE_SEQ_SIZE,
+          NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
+          NVRAM_CATEGORY_USER,
+          NVRAM_ATTR_AVERAGE,
+          "LD6I",
+          VER(NVRAM_EF_PHB_LN_TYPE_SEQ_LID)
+    },
+
+#endif /* !defined(__PHB_NO_CALL_LOG__) & !defined(__L1_STANDALONE__) */
+
+//__MEDIATEK_SMART_QOS__
+#ifdef __MEDIATEK_SMART_QOS__
+    {
+        NVRAM_EF_MSQ_LIST_LID,
+        NVRAM_EF_MSQ_LIST_TOTAL,
+        NVRAM_EF_MSQ_LIST_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_MSQ_LIST_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD74",
+        VER(NVRAM_EF_MSQ_LIST_LID)
+    },
+#endif /* __MEDIATEK_SMART_QOS__ */
+    {
+        NVRAM_EF_RAC_PREFERENCE_LID,
+        NVRAM_EF_RAC_PREFERENCE_TOTAL,
+        NVRAM_EF_RAC_PREFERENCE_SIZE,
+        NVRAM_CUSTPACK(COMMON_NVRAM_EF_RAC_PREFERENCE_DEFAULT),
+        NVRAM_CATEGORY_USER | NVRAM_CATEGORY_CUSTPACK,
+        NVRAM_ATTR_AVERAGE,
+        "LD6S",
+        VER(NVRAM_EF_RAC_PREFERENCE_LID)
+    },
+
+#ifdef __TC02_SECURITY_REQUIREMENT__
+    {
+        NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID,
+        NVRAM_EF_MM_IMSI_LOCI_GLOCI_TOTAL,
+        NVRAM_EF_MM_IMSI_LOCI_GLOCI_SIZE,
+        NVRAM_SECUPACK(NVRAM_EF_MM_IMSI_LOCI_GLOCI_DEFAULT),
+        NVRAM_CATEGORY_SECUPACK,
+        NVRAM_ATTR_CONFIDENTIAL
+        #ifdef __NVRAM_BIND_TO_CHIP_CIPHER__
+         | NVRAM_ATTR_MSP | NVRAM_ATTR_MULTIPLE
+        #endif
+        ,
+        "LD6T",
+        VER(NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID)
+    },
+#endif  /* __TC02_SECURITY_REQUIREMENT__ */
+
+#ifdef __SYSSEL_SUPPORT__
+    {
+        NVRAM_EF_SYSSEL_SETTING_LID,
+        NVRAM_EF_SYSSEL_SETTING_TOTAL,
+        NVRAM_EF_SYSSEL_SETTING_SIZE,
+        NVRAM_NORMAL((const kal_uint8 *)NVRAM_EF_ZERO_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD73",
+        VER(NVRAM_EF_SYSSEL_SETTING_LID),
+    },
+#endif /* __SYSSEL_SUPPORT__ */
+
+    {
+        NVRAM_EF_REGIONAL_PHONE_MODE_LID,
+        NVRAM_EF_REGIONAL_PHONE_MODE_TOTAL,
+        NVRAM_EF_REGIONAL_PHONE_MODE_SIZE,
+    #ifdef __REGIONAL_PHONE__
+        NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
+    #else
+        NVRAM_NORMAL(NVRAM_EF_ZERO_DEFAULT),
+    #endif
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD78",
+        VER(NVRAM_EF_REGIONAL_PHONE_MODE_LID),
+    },
+
+#ifdef __CHANNEL_LOCK__
+    {
+            NVRAM_EF_CH_LOCK_INFO_LID,
+            NVRAM_EF_CH_LOCK_INFO_TOTAL,
+            NVRAM_EF_CH_LOCK_INFO_SIZE,
+            NVRAM_NORMAL( NVRAM_EF_CH_LOCK_INFO_DEFAULT),
+            NVRAM_CATEGORY_USER,
+            NVRAM_ATTR_AVERAGE,
+            "LD79",
+            VER(NVRAM_EF_CH_LOCK_INFO_LID)
+    },
+#endif /* __CHANNEL_LOCK__ */
+
+	{
+    	 NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_LID,
+    	 NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_TOTAL,
+    	 NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_SIZE,
+    	 NVRAM_NORMAL(NVRAM_EF_FF_DEFAULT),
+    	 NVRAM_CATEGORY_USER,
+    	 NVRAM_ATTR_AVERAGE,
+    	 "MT99",
+    	 VER(NVRAM_EF_LTE_ONLY_OPER_SIM_CUSTOMIZATION_LID)
+	 },
+
+    {
+        NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_LID,
+        NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_TOTAL,
+        NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_SIZE,
+        NVRAM_NORMAL(NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_DEFAULT),
+        NVRAM_CATEGORY_USER,
+        NVRAM_ATTR_AVERAGE,
+        "LD80",
+        VER(NVRAM_EF_POWER_LEVEL_THRESHOLD_INFO_LID)
+    },
+
+    NVRAM_LTABLE_END
+};
+
+#endif /* NVRAM_NOT_PRESENT */
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/nvram_data_items.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/nvram_data_items.c	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/nvram_data_items.c	(revision 12507)
@@ -1917,7 +1917,7 @@
                     NVRAM_APP_RESERVED,
                     KAL_FALSE,
                     "NVRAM_SYS_SVN",
-                    0x87, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),
+                    0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),
     SYS_CACHE_ENTRY(NVRAM_SYS_USB_BOOT_MODE,
                     NVRAM_APP_RESERVED,
                     KAL_FALSE,
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/l1_rf/MT6739_2G_MT6177M_SP_CUSTOM/l1d_custom_rf.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/l1_rf/MT6739_2G_MT6177M_SP_CUSTOM/l1d_custom_rf.h	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/l1_rf/MT6739_2G_MT6177M_SP_CUSTOM/l1d_custom_rf.h	(revision 12507)
@@ -1,292 +1,292 @@
-/*******************************************************************************
-*  Copyright Statement:
-*  --------------------
-*  This software is protected by Copyright and the information contained
-*  herein is confidential. The software may not be copied and the information
-*  contained herein may not be used or disclosed except with the written
-*  permission of MediaTek Inc. (C) 2001
-*
-*******************************************************************************/
-
-/*******************************************************************************
- *
- * Filename:
- * ---------
- *   l1d_custom_rf.h
- *
- * Project:
- * --------
- *   MT6177M
- *
- * Description:
- * ------------
- *   MT6177M 2G RF constance definition
- *
- * Author:
- * -------
- *
- *
- *==============================================================================
- *******************************************************************************/
-
-#ifndef  _L1D_CUSTOM_RF_H_SetDefault_
-#define  _L1D_CUSTOM_RF_H_SetDefault_
-/* --------------------------------------------------------------------------- */
-#include "l1d_public.h"
-
-#if !defined(MT6177M_2G_RF)
-   #error "rf files mismatch with compile option!"
-#endif
-
-   #if IS_MIPI_SUPPORT
-#include "l1d_custom_mipi.h"
-   #endif
-
-/*--------------------------------------------------------*/
-/*   Event Timing Define                                  */
-/*--------------------------------------------------------*/
-/*MT6177M*/ #define  QB_SR1_SetDefault               160 //save time for TDD 
-/*MT6177M*/ #define  QB_SR2_SetDefault               53  //save time for TDD /* QB_SR2_SetDefault should be larger than 52 */
-/*MT6177M*/ #define  QB_SR2M_SetDefault              39
-/*MT6177M*/ #define  QB_SR3_SetDefault               2//5    /* SR3 should be larger than (QB_RX_FSYNC_2_FENA+2QB) */
-/*MT6177M*/ #define  QB_PR1_SetDefault               162 //save time for TDD /* QB_PR1>QB_SR0 to prevent RF conflict among 2/3G    */
-/*MT6177M*/ #define  QB_PR2_SetDefault               65
-/*MT6177M*/ #define  QB_PR3_SetDefault               7
-/*MT6177M*/ #define  QB_ST1_SetDefault               255
-/*MT6177M*/ #define  QB_ST2B_SetDefault              38   /* ST2B should be larger  than (QB_TX_FENA_2_FSYNC+8QB) */
-/*MT6177M*/ #define  QB_ST3_SetDefault               38   /* ST3  should be larger  than (QB_TX_FSYNC_2_FENA+7QB)*/
-/*MT6177M*/ #define  QB_PT1_SetDefault               257  /* QB_PT1>QB_ST1 to prevent RF conflict among 2/3G     */
-/*MT6177M*/ #define  QB_PT2_SetDefault               56
-/*MT6177M*/ #define  QB_PT2B_SetDefault              6
-/*MT6177M*/ #define  QB_PT3_SetDefault               30
-/*MT6177M*/ #define  QB_PT3A_SetDefault              40
-/*MT6177M*/ #define  QB_ST2M_G8_SetDefault           4
-/*MT6177M*/ #define  QB_ST2M_8G_SetDefault           4
-/*MT6177M*/ #define  QB_PT2M1_G8_SetDefault          -1
-/*MT6177M*/ #define  QB_PT2M2_G8_SetDefault          -3
-/*MT6177M*/ #define  QB_PT2M1_8G_SetDefault          10
-/*MT6177M*/ #define  QB_PT2M2_8G_SetDefault          4
-/*MT6177M*/
-/*MT6177M*/
-/*MT6177M*/ #define  QB_APCON_SetDefault             13 //OH:11
-/*MT6177M*/ #define  QB_APCMID_SetDefault            15 //OH:18
-/*MT6177M*/ #define  QB_APCOFF_SetDefault            12  //56: 6
-/*MT6177M*/ #define  QB_APCDACON_SetDefault          25 //0
-/*MT6177M*/ #define  TX_PROPAGATION_DELAY_SetDefault 50 //6169:47 / OH:46
-/*MT6177M*/
-/*MT6177M*/ /*--------------------------------------------------*/
-/*MT6177M*/ /*   define  BPI data for MT6290                    */
-/*MT6177M*/ /*--------------------------------------------------*/
-/*MT6177M*/ /*  PRCB : bit   pin                                */
-/*MT6177M*/ /*         16    ANTENNA_CONFLICT_2G                */
-/*MT6177M*/ /*         17    SPI_SWITCH_TO_2G                   */
-/*MT6177M*/ /*         18    GSM_ERR_DET_ID                     */
-/*MT6177M*/ /*         19    SP3T_V1 TXOUT_B2B39 TXOUT_B7B38    */
-/*MT6177M*/ /*         20    SP3T_V2 W_PA_B7_EN                 */
-/*MT6177M*/ /*         21    ASM_VCTRL_A Main_V1                */
-/*MT6177M*/ /*         22    ASM_VCTRL_B Main_V2                */
-/*MT6177M*/ /*         23    ASM_VCTRL_C Main_V3                */
-/*MT6177M*/ /*         24    WG_GGE_PA_ENABLE                   */
-/*MT6177M*/ /*         29    GSM_ERR_DET_ID(7206_ERR_DETECT_2G) */
-/*MT6177M*/ /*         30    GSM_ERR_DET_ID(OGT_ERR_DETECT_2G)  */
-/*MT6177M*/ /*--------------------------------------------------*/
-/*MT6177M*/
-/*MT6177M*/ /*------------------------------------------------------*/
-/*MT6177M*/ /*  GSM_ERR_DET_ID(Pin:31) has no dedicate output pin,  */
-/*MT6177M*/ /*  and it is mapped to bit "31" for SW control.        */
-/*MT6177M*/ /*  For accurate RF conflict detection, this value must */
-/*MT6177M*/ /*  set "31" and is unchangable.                        */
-/*MT6177M*/ /*------------------------------------------------------*/
-/*MT6177M*/ #define  PDATA_GSM_ERR_DET_SetDefault      (0x80000000)
-/*MT6177M*/
-/*MT6177M*/ #define  PDATA_GMSK_SetDefault              0x00000000
-/*MT6177M*/
-/*MT6177M*/ #define  PDATA_8PSK_SetDefault              0x00000000                                         
-/*MT6177M*/ #define  PDATA_GSM850_PR1_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PR2_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PR3_SetDefault       (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_GSM_PR1_SetDefault          (0x00001200           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PR2_SetDefault          (0x00001200           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PR3_SetDefault          (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_DCS_PR1_SetDefault          (0x00000020           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PR2_SetDefault          (0x00000020           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PR3_SetDefault          (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_PCS_PR1_SetDefault          (0x00002060           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PR2_SetDefault          (0x00002060           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PR3_SetDefault          (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_GSM850_PT1_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2B_SetDefault      (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT3_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT3A_SetDefault      (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_GSM850_PT2M1_G8_SetDefault  (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2M2_G8_SetDefault  (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2M1_8G_SetDefault  (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2M2_8G_SetDefault  (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2_SetDefault          (0x00001000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2B_SetDefault         (0x00001000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT3A_SetDefault         (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_GSM_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2B_SetDefault         (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT3A_SetDefault         (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_DCS_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2_SetDefault          (0x00002000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2B_SetDefault         (0x00002000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT3A_SetDefault         (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_PCS_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_INIT_SetDefault             (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_IDLE_SetDefault             (0x00000000                                        )
-/*MT6177M*/
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*//*   APC Compensate Thresholds                  */
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*/
-/*MT6177M*/ #define    BAT_VOLTAGE_SAMPLE_PERIOD_SECOND_SetDefault     180
-/*MT6177M*/ #define    BAT_VOLTAGE_SAMPLE_PERIOD_SetDefault            SECONDS2FRAME(BAT_VOLTAGE_SAMPLE_PERIOD_SECOND_SetDefault)
-/*MT6177M*/ #define    BAT_VOLTAGE_AVERAGE_COUNT_SetDefault            1
-/*MT6177M*/ #define    BAT_LOW_VOLTAGE_TRHESHOLD_SetDefault            (3.5)
-/*MT6177M*/ #define    BAT_HIGH_VOLTAGE_TRHESHOLD_SetDefault           (4.0)
-/*MT6177M*/ #define    BAT_LOW_VOLTAGE_SetDefault                      VOLT2UVOLT(BAT_LOW_VOLTAGE_TRHESHOLD_SetDefault)
-/*MT6177M*/ #define    BAT_HIGH_VOLTAGE_SetDefault                     VOLT2UVOLT(BAT_HIGH_VOLTAGE_TRHESHOLD_SetDefault)
-/*MT6177M*/
-/*MT6177M*/ #define    BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault 180
-/*MT6177M*/ #define    BAT_TEMPERATURE_SAMPLE_PERIOD_SetDefault        SECONDS2FRAME(BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault)
-/*MT6177M*/ #define    BAT_TEMPERATURE_AVERAGE_COUNT_SetDefault        1
-/*MT6177M*/ #define    BAT_LOW_TEMPERATURE_TRHESHOLD_SetDefault        (0)
-/*MT6177M*/ #define    BAT_HIGH_TEMPERATURE_TRHESHOLD_SetDefault       (50)
-/*MT6177M*/ #define    BAT_LOW_TEMPERATURE_SetDefault                  TEMP2MTEMP(BAT_LOW_TEMPERATURE_TRHESHOLD_SetDefault)
-/*MT6177M*/ #define    BAT_HIGH_TEMPERATURE_SetDefault                 TEMP2MTEMP(BAT_HIGH_TEMPERATURE_TRHESHOLD_SetDefault)
-/*MT6177M*/
-/*MT6177M*/ #define    RF_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault  1
-/*MT6177M*/ #define    RF_TEMPERATURE_SAMPLE_PERIOD_SetDefault         SECONDS2FRAME(RF_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault)
-/*MT6177M*/ #define    RF_TEMPERATURE_AVERAGE_COUNT_SetDefault         1
-/*MT6177M*/
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*//*   Voltage Compensate Parameter               */
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*/
-/*MT6177M*/ #define    MINUTES2FRAME_SetDefault(n)                     ((int)((n)*13000))
-/*MT6177M*/ #define    AP_UPDATE_VOLTINFO_PERIOD_SetDefault            MINUTES2FRAME_SetDefault(5)
-/*MT6177M*/
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*//*   Crystal parameter                          */
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*/ #define Custom_RF_XO_CapID_SetDefault   (145) /* RF SOP, Range:0~255 */
-/*MT6177M*/
-/*MT6177M*/ /**********************************************************/
-/*MT6177M*/ /*  Define your band mode selection on                    */
-/*MT6177M*/ /*  High Band and Low Band receivers                      */
-/*MT6177M*/ /**********************************************************/
-/*MT6177M*/ /*   Primarary Path                                       */
-/*MT6177M*/ /*    IORX_PRXa    a=1~10                                 */
-/*MT6177M*/ /*                                                        */
-/*MT6177M*/ /*   MMRF ELNA index                                      */
-/*MT6177M*/ /*    MML1_FE_ELNA_NONE                                   */
-/*MT6177M*/ /*    MML1_FE_ELNAb    b=1~12                             */
-/*MT6177M*/ /*                                                        */
-/*MT6177M*/ /*   Example 1: Primarary Path 10 + MMRF ELNA index 12    */
-/*MT6177M*/ /*    IORX_PRX10_MML1_FE_ELNA_NONE                          */
-/*MT6177M*/ /*                                                        */
-/*MT6177M*/ /*   Example 2: Primarary Path 5  + MMRF ELNA index NONE  */
-/*MT6177M*/ /*    IORX_PRX5    or                                     */
-/*MT6177M*/ /*    IORX_PRX5_MML1_FE_ELNA_NONE                         */
-/*MT6177M*/ /*                                                        */
-/*MT6177M*/ /**********************************************************/
-/*MT6177M*/
-/*MT6177M*/ #define GSM850_PATH_SEL_SetDefault IORX_PRX10
-/*MT6177M*/ #define GSM_PATH_SEL_SetDefault    IORX_PRX8    
-/*MT6177M*/ #define DCS_PATH_SEL_SetDefault    IORX_PRX7
-/*MT6177M*/ #define PCS_PATH_SEL_SetDefault    IORX_PRX7
-/*MT6177M*/
-/*MT6177M*//*======================================================================================== */
-/*MT6177M*/
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ /*   TX Power Control (TXPC) Support            */
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/
-/*MT6177M*/ #define IS_BSI_CLOSED_LOOP_TXPC_ON_SetDefault      0
-/*MT6177M*/
-/*MT6177M*/ #define TXPC_EPSK_TP_SLOPE_LB_SetDefault          ((24<<8)+23) /* Unit: degree/dB. Temperature increment that causes 1-dB EPSK TX power drop */
-/*MT6177M*/ #define TXPC_EPSK_TP_SLOPE_HB_SetDefault          ((23<<8)+23) /* Two slope method : [( temp<20:slpoe1)<<8 + (temp>=20:slpoe2)], slope must < 256 */
-/*MT6177M*/
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ /*   DCXO LPM parameter                         */
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ #define CUSTOM_CLOAD_FREQ_OFFSET_SetDefault   61557 /*in unit of Hz*/
-/*MT6177M*/
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ /*   TX power rollback parameter                */
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ /*Unit: 1/8 dB*/
-/*MT6177M*/ /*GSM850 GMSK*/
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_2T_GMSK_SetDefault      8
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_3T_GMSK_SetDefault     24
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_4T_GMSK_SetDefault     32
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_5T_GMSK_SetDefault     40
-/*MT6177M*/
-/*MT6177M*/ /*GSM GMSK*/
-/*MT6177M*/ #define GSM_TX_ROLLBACK_2T_GMSK_SetDefault         8
-/*MT6177M*/ #define GSM_TX_ROLLBACK_3T_GMSK_SetDefault        24
-/*MT6177M*/ #define GSM_TX_ROLLBACK_4T_GMSK_SetDefault        32
-/*MT6177M*/ #define GSM_TX_ROLLBACK_5T_GMSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*DCS GMSK*/
-/*MT6177M*/ #define DCS_TX_ROLLBACK_2T_GMSK_SetDefault         8
-/*MT6177M*/ #define DCS_TX_ROLLBACK_3T_GMSK_SetDefault        24
-/*MT6177M*/ #define DCS_TX_ROLLBACK_4T_GMSK_SetDefault        32
-/*MT6177M*/ #define DCS_TX_ROLLBACK_5T_GMSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*PCS GMSK*/
-/*MT6177M*/ #define PCS_TX_ROLLBACK_2T_GMSK_SetDefault         8
-/*MT6177M*/ #define PCS_TX_ROLLBACK_3T_GMSK_SetDefault        24
-/*MT6177M*/ #define PCS_TX_ROLLBACK_4T_GMSK_SetDefault        32
-/*MT6177M*/ #define PCS_TX_ROLLBACK_5T_GMSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*GSM850 EPSK*/
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_2T_EPSK_SetDefault      8
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_3T_EPSK_SetDefault     24
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_4T_EPSK_SetDefault     32
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_5T_EPSK_SetDefault     40
-/*MT6177M*/
-/*MT6177M*/ /*GSM EPSK*/
-/*MT6177M*/ #define GSM_TX_ROLLBACK_2T_EPSK_SetDefault         8
-/*MT6177M*/ #define GSM_TX_ROLLBACK_3T_EPSK_SetDefault        24
-/*MT6177M*/ #define GSM_TX_ROLLBACK_4T_EPSK_SetDefault        32
-/*MT6177M*/ #define GSM_TX_ROLLBACK_5T_EPSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*DCS EPSK*/
-/*MT6177M*/ #define DCS_TX_ROLLBACK_2T_EPSK_SetDefault         8
-/*MT6177M*/ #define DCS_TX_ROLLBACK_3T_EPSK_SetDefault        24
-/*MT6177M*/ #define DCS_TX_ROLLBACK_4T_EPSK_SetDefault        32
-/*MT6177M*/ #define DCS_TX_ROLLBACK_5T_EPSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*PCS EPSK*/
-/*MT6177M*/ #define PCS_TX_ROLLBACK_2T_EPSK_SetDefault         8
-/*MT6177M*/ #define PCS_TX_ROLLBACK_3T_EPSK_SetDefault        24
-/*MT6177M*/ #define PCS_TX_ROLLBACK_4T_EPSK_SetDefault        32
-/*MT6177M*/ #define PCS_TX_ROLLBACK_5T_EPSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*Enable ramping profile rollback to improve switching spectrum depending on PA*/
-/*MT6177M*/ #define IS_RAMPPROFILE_ROLLBACK_ENABLE_SetDefault  1
-/*MT6177M*/
-/*MT6177M*/ #if IS_RX_POWER_OFFSET_SUPPORT
-/*MT6177M*/ #define RPO_2G_ENABLE_SetDefault          0
-/*MT6177M*/ #define RPO_2G_META_ENABLE_SetDefault     0
-/*MT6177M*/ #endif/*IS_RX_POWER_OFFSET_SUPPORT*/
-#endif
+/*******************************************************************************
+*  Copyright Statement:
+*  --------------------
+*  This software is protected by Copyright and the information contained
+*  herein is confidential. The software may not be copied and the information
+*  contained herein may not be used or disclosed except with the written
+*  permission of MediaTek Inc. (C) 2001
+*
+*******************************************************************************/
+
+/*******************************************************************************
+ *
+ * Filename:
+ * ---------
+ *   l1d_custom_rf.h
+ *
+ * Project:
+ * --------
+ *   MT6177M
+ *
+ * Description:
+ * ------------
+ *   MT6177M 2G RF constance definition
+ *
+ * Author:
+ * -------
+ *
+ *
+ *==============================================================================
+ *******************************************************************************/
+
+#ifndef  _L1D_CUSTOM_RF_H_SetDefault_
+#define  _L1D_CUSTOM_RF_H_SetDefault_
+/* --------------------------------------------------------------------------- */
+#include "l1d_public.h"
+
+#if !defined(MT6177M_2G_RF)
+   #error "rf files mismatch with compile option!"
+#endif
+
+   #if IS_MIPI_SUPPORT
+#include "l1d_custom_mipi.h"
+   #endif
+
+/*--------------------------------------------------------*/
+/*   Event Timing Define                                  */
+/*--------------------------------------------------------*/
+/*MT6177M*/ #define  QB_SR1_SetDefault               160 //save time for TDD 
+/*MT6177M*/ #define  QB_SR2_SetDefault               53  //save time for TDD /* QB_SR2_SetDefault should be larger than 52 */
+/*MT6177M*/ #define  QB_SR2M_SetDefault              39
+/*MT6177M*/ #define  QB_SR3_SetDefault               2//5    /* SR3 should be larger than (QB_RX_FSYNC_2_FENA+2QB) */
+/*MT6177M*/ #define  QB_PR1_SetDefault               162 //save time for TDD /* QB_PR1>QB_SR0 to prevent RF conflict among 2/3G    */
+/*MT6177M*/ #define  QB_PR2_SetDefault               65
+/*MT6177M*/ #define  QB_PR3_SetDefault               7
+/*MT6177M*/ #define  QB_ST1_SetDefault               255
+/*MT6177M*/ #define  QB_ST2B_SetDefault              38   /* ST2B should be larger  than (QB_TX_FENA_2_FSYNC+8QB) */
+/*MT6177M*/ #define  QB_ST3_SetDefault               38   /* ST3  should be larger  than (QB_TX_FSYNC_2_FENA+7QB)*/
+/*MT6177M*/ #define  QB_PT1_SetDefault               257  /* QB_PT1>QB_ST1 to prevent RF conflict among 2/3G     */
+/*MT6177M*/ #define  QB_PT2_SetDefault               56
+/*MT6177M*/ #define  QB_PT2B_SetDefault              6
+/*MT6177M*/ #define  QB_PT3_SetDefault               30
+/*MT6177M*/ #define  QB_PT3A_SetDefault              40
+/*MT6177M*/ #define  QB_ST2M_G8_SetDefault           4
+/*MT6177M*/ #define  QB_ST2M_8G_SetDefault           4
+/*MT6177M*/ #define  QB_PT2M1_G8_SetDefault          -1
+/*MT6177M*/ #define  QB_PT2M2_G8_SetDefault          -3
+/*MT6177M*/ #define  QB_PT2M1_8G_SetDefault          10
+/*MT6177M*/ #define  QB_PT2M2_8G_SetDefault          4
+/*MT6177M*/
+/*MT6177M*/
+/*MT6177M*/ #define  QB_APCON_SetDefault             13 //OH:11
+/*MT6177M*/ #define  QB_APCMID_SetDefault            15 //OH:18
+/*MT6177M*/ #define  QB_APCOFF_SetDefault            12  //56: 6
+/*MT6177M*/ #define  QB_APCDACON_SetDefault          25 //0
+/*MT6177M*/ #define  TX_PROPAGATION_DELAY_SetDefault 50 //6169:47 / OH:46
+/*MT6177M*/
+/*MT6177M*/ /*--------------------------------------------------*/
+/*MT6177M*/ /*   define  BPI data for MT6290                    */
+/*MT6177M*/ /*--------------------------------------------------*/
+/*MT6177M*/ /*  PRCB : bit   pin                                */
+/*MT6177M*/ /*         16    ANTENNA_CONFLICT_2G                */
+/*MT6177M*/ /*         17    SPI_SWITCH_TO_2G                   */
+/*MT6177M*/ /*         18    GSM_ERR_DET_ID                     */
+/*MT6177M*/ /*         19    SP3T_V1 TXOUT_B2B39 TXOUT_B7B38    */
+/*MT6177M*/ /*         20    SP3T_V2 W_PA_B7_EN                 */
+/*MT6177M*/ /*         21    ASM_VCTRL_A Main_V1                */
+/*MT6177M*/ /*         22    ASM_VCTRL_B Main_V2                */
+/*MT6177M*/ /*         23    ASM_VCTRL_C Main_V3                */
+/*MT6177M*/ /*         24    WG_GGE_PA_ENABLE                   */
+/*MT6177M*/ /*         29    GSM_ERR_DET_ID(7206_ERR_DETECT_2G) */
+/*MT6177M*/ /*         30    GSM_ERR_DET_ID(OGT_ERR_DETECT_2G)  */
+/*MT6177M*/ /*--------------------------------------------------*/
+/*MT6177M*/
+/*MT6177M*/ /*------------------------------------------------------*/
+/*MT6177M*/ /*  GSM_ERR_DET_ID(Pin:31) has no dedicate output pin,  */
+/*MT6177M*/ /*  and it is mapped to bit "31" for SW control.        */
+/*MT6177M*/ /*  For accurate RF conflict detection, this value must */
+/*MT6177M*/ /*  set "31" and is unchangable.                        */
+/*MT6177M*/ /*------------------------------------------------------*/
+/*MT6177M*/ #define  PDATA_GSM_ERR_DET_SetDefault      (0x80000000)
+/*MT6177M*/
+/*MT6177M*/ #define  PDATA_GMSK_SetDefault              0x00000000
+/*MT6177M*/
+/*MT6177M*/ #define  PDATA_8PSK_SetDefault              0x00000000                                         
+/*MT6177M*/ #define  PDATA_GSM850_PR1_SetDefault       (0x00003000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PR2_SetDefault       (0x00003000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PR3_SetDefault       (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_GSM_PR1_SetDefault          (0x00001200           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PR2_SetDefault          (0x00001200           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PR3_SetDefault          (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_DCS_PR1_SetDefault          (0x00000020           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PR2_SetDefault          (0x00000020           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PR3_SetDefault          (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_PCS_PR1_SetDefault          (0x00002060           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PR2_SetDefault          (0x00002060           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PR3_SetDefault          (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_GSM850_PT1_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2_SetDefault       (0x00003000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2B_SetDefault      (0x00003000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT3_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT3A_SetDefault      (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_GSM850_PT2M1_G8_SetDefault  (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2M2_G8_SetDefault  (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2M1_8G_SetDefault  (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2M2_8G_SetDefault  (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2_SetDefault          (0x00001000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2B_SetDefault         (0x00001000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT3A_SetDefault         (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_GSM_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2B_SetDefault         (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT3A_SetDefault         (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_DCS_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2_SetDefault          (0x00002000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2B_SetDefault         (0x00002000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT3A_SetDefault         (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_PCS_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_INIT_SetDefault             (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_IDLE_SetDefault             (0x00000000                                        )
+/*MT6177M*/
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*//*   APC Compensate Thresholds                  */
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*/
+/*MT6177M*/ #define    BAT_VOLTAGE_SAMPLE_PERIOD_SECOND_SetDefault     180
+/*MT6177M*/ #define    BAT_VOLTAGE_SAMPLE_PERIOD_SetDefault            SECONDS2FRAME(BAT_VOLTAGE_SAMPLE_PERIOD_SECOND_SetDefault)
+/*MT6177M*/ #define    BAT_VOLTAGE_AVERAGE_COUNT_SetDefault            1
+/*MT6177M*/ #define    BAT_LOW_VOLTAGE_TRHESHOLD_SetDefault            (3.5)
+/*MT6177M*/ #define    BAT_HIGH_VOLTAGE_TRHESHOLD_SetDefault           (4.0)
+/*MT6177M*/ #define    BAT_LOW_VOLTAGE_SetDefault                      VOLT2UVOLT(BAT_LOW_VOLTAGE_TRHESHOLD_SetDefault)
+/*MT6177M*/ #define    BAT_HIGH_VOLTAGE_SetDefault                     VOLT2UVOLT(BAT_HIGH_VOLTAGE_TRHESHOLD_SetDefault)
+/*MT6177M*/
+/*MT6177M*/ #define    BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault 180
+/*MT6177M*/ #define    BAT_TEMPERATURE_SAMPLE_PERIOD_SetDefault        SECONDS2FRAME(BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault)
+/*MT6177M*/ #define    BAT_TEMPERATURE_AVERAGE_COUNT_SetDefault        1
+/*MT6177M*/ #define    BAT_LOW_TEMPERATURE_TRHESHOLD_SetDefault        (0)
+/*MT6177M*/ #define    BAT_HIGH_TEMPERATURE_TRHESHOLD_SetDefault       (50)
+/*MT6177M*/ #define    BAT_LOW_TEMPERATURE_SetDefault                  TEMP2MTEMP(BAT_LOW_TEMPERATURE_TRHESHOLD_SetDefault)
+/*MT6177M*/ #define    BAT_HIGH_TEMPERATURE_SetDefault                 TEMP2MTEMP(BAT_HIGH_TEMPERATURE_TRHESHOLD_SetDefault)
+/*MT6177M*/
+/*MT6177M*/ #define    RF_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault  1
+/*MT6177M*/ #define    RF_TEMPERATURE_SAMPLE_PERIOD_SetDefault         SECONDS2FRAME(RF_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault)
+/*MT6177M*/ #define    RF_TEMPERATURE_AVERAGE_COUNT_SetDefault         1
+/*MT6177M*/
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*//*   Voltage Compensate Parameter               */
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*/
+/*MT6177M*/ #define    MINUTES2FRAME_SetDefault(n)                     ((int)((n)*13000))
+/*MT6177M*/ #define    AP_UPDATE_VOLTINFO_PERIOD_SetDefault            MINUTES2FRAME_SetDefault(5)
+/*MT6177M*/
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*//*   Crystal parameter                          */
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*/ #define Custom_RF_XO_CapID_SetDefault   (145) /* RF SOP, Range:0~255 */
+/*MT6177M*/
+/*MT6177M*/ /**********************************************************/
+/*MT6177M*/ /*  Define your band mode selection on                    */
+/*MT6177M*/ /*  High Band and Low Band receivers                      */
+/*MT6177M*/ /**********************************************************/
+/*MT6177M*/ /*   Primarary Path                                       */
+/*MT6177M*/ /*    IORX_PRXa    a=1~10                                 */
+/*MT6177M*/ /*                                                        */
+/*MT6177M*/ /*   MMRF ELNA index                                      */
+/*MT6177M*/ /*    MML1_FE_ELNA_NONE                                   */
+/*MT6177M*/ /*    MML1_FE_ELNAb    b=1~12                             */
+/*MT6177M*/ /*                                                        */
+/*MT6177M*/ /*   Example 1: Primarary Path 10 + MMRF ELNA index 12    */
+/*MT6177M*/ /*    IORX_PRX10_MML1_FE_ELNA_NONE                          */
+/*MT6177M*/ /*                                                        */
+/*MT6177M*/ /*   Example 2: Primarary Path 5  + MMRF ELNA index NONE  */
+/*MT6177M*/ /*    IORX_PRX5    or                                     */
+/*MT6177M*/ /*    IORX_PRX5_MML1_FE_ELNA_NONE                         */
+/*MT6177M*/ /*                                                        */
+/*MT6177M*/ /**********************************************************/
+/*MT6177M*/
+/*MT6177M*/ #define GSM850_PATH_SEL_SetDefault IORX_PRX10
+/*MT6177M*/ #define GSM_PATH_SEL_SetDefault    IORX_PRX8    
+/*MT6177M*/ #define DCS_PATH_SEL_SetDefault    IORX_PRX7
+/*MT6177M*/ #define PCS_PATH_SEL_SetDefault    IORX_PRX7
+/*MT6177M*/
+/*MT6177M*//*======================================================================================== */
+/*MT6177M*/
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ /*   TX Power Control (TXPC) Support            */
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/
+/*MT6177M*/ #define IS_BSI_CLOSED_LOOP_TXPC_ON_SetDefault      0
+/*MT6177M*/
+/*MT6177M*/ #define TXPC_EPSK_TP_SLOPE_LB_SetDefault          ((24<<8)+23) /* Unit: degree/dB. Temperature increment that causes 1-dB EPSK TX power drop */
+/*MT6177M*/ #define TXPC_EPSK_TP_SLOPE_HB_SetDefault          ((23<<8)+23) /* Two slope method : [( temp<20:slpoe1)<<8 + (temp>=20:slpoe2)], slope must < 256 */
+/*MT6177M*/
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ /*   DCXO LPM parameter                         */
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ #define CUSTOM_CLOAD_FREQ_OFFSET_SetDefault   61557 /*in unit of Hz*/
+/*MT6177M*/
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ /*   TX power rollback parameter                */
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ /*Unit: 1/8 dB*/
+/*MT6177M*/ /*GSM850 GMSK*/
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_2T_GMSK_SetDefault      8
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_3T_GMSK_SetDefault     24
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_4T_GMSK_SetDefault     32
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_5T_GMSK_SetDefault     40
+/*MT6177M*/
+/*MT6177M*/ /*GSM GMSK*/
+/*MT6177M*/ #define GSM_TX_ROLLBACK_2T_GMSK_SetDefault         8
+/*MT6177M*/ #define GSM_TX_ROLLBACK_3T_GMSK_SetDefault        24
+/*MT6177M*/ #define GSM_TX_ROLLBACK_4T_GMSK_SetDefault        32
+/*MT6177M*/ #define GSM_TX_ROLLBACK_5T_GMSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*DCS GMSK*/
+/*MT6177M*/ #define DCS_TX_ROLLBACK_2T_GMSK_SetDefault         8
+/*MT6177M*/ #define DCS_TX_ROLLBACK_3T_GMSK_SetDefault        24
+/*MT6177M*/ #define DCS_TX_ROLLBACK_4T_GMSK_SetDefault        32
+/*MT6177M*/ #define DCS_TX_ROLLBACK_5T_GMSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*PCS GMSK*/
+/*MT6177M*/ #define PCS_TX_ROLLBACK_2T_GMSK_SetDefault         8
+/*MT6177M*/ #define PCS_TX_ROLLBACK_3T_GMSK_SetDefault        24
+/*MT6177M*/ #define PCS_TX_ROLLBACK_4T_GMSK_SetDefault        32
+/*MT6177M*/ #define PCS_TX_ROLLBACK_5T_GMSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*GSM850 EPSK*/
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_2T_EPSK_SetDefault      8
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_3T_EPSK_SetDefault     24
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_4T_EPSK_SetDefault     32
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_5T_EPSK_SetDefault     40
+/*MT6177M*/
+/*MT6177M*/ /*GSM EPSK*/
+/*MT6177M*/ #define GSM_TX_ROLLBACK_2T_EPSK_SetDefault         8
+/*MT6177M*/ #define GSM_TX_ROLLBACK_3T_EPSK_SetDefault        24
+/*MT6177M*/ #define GSM_TX_ROLLBACK_4T_EPSK_SetDefault        32
+/*MT6177M*/ #define GSM_TX_ROLLBACK_5T_EPSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*DCS EPSK*/
+/*MT6177M*/ #define DCS_TX_ROLLBACK_2T_EPSK_SetDefault         8
+/*MT6177M*/ #define DCS_TX_ROLLBACK_3T_EPSK_SetDefault        24
+/*MT6177M*/ #define DCS_TX_ROLLBACK_4T_EPSK_SetDefault        32
+/*MT6177M*/ #define DCS_TX_ROLLBACK_5T_EPSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*PCS EPSK*/
+/*MT6177M*/ #define PCS_TX_ROLLBACK_2T_EPSK_SetDefault         8
+/*MT6177M*/ #define PCS_TX_ROLLBACK_3T_EPSK_SetDefault        24
+/*MT6177M*/ #define PCS_TX_ROLLBACK_4T_EPSK_SetDefault        32
+/*MT6177M*/ #define PCS_TX_ROLLBACK_5T_EPSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*Enable ramping profile rollback to improve switching spectrum depending on PA*/
+/*MT6177M*/ #define IS_RAMPPROFILE_ROLLBACK_ENABLE_SetDefault  1
+/*MT6177M*/
+/*MT6177M*/ #if IS_RX_POWER_OFFSET_SUPPORT
+/*MT6177M*/ #define RPO_2G_ENABLE_SetDefault          0
+/*MT6177M*/ #define RPO_2G_META_ENABLE_SetDefault     0
+/*MT6177M*/ #endif/*IS_RX_POWER_OFFSET_SUPPORT*/
+#endif
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/common/ps/customer_at_command.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/common/ps/customer_at_command.c	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/common/ps/customer_at_command.c	(revision 12507)
@@ -428,7 +428,6 @@
     kal_uint16 length;
     kal_uint16 i;
     custom_cmdLine command_line;
-
     cmd_name = buffer;
 
     length = strlen(full_cmd_string);
@@ -441,8 +440,9 @@
         cmd_name[index] = full_cmd_string[index] ;
         index ++;
     }
+
     cmd_name[index] = '\0' ;    
-    
+
     for (i = 0 ; custom_cmd_table[i].commandString != NULL; i++ )
     {
         cmdString = custom_cmd_table[i].commandString;
@@ -469,7 +469,7 @@
 	
     /* just a very basic example : customer can implement their own */
     cmd_name += 3;
-    if (strcmp(cmd_name, "EXAMPLE") == 0)
+    if (strcmp(cmd_name, "CEMODE") == 0)
     {		
         /* BEGIN: do the following parsing and correspondent action */
         /*  												    */
@@ -478,11 +478,13 @@
         /* END: do the following parsing and correspondent action    */
 
         /* generate final result code: "OK" or "ERROR" */
+	  #if 0
         if(KAL_TRUE)    // if operation is success
         {
             rmmi_result_code_fmttr(CUSTOM_RCODE_OK, 0);
         }
         else if (KAL_FALSE) // if operation is fail
+	  #endif
         {
             rmmi_result_code_fmttr(CUSTOM_RCODE_ERROR, 0xffff);
         }
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant_reorg.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant_reorg.h	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant_reorg.h	(revision 12507)
@@ -151,14 +151,6 @@
 #define LTE_Band17_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
 #define LTE_Band17_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
 
-/* -----------------------  LTE_Band20  ---------------------------*/
-#define LTE_Band20_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-#define LTE_Band20_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-
 /* -----------------------  LTE_Band28  ---------------------------*/
 #define LTE_Band28_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
 #define LTE_Band28_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
@@ -167,46 +159,6 @@
 #define LTE_Band28_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
 #define LTE_Band28_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
 
-/* -----------------------  LTE_Band34  ---------------------------*/
-#define LTE_Band34_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-#define LTE_Band34_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-
-/* -----------------------  LTE_Band38  ---------------------------*/
-#define LTE_Band38_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-#define LTE_Band38_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-
-/* -----------------------  LTE_Band39  ---------------------------*/
-#define LTE_Band39_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-#define LTE_Band39_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-
-/* -----------------------  LTE_Band40  ---------------------------*/
-#define LTE_Band40_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-#define LTE_Band40_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-
-/* -----------------------  LTE_Band41  ---------------------------*/
-#define LTE_Band41_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-#define LTE_Band41_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
-
 //* ------------- SINGLE SPLT BAND_ANT_SetDefault Start ----------------*/
 
 
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf.h	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf.h	(revision 12507)
@@ -80,13 +80,13 @@
 #define  BAND_INDICATOR7_SetDefault              LTE_Band12
 #define  BAND_INDICATOR8_SetDefault              LTE_Band13
 #define  BAND_INDICATOR9_SetDefault              LTE_Band17
-#define  BAND_INDICATOR10_SetDefault             LTE_Band20
-#define  BAND_INDICATOR11_SetDefault             LTE_Band28
-#define  BAND_INDICATOR12_SetDefault             LTE_Band34
-#define  BAND_INDICATOR13_SetDefault             LTE_Band38
-#define  BAND_INDICATOR14_SetDefault             LTE_Band39
-#define  BAND_INDICATOR15_SetDefault             LTE_Band40
-#define  BAND_INDICATOR16_SetDefault             LTE_Band41
+#define  BAND_INDICATOR10_SetDefault             LTE_Band28
+#define  BAND_INDICATOR11_SetDefault             LTE_BandNone
+#define  BAND_INDICATOR12_SetDefault             LTE_BandNone
+#define  BAND_INDICATOR13_SetDefault             LTE_BandNone
+#define  BAND_INDICATOR14_SetDefault             LTE_BandNone
+#define  BAND_INDICATOR15_SetDefault             LTE_BandNone
+#define  BAND_INDICATOR16_SetDefault             LTE_BandNone
 #define  BAND_INDICATOR17_SetDefault             LTE_BandNone
 #define  BAND_INDICATOR18_SetDefault             LTE_BandNone
 #define  BAND_INDICATOR19_SetDefault             LTE_BandNone
@@ -110,12 +110,12 @@
 #define  BAND_INDICATOR8_SUPPORT_SetDefault                SW_CAPABILITY_SUPPORT
 #define  BAND_INDICATOR9_SUPPORT_SetDefault                SW_CAPABILITY_SUPPORT
 #define  BAND_INDICATOR10_SUPPORT_SetDefault               SW_CAPABILITY_SUPPORT
-#define  BAND_INDICATOR11_SUPPORT_SetDefault               SW_CAPABILITY_SUPPORT
-#define  BAND_INDICATOR12_SUPPORT_SetDefault               SW_CAPABILITY_SUPPORT
-#define  BAND_INDICATOR13_SUPPORT_SetDefault               SW_CAPABILITY_SUPPORT
-#define  BAND_INDICATOR14_SUPPORT_SetDefault               SW_CAPABILITY_SUPPORT
-#define  BAND_INDICATOR15_SUPPORT_SetDefault               SW_CAPABILITY_SUPPORT
-#define  BAND_INDICATOR16_SUPPORT_SetDefault               SW_CAPABILITY_SUPPORT
+#define  BAND_INDICATOR11_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
+#define  BAND_INDICATOR12_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
+#define  BAND_INDICATOR13_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
+#define  BAND_INDICATOR14_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
+#define  BAND_INDICATOR15_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
+#define  BAND_INDICATOR16_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
 #define  BAND_INDICATOR17_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
 #define  BAND_INDICATOR18_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
 #define  BAND_INDICATOR19_SUPPORT_SetDefault               SW_CAPABILITY_NOT_SUPPORT
@@ -137,13 +137,7 @@
 #define  LTE_Band12_RX_IO_SEL_SetDefault                   RX_IO_PRX5
 #define  LTE_Band13_RX_IO_SEL_SetDefault                   RX_IO_PRX8
 #define  LTE_Band17_RX_IO_SEL_SetDefault                   RX_IO_PRX5
-#define  LTE_Band20_RX_IO_SEL_SetDefault                   RX_IO_PRX8
 #define  LTE_Band28_RX_IO_SEL_SetDefault                   RX_IO_PRX1
-#define  LTE_Band34_RX_IO_SEL_SetDefault                   RX_IO_PRX9
-#define  LTE_Band38_RX_IO_SEL_SetDefault                   RX_IO_PRX4
-#define  LTE_Band39_RX_IO_SEL_SetDefault                   RX_IO_PRX9
-#define  LTE_Band40_RX_IO_SEL_SetDefault                   RX_IO_PRX4
-#define  LTE_Band41_RX_IO_SEL_SetDefault                   RX_IO_PRX4
 
 /*------------------------------------------------------*/
 /*  RXD_IO_SEL Definition                               */
@@ -158,55 +152,37 @@
 #define  LTE_Band12_RXD_IO_SEL_SetDefault                  RX_IO_DRX10
 #define  LTE_Band13_RXD_IO_SEL_SetDefault                  RX_IO_DRX3
 #define  LTE_Band17_RXD_IO_SEL_SetDefault                  RX_IO_DRX10
-#define  LTE_Band20_RXD_IO_SEL_SetDefault                  RX_IO_DRX3
 #define  LTE_Band28_RXD_IO_SEL_SetDefault                  RX_IO_DRX6
-#define  LTE_Band34_RXD_IO_SEL_SetDefault                  RX_IO_DRX7
-#define  LTE_Band38_RXD_IO_SEL_SetDefault                  RX_IO_DRX10
-#define  LTE_Band39_RXD_IO_SEL_SetDefault                  RX_IO_DRX7
-#define  LTE_Band40_RXD_IO_SEL_SetDefault                  RX_IO_DRX2
-#define  LTE_Band41_RXD_IO_SEL_SetDefault                  RX_IO_DRX10
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PR1 Setting                               */
 /*------------------------------------------------------*/
 #define  PDATA_LTE_Band1_PR1_SetDefault                    0x00002007
-#define  PDATA_LTE_Band2_PR1_SetDefault                    0x00000065
+#define  PDATA_LTE_Band2_PR1_SetDefault                    0x00002065
 #define  PDATA_LTE_Band3_PR1_SetDefault                    0x00000026
 #define  PDATA_LTE_Band4_PR1_SetDefault                    0x00000007
-#define  PDATA_LTE_Band5_PR1_SetDefault                    0x00000011
+#define  PDATA_LTE_Band5_PR1_SetDefault                    0x00003011
 #define  PDATA_LTE_Band7_PR1_SetDefault                    0x00000000
 #define  PDATA_LTE_Band8_PR1_SetDefault                    0x00009399
 #define  PDATA_LTE_Band12_PR1_SetDefault                   0x00004003
 #define  PDATA_LTE_Band13_PR1_SetDefault                   0x00004684
 #define  PDATA_LTE_Band17_PR1_SetDefault                   0x00004003
-#define  PDATA_LTE_Band20_PR1_SetDefault                   0x00000684
-#define  PDATA_LTE_Band28_PR1_SetDefault                   0x0000F009
-#define  PDATA_LTE_Band34_PR1_SetDefault                   0x00000002
-#define  PDATA_LTE_Band38_PR1_SetDefault                   0x00000003
-#define  PDATA_LTE_Band39_PR1_SetDefault                   0x00000002
-#define  PDATA_LTE_Band40_PR1_SetDefault                   0x00000005
-#define  PDATA_LTE_Band41_PR1_SetDefault                   0x00000003
+#define  PDATA_LTE_Band28_PR1_SetDefault                   0x0000C009
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PR2 Setting                               */
 /*------------------------------------------------------*/
 #define  PDATA_LTE_Band1_PR2_SetDefault                    0x00002007
-#define  PDATA_LTE_Band2_PR2_SetDefault                    0x00000065
+#define  PDATA_LTE_Band2_PR2_SetDefault                    0x00002065
 #define  PDATA_LTE_Band3_PR2_SetDefault                    0x00000026
 #define  PDATA_LTE_Band4_PR2_SetDefault                    0x00000007
-#define  PDATA_LTE_Band5_PR2_SetDefault                    0x00000011
+#define  PDATA_LTE_Band5_PR2_SetDefault                    0x00003011
 #define  PDATA_LTE_Band7_PR2_SetDefault                    0x00000000
 #define  PDATA_LTE_Band8_PR2_SetDefault                    0x00009399
 #define  PDATA_LTE_Band12_PR2_SetDefault                   0x00004003
 #define  PDATA_LTE_Band13_PR2_SetDefault                   0x00004684
 #define  PDATA_LTE_Band17_PR2_SetDefault                   0x00004003
-#define  PDATA_LTE_Band20_PR2_SetDefault                   0x00000684
-#define  PDATA_LTE_Band28_PR2_SetDefault                   0x0000F009
-#define  PDATA_LTE_Band34_PR2_SetDefault                   0x00000002
-#define  PDATA_LTE_Band38_PR2_SetDefault                   0x00000003
-#define  PDATA_LTE_Band39_PR2_SetDefault                   0x00000002
-#define  PDATA_LTE_Band40_PR2_SetDefault                   0x00000005
-#define  PDATA_LTE_Band41_PR2_SetDefault                   0x00000003
+#define  PDATA_LTE_Band28_PR2_SetDefault                   0x0000C009
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PR3 Setting                               */
@@ -221,13 +197,7 @@
 #define  PDATA_LTE_Band12_PR3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band13_PR3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band17_PR3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band20_PR3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band28_PR3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band34_PR3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band38_PR3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band39_PR3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band40_PR3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band41_PR3_SetDefault                   LTE_PDATA_OFF
 
 /*------------------------------------------------------*/
 /*  RX_eLNAIDX Definition                               */
@@ -242,13 +212,7 @@
 #define  LTE_Band12_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
 #define  LTE_Band13_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
 #define  LTE_Band17_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
-#define  LTE_Band20_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
 #define  LTE_Band28_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
-#define  LTE_Band34_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
-#define  LTE_Band38_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
-#define  LTE_Band39_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
-#define  LTE_Band40_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
-#define  LTE_Band41_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
 
 /*------------------------------------------------------*/
 /*  RXD_eLNAIDX Definition                               */
@@ -263,13 +227,7 @@
 #define  LTE_Band12_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
 #define  LTE_Band13_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
 #define  LTE_Band17_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
-#define  LTE_Band20_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
 #define  LTE_Band28_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
-#define  LTE_Band34_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
-#define  LTE_Band38_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
-#define  LTE_Band39_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
-#define  LTE_Band40_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
-#define  LTE_Band41_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
 
 /*------------------------------------------------------*/
 /*  CCA_Support Definition                               */
@@ -312,55 +270,37 @@
 #define  LTE_Band12_TX_IO_SEL_SetDefault                   TX_IO_LB2
 #define  LTE_Band13_TX_IO_SEL_SetDefault                   TX_IO_LB2
 #define  LTE_Band17_TX_IO_SEL_SetDefault                   TX_IO_LB2
-#define  LTE_Band20_TX_IO_SEL_SetDefault                   TX_IO_LB2
 #define  LTE_Band28_TX_IO_SEL_SetDefault                   TX_IO_LB2
-#define  LTE_Band34_TX_IO_SEL_SetDefault                   TX_IO_MB2
-#define  LTE_Band38_TX_IO_SEL_SetDefault                   TX_IO_HB1
-#define  LTE_Band39_TX_IO_SEL_SetDefault                   TX_IO_MB2
-#define  LTE_Band40_TX_IO_SEL_SetDefault                   TX_IO_HB1
-#define  LTE_Band41_TX_IO_SEL_SetDefault                   TX_IO_HB1
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PT1 Setting                               */
 /*------------------------------------------------------*/
 #define  PDATA_LTE_Band1_PT1_SetDefault                    0x00002007
-#define  PDATA_LTE_Band2_PT1_SetDefault                    0x00000065
+#define  PDATA_LTE_Band2_PT1_SetDefault                    0x00002065
 #define  PDATA_LTE_Band3_PT1_SetDefault                    0x00000026
 #define  PDATA_LTE_Band4_PT1_SetDefault                    0x00000007
-#define  PDATA_LTE_Band5_PT1_SetDefault                    0x00000011
+#define  PDATA_LTE_Band5_PT1_SetDefault                    0x00003011
 #define  PDATA_LTE_Band7_PT1_SetDefault                    0x00000000
 #define  PDATA_LTE_Band8_PT1_SetDefault                    0x00009399
 #define  PDATA_LTE_Band12_PT1_SetDefault                   0x00004003
 #define  PDATA_LTE_Band13_PT1_SetDefault                   0x00004684
 #define  PDATA_LTE_Band17_PT1_SetDefault                   0x00004003
-#define  PDATA_LTE_Band20_PT1_SetDefault                   0x00000684
-#define  PDATA_LTE_Band28_PT1_SetDefault                   0x0000F009
-#define  PDATA_LTE_Band34_PT1_SetDefault                   0x00000002
-#define  PDATA_LTE_Band38_PT1_SetDefault                   0x00000003
-#define  PDATA_LTE_Band39_PT1_SetDefault                   0x00002002
-#define  PDATA_LTE_Band40_PT1_SetDefault                   0x00000005
-#define  PDATA_LTE_Band41_PT1_SetDefault                   0x00000003
+#define  PDATA_LTE_Band28_PT1_SetDefault                   0x0000C009
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PT2 Setting                               */
 /*------------------------------------------------------*/
 #define  PDATA_LTE_Band1_PT2_SetDefault                    0x00002007
-#define  PDATA_LTE_Band2_PT2_SetDefault                    0x00000065
+#define  PDATA_LTE_Band2_PT2_SetDefault                    0x00002065
 #define  PDATA_LTE_Band3_PT2_SetDefault                    0x00000026
 #define  PDATA_LTE_Band4_PT2_SetDefault                    0x00000007
-#define  PDATA_LTE_Band5_PT2_SetDefault                    0x00000011
+#define  PDATA_LTE_Band5_PT2_SetDefault                    0x00003011
 #define  PDATA_LTE_Band7_PT2_SetDefault                    0x00000000
 #define  PDATA_LTE_Band8_PT2_SetDefault                    0x00009399
 #define  PDATA_LTE_Band12_PT2_SetDefault                   0x00004003
 #define  PDATA_LTE_Band13_PT2_SetDefault                   0x00004684
 #define  PDATA_LTE_Band17_PT2_SetDefault                   0x00004003
-#define  PDATA_LTE_Band20_PT2_SetDefault                   0x00000684
-#define  PDATA_LTE_Band28_PT2_SetDefault                   0x0000F009
-#define  PDATA_LTE_Band34_PT2_SetDefault                   0x00000002
-#define  PDATA_LTE_Band38_PT2_SetDefault                   0x00000003
-#define  PDATA_LTE_Band39_PT2_SetDefault                   0x00002002
-#define  PDATA_LTE_Band40_PT2_SetDefault                   0x00000005
-#define  PDATA_LTE_Band41_PT2_SetDefault                   0x00000003
+#define  PDATA_LTE_Band28_PT2_SetDefault                   0x0000C009
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PT3 Setting                               */
@@ -375,13 +315,7 @@
 #define  PDATA_LTE_Band12_PT3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band13_PT3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band17_PT3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band20_PT3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band28_PT3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band34_PT3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band38_PT3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band39_PT3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band40_PT3_SetDefault                   LTE_PDATA_OFF
-#define  PDATA_LTE_Band41_PT3_SetDefault                   LTE_PDATA_OFF
 
 /*------------------------------------------------------*/
 /*  LTE VM0 Setting                                     */
@@ -396,13 +330,7 @@
 #define  PDATA_LTE_Band12_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band13_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band17_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band20_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band28_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band34_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band38_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band39_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band40_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band41_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
 
 /*------------------------------------------------------*/
 /*  LTE VM1 Setting                                     */
@@ -417,13 +345,7 @@
 #define  PDATA_LTE_Band12_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band13_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band17_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band20_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band28_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band34_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band38_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band39_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band40_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
-#define  PDATA_LTE_Band41_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
 
 
 /*--------------------------------------------------------------------------------------------------------------------*/
@@ -513,16 +435,16 @@
 /*-------------------------*/
 /* LTE_Band28-Part1 Split Band Settings */
 /*-------------------------*/
-#define  LTE_Band28_Part1_RX_TBL_IDX_SetDefault            TBL_IDX11
-#define  LTE_Band28_Part1_TX_TBL_IDX_SetDefault            TBL_IDX11
+#define  LTE_Band28_Part1_RX_TBL_IDX_SetDefault            TBL_IDX10
+#define  LTE_Band28_Part1_TX_TBL_IDX_SetDefault            TBL_IDX10
 #define  LTE_Band28_Part1_RX_IO_SEL_SetDefault             RX_IO_PRX1
 #define  LTE_Band28_Part1_RXD_IO_SEL_SetDefault            RX_IO_DRX6
 #define  LTE_Band28_Part1_TX_IO_SEL_SetDefault             TX_IO_LB2
-#define  PDATA_LTE_Band28_Part1_PR1_SetDefault             0x00000009
-#define  PDATA_LTE_Band28_Part1_PR2_SetDefault             0x00000009
+#define  PDATA_LTE_Band28_Part1_PR1_SetDefault             0x0000C009
+#define  PDATA_LTE_Band28_Part1_PR2_SetDefault             0x0000C009
 #define  PDATA_LTE_Band28_Part1_PR3_SetDefault             LTE_PDATA_OFF
-#define  PDATA_LTE_Band28_Part1_PT1_SetDefault             0x00000009
-#define  PDATA_LTE_Band28_Part1_PT2_SetDefault             0x00000009
+#define  PDATA_LTE_Band28_Part1_PT1_SetDefault             0x0000C009
+#define  PDATA_LTE_Band28_Part1_PT2_SetDefault             0x0000C009
 #define  PDATA_LTE_Band28_Part1_PT3_SetDefault             LTE_PDATA_OFF
 /*-------------------------*/
 /* LTE_Band28-Part2 Split Band Settings */
@@ -532,11 +454,11 @@
 #define  LTE_Band28_Part2_RX_IO_SEL_SetDefault             RX_IO_PRX1
 #define  LTE_Band28_Part2_RXD_IO_SEL_SetDefault            RX_IO_DRX6
 #define  LTE_Band28_Part2_TX_IO_SEL_SetDefault             TX_IO_LB2
-#define  PDATA_LTE_Band28_Part2_PR1_SetDefault             0x0000F809
-#define  PDATA_LTE_Band28_Part2_PR2_SetDefault             0x0000F809
+#define  PDATA_LTE_Band28_Part2_PR1_SetDefault             0x0000C809
+#define  PDATA_LTE_Band28_Part2_PR2_SetDefault             0x0000C809
 #define  PDATA_LTE_Band28_Part2_PR3_SetDefault             LTE_PDATA_OFF
-#define  PDATA_LTE_Band28_Part2_PT1_SetDefault             0x0000F809
-#define  PDATA_LTE_Band28_Part2_PT2_SetDefault             0x0000F809
+#define  PDATA_LTE_Band28_Part2_PT1_SetDefault             0x0000C809
+#define  PDATA_LTE_Band28_Part2_PT2_SetDefault             0x0000C809
 #define  PDATA_LTE_Band28_Part2_PT3_SetDefault             LTE_PDATA_OFF
 #define  PDATA_LTE_Band28_Part2_VM0_SetDefault             {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band28_Part2_VM1_SetDefault             {0,0,0,0,0,0,0,0}
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant.h	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant.h	(revision 12507)
@@ -114,27 +114,9 @@
 //* ------------- ANT TUNNER PDATA_LTE_Band17 Start --------------------*/
 #define  PDATA_LTE_Band17_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_3_SetDefault
 #define  PDATA_LTE_Band17_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_3_SetDefault
-//* ------------- ANT TUNNER PDATA_LTE_Band20 Start --------------------*/
-#define  PDATA_LTE_Band20_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
-#define  PDATA_LTE_Band20_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
 //* ------------- ANT TUNNER PDATA_LTE_Band28 Start --------------------*/
-#define  PDATA_LTE_Band28_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_3_SetDefault
-#define  PDATA_LTE_Band28_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_3_SetDefault
-//* ------------- ANT TUNNER PDATA_LTE_Band34 Start --------------------*/
-#define  PDATA_LTE_Band34_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_4_SetDefault
-#define  PDATA_LTE_Band34_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_4_SetDefault
-//* ------------- ANT TUNNER PDATA_LTE_Band38 Start --------------------*/
-#define  PDATA_LTE_Band38_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
-#define  PDATA_LTE_Band38_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
-//* ------------- ANT TUNNER PDATA_LTE_Band39 Start --------------------*/
-#define  PDATA_LTE_Band39_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_1_SetDefault
-#define  PDATA_LTE_Band39_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_1_SetDefault
-//* ------------- ANT TUNNER PDATA_LTE_Band40 Start --------------------*/
-#define  PDATA_LTE_Band40_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
-#define  PDATA_LTE_Band40_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
-//* ------------- ANT TUNNER PDATA_LTE_Band41 Start --------------------*/
-#define  PDATA_LTE_Band41_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_1_SetDefault
-#define  PDATA_LTE_Band41_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_1_SetDefault
+#define  PDATA_LTE_Band28_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
+#define  PDATA_LTE_Band28_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
 
 
 
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/Tool_Gen93_MT6739_LTE_MT6177M.xlsm
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dpd.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dpd.c	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dpd.c	(revision 12507)
@@ -259,20 +259,6 @@
 };
 
 
-/* LTE_Band20..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band20_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
 /* LTE_Band28..............................................................*/
 const LTE_DPD_COMMON_CTRL_T LTE_Band28_DPD_FacCommonData_SetDefault =
 {
@@ -287,76 +273,6 @@
 };
 
 
-/* LTE_Band34..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band34_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
-/* LTE_Band38..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band38_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
-/* LTE_Band39..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band39_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
-/* LTE_Band40..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band40_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
-/* LTE_Band41..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band41_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
 /* LTE_Route25..............................................................*/
 const LTE_DPD_COMMON_CTRL_T LTE_Route25_DPD_FacCommonData_SetDefault =
 {
@@ -693,20 +609,6 @@
 };
 
 
-/* LTE_Band20..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band20_CCA_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
 /* LTE_Band28..............................................................*/
 const LTE_DPD_COMMON_CTRL_T LTE_Band28_CCA_DPD_FacCommonData_SetDefault =
 {
@@ -721,76 +623,6 @@
 };
 
 
-/* LTE_Band34..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band34_CCA_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
-/* LTE_Band38..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band38_CCA_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
-/* LTE_Band39..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band39_CCA_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
-/* LTE_Band40..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band40_CCA_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
-/* LTE_Band41..............................................................*/
-const LTE_DPD_COMMON_CTRL_T LTE_Band41_CCA_DPD_FacCommonData_SetDefault =
-{
-   /*DPD Normal Mode enable Flag*/
-   DPD_ENABLE,
-   /* DPD power backoff, value from custom file */
-   {
-      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
-   },
-   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
-   {0,0,0,0,0,0},
-};
-
-
 /* LTE_Route25..............................................................*/
 const LTE_DPD_COMMON_CTRL_T LTE_Route25_CCA_DPD_FacCommonData_SetDefault =
 {
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dat.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dat.h	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dat.h	(revision 12507)
@@ -411,40 +411,6 @@
 #define LTE_Band17_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
 #define LTE_Band17_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
 
-//* ---------------- LTE_Band20 DAT Setting -----------------*/
-/*------------------------  STATE0  ------------------------*/
-#define LTE_Band20_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE1  ------------------------*/
-#define LTE_Band20_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE2  ------------------------*/
-#define LTE_Band20_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE3  ------------------------*/
-#define LTE_Band20_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE4  ------------------------*/
-#define LTE_Band20_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE5  ------------------------*/
-#define LTE_Band20_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE6  ------------------------*/
-#define LTE_Band20_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE7  ------------------------*/
-#define LTE_Band20_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band20_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band20_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-
 //* ---------------- LTE_Band28 DAT Setting -----------------*/
 /*------------------------  STATE0  ------------------------*/
 #define LTE_Band28_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
@@ -479,176 +445,6 @@
 #define LTE_Band28_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
 #define LTE_Band28_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
 
-//* ---------------- LTE_Band34 DAT Setting -----------------*/
-/*------------------------  STATE0  ------------------------*/
-#define LTE_Band34_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE1  ------------------------*/
-#define LTE_Band34_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE2  ------------------------*/
-#define LTE_Band34_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE3  ------------------------*/
-#define LTE_Band34_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE4  ------------------------*/
-#define LTE_Band34_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE5  ------------------------*/
-#define LTE_Band34_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE6  ------------------------*/
-#define LTE_Band34_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE7  ------------------------*/
-#define LTE_Band34_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band34_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band34_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-
-//* ---------------- LTE_Band38 DAT Setting -----------------*/
-/*------------------------  STATE0  ------------------------*/
-#define LTE_Band38_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE1  ------------------------*/
-#define LTE_Band38_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE2  ------------------------*/
-#define LTE_Band38_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE3  ------------------------*/
-#define LTE_Band38_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE4  ------------------------*/
-#define LTE_Band38_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE5  ------------------------*/
-#define LTE_Band38_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE6  ------------------------*/
-#define LTE_Band38_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE7  ------------------------*/
-#define LTE_Band38_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band38_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band38_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-
-//* ---------------- LTE_Band39 DAT Setting -----------------*/
-/*------------------------  STATE0  ------------------------*/
-#define LTE_Band39_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE1  ------------------------*/
-#define LTE_Band39_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE2  ------------------------*/
-#define LTE_Band39_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE3  ------------------------*/
-#define LTE_Band39_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE4  ------------------------*/
-#define LTE_Band39_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE5  ------------------------*/
-#define LTE_Band39_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE6  ------------------------*/
-#define LTE_Band39_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE7  ------------------------*/
-#define LTE_Band39_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band39_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band39_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-
-//* ---------------- LTE_Band40 DAT Setting -----------------*/
-/*------------------------  STATE0  ------------------------*/
-#define LTE_Band40_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE1  ------------------------*/
-#define LTE_Band40_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE2  ------------------------*/
-#define LTE_Band40_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE3  ------------------------*/
-#define LTE_Band40_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE4  ------------------------*/
-#define LTE_Band40_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE5  ------------------------*/
-#define LTE_Band40_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE6  ------------------------*/
-#define LTE_Band40_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE7  ------------------------*/
-#define LTE_Band40_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band40_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band40_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-
-//* ---------------- LTE_Band41 DAT Setting -----------------*/
-/*------------------------  STATE0  ------------------------*/
-#define LTE_Band41_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE1  ------------------------*/
-#define LTE_Band41_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE2  ------------------------*/
-#define LTE_Band41_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE3  ------------------------*/
-#define LTE_Band41_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE4  ------------------------*/
-#define LTE_Band41_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE5  ------------------------*/
-#define LTE_Band41_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE6  ------------------------*/
-#define LTE_Band41_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-/*------------------------  STATE7  ------------------------*/
-#define LTE_Band41_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
-#define LTE_Band41_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
-#define LTE_Band41_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
-
 //* ------------- SINGLE SPLT BAND_DAT_SetDefault Start ----------------*/
 
 
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/lte_custom_mipi.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/lte_custom_mipi.c	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/lte_custom_mipi.c	(revision 12507)
@@ -1,9000 +1,9000 @@
-/*****************************************************************************
-*  Copyright Statement:
-*  --------------------
-*  This software is protected by Copyright and the information contained
-*  herein is confidential. The software may not be copied and the information
-*  contained herein may not be used or disclosed except with the written
-*  permission of MediaTek Inc. (C) 2005
-*
-*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
-*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
-*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
-*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
-*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
-*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
-*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
-*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
-*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
-*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
-*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
-*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
-*
-*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
-*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
-*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
-*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
-*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
-*
-*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
-*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
-*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
-*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
-*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
-*
-*****************************************************************************/
-
-/*****************************************************************************
-*
-* Filename:
-* ---------
-*    el1_rf_custom.c
-*
-* Project:
-* --------
-*    MT6291
-*
-* Description:
-* ------------
-*
-*
-* Author:
-* -------
- * -------
-*
-*============================================================================*/
-
-/*===========================================================================*/
-
-#include "kal_general_types.h"
-#include "lte_custom_rf.h"
-#include "lte_custom_mipi.h"
-
-#include "lte_custom_rf_ca.h"
-#include "lte_custom_mipi_ca.c"
-/*===========================================================================*/
-
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band29_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
-   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
-   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
-   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
-   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
-   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
-   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },,
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x05 }, { 21250 /*100 kHz*/ ,0x00 ,0x05 }, { 21400 /*100 kHz*/ ,0x00 ,0x05 }, { 21550 /*100 kHz*/ ,0x00 ,0x05 }, { 21700 /*100 kHz*/ ,0x00 ,0x05 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x00 }, { 21250 /*100 kHz*/ ,0x00 ,0x00 }, { 21400 /*100 kHz*/ ,0x00 ,0x00 }, { 21550 /*100 kHz*/ ,0x00 ,0x00 }, { 21700 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 19300 /*100 kHz*/ ,0x00 ,0x0D }, { 19450 /*100 kHz*/ ,0x00 ,0x0D }, { 19600 /*100 kHz*/ ,0x00 ,0x0D }, { 19750 /*100 kHz*/ ,0x00 ,0x0D }, { 19900 /*100 kHz*/ ,0x00 ,0x0D },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 19300 /*100 kHz*/ ,0x00 ,0x00 }, { 19450 /*100 kHz*/ ,0x00 ,0x00 }, { 19600 /*100 kHz*/ ,0x00 ,0x00 }, { 19750 /*100 kHz*/ ,0x00 ,0x00 }, { 19900 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} }, 
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} }, 
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18050 /*100 kHz*/ ,0x00 ,0x04 }, { 18238 /*100 kHz*/ ,0x00 ,0x04 }, { 18425 /*100 kHz*/ ,0x00 ,0x04 }, { 18612 /*100 kHz*/ ,0x00 ,0x04 }, { 18800 /*100 kHz*/ ,0x00 ,0x04 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18050 /*100 kHz*/ ,0x00 ,0x00 }, { 18238 /*100 kHz*/ ,0x00 ,0x00 }, { 18425 /*100 kHz*/ ,0x00 ,0x00 }, { 18612 /*100 kHz*/ ,0x00 ,0x00 }, { 18800 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x01 }, { 21212 /*100 kHz*/ ,0x00 ,0x01 }, { 21325 /*100 kHz*/ ,0x00 ,0x01 }, { 21437 /*100 kHz*/ ,0x00 ,0x01 }, { 21550 /*100 kHz*/ ,0x00 ,0x01 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x00 }, { 21212 /*100 kHz*/ ,0x00 ,0x00 }, { 21325 /*100 kHz*/ ,0x00 ,0x00 }, { 21437 /*100 kHz*/ ,0x00 ,0x00 }, { 21550 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8690 /*100 kHz*/ ,0x00 ,0x19 }, {  8753 /*100 kHz*/ ,0x00 ,0x19 }, {  8816 /*100 kHz*/ ,0x00 ,0x19 }, {  8879 /*100 kHz*/ ,0x00 ,0x19 }, {  8940 /*100 kHz*/ ,0x00 ,0x19 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8690 /*100 kHz*/ ,0x00 ,0x00 }, {  8753 /*100 kHz*/ ,0x00 ,0x05 }, {  8816 /*100 kHz*/ ,0x00 ,0x00 }, {  8879 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 26200 /*100 kHz*/  ,0x00 ,0x08}, { 26375 /*100 kHz*/ ,0x00 ,0x08}, { 26550 /*100 kHz*/  ,0x00 ,0x08}, { 26725 /*100 kHz*/  ,0x00 ,0x08}, { 26900 /*100 kHz*/  ,0x00 ,0x08},} }, 
-   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 26200 /*100 kHz*/  ,0x00 ,0x00}, { 26375 /*100 kHz*/ ,0x00 ,0x00}, { 26550 /*100 kHz*/  ,0x00 ,0x00}, { 26725 /*100 kHz*/  ,0x00 ,0x00}, { 26900 /*100 kHz*/  ,0x00 ,0x00},} }, 
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} }, 
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} }, 
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  9250 /*100 kHz*/ ,0x00 ,0x1C }, {  9337 /*100 kHz*/ ,0x00 ,0x1C }, {  9425 /*100 kHz*/ ,0x00 ,0x1C }, {  9512 /*100 kHz*/ ,0x00 ,0x1C }, {  9600 /*100 kHz*/ ,0x00 ,0x1C },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  9250 /*100 kHz*/ ,0x00 ,0x00 }, {  9337 /*100 kHz*/ ,0x00 ,0x00 }, {  9425 /*100 kHz*/ ,0x00 ,0x00 }, {  9512 /*100 kHz*/ ,0x00 ,0x00 }, {  9600 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band9_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x1C ,0x38 }, {  18537/*100 kHz*/ ,0x1C ,0x38 }, {  18624/*100 kHz*/ ,0x1C ,0x38 }, {  18712/*100 kHz*/ ,0x1C ,0x38 }, {  18799/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x01 ,0x01 }, {  18537/*100 kHz*/ ,0x01 ,0x01 }, {  18624/*100 kHz*/ ,0x01 ,0x01 }, {  18712/*100 kHz*/ ,0x01 ,0x01 }, {  18799/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x1C ,0x38 }, {  18537/*100 kHz*/ ,0x1C ,0x38 }, {  18624/*100 kHz*/ ,0x1C ,0x38 }, {  18712/*100 kHz*/ ,0x1C ,0x38 }, {  18799/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x01 ,0x07 }, {  18537/*100 kHz*/ ,0x01 ,0x07 }, {  18624/*100 kHz*/ ,0x01 ,0x07 }, {  18712/*100 kHz*/ ,0x01 ,0x07 }, {  18799/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band11_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x1C ,0x38 }, {  14809/*100 kHz*/ ,0x1C ,0x38 }, {  14859/*100 kHz*/ ,0x1C ,0x38 }, {  14909/*100 kHz*/ ,0x1C ,0x38 }, {  14959/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x01 ,0x01 }, {  14809/*100 kHz*/ ,0x01 ,0x01 }, {  14859/*100 kHz*/ ,0x01 ,0x01 }, {  14909/*100 kHz*/ ,0x01 ,0x01 }, {  14959/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x1C ,0x38 }, {  14809/*100 kHz*/ ,0x1C ,0x38 }, {  14859/*100 kHz*/ ,0x1C ,0x38 }, {  14909/*100 kHz*/ ,0x1C ,0x38 }, {  14959/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x01 ,0x07 }, {  14809/*100 kHz*/ ,0x01 ,0x07 }, {  14859/*100 kHz*/ ,0x01 ,0x07 }, {  14909/*100 kHz*/ ,0x01 ,0x07 }, {  14959/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7290 /*100 kHz*/ ,0x00 ,0x09 }, {  7332 /*100 kHz*/ ,0x00 ,0x09 }, {  7375 /*100 kHz*/ ,0x00 ,0x09 }, {  7417 /*100 kHz*/ ,0x00 ,0x09 }, {  7460 /*100 kHz*/ ,0x00 ,0x09 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7290 /*100 kHz*/ ,0x00 ,0x00 }, {  7332 /*100 kHz*/ ,0x00 ,0x00 }, {  7375 /*100 kHz*/ ,0x00 ,0x00 }, {  7417 /*100 kHz*/ ,0x00 ,0x00 }, {  7460 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7460 /*100 kHz*/ ,0x00 ,0x14 }, {  7485 /*100 kHz*/ ,0x00 ,0x14 }, {  7510 /*100 kHz*/ ,0x00 ,0x14 }, {  7535 /*100 kHz*/ ,0x00 ,0x14 }, {  7560 /*100 kHz*/ ,0x00 ,0x14 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7460 /*100 kHz*/ ,0x00 ,0x00 }, {  7485 /*100 kHz*/ ,0x00 ,0x06 }, {  7510 /*100 kHz*/ ,0x00 ,0x00 }, {  7535 /*100 kHz*/ ,0x00 ,0x00 }, {  7560 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7340 /*100 kHz*/ ,0x00 ,0x09 }, {  7370 /*100 kHz*/ ,0x00 ,0x09 }, {  7400 /*100 kHz*/ ,0x00 ,0x09 }, {  7430 /*100 kHz*/ ,0x00 ,0x09 }, {  7460 /*100 kHz*/ ,0x00 ,0x09 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7340 /*100 kHz*/ ,0x00 ,0x00 }, {  7370 /*100 kHz*/ ,0x00 ,0x00 }, {  7400 /*100 kHz*/ ,0x00 ,0x00 }, {  7430 /*100 kHz*/ ,0x00 ,0x00 }, {  7460 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band18_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x1C ,0x38 }, {  8638 /*100 kHz*/ ,0x1C ,0x38 }, {  8675 /*100 kHz*/ ,0x1C ,0x38 }, {  8713 /*100 kHz*/ ,0x1C ,0x38 }, {  8750 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x01 ,0x01 }, {  8638 /*100 kHz*/ ,0x01 ,0x01 }, {  8675 /*100 kHz*/ ,0x01 ,0x01 }, {  8713 /*100 kHz*/ ,0x01 ,0x01 }, {  8750 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x1C ,0x38 }, {  8638 /*100 kHz*/ ,0x1C ,0x38 }, {  8675 /*100 kHz*/ ,0x1C ,0x38 }, {  8713 /*100 kHz*/ ,0x1C ,0x38 }, {  8750 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x01 ,0x07 }, {  8638 /*100 kHz*/ ,0x01 ,0x07 }, {  8675 /*100 kHz*/ ,0x01 ,0x07 }, {  8713 /*100 kHz*/ ,0x01 ,0x07 }, {  8750 /*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band19_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x1C ,0x38 }, {  8788 /*100 kHz*/ ,0x1C ,0x38 }, {  8825 /*100 kHz*/ ,0x1C ,0x38 }, {  8863 /*100 kHz*/ ,0x1C ,0x38 }, {  8900 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x01 ,0x01 }, {  8788 /*100 kHz*/ ,0x01 ,0x01 }, {  8825 /*100 kHz*/ ,0x01 ,0x01 }, {  8863 /*100 kHz*/ ,0x01 ,0x01 }, {  8900 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x1C ,0x38 }, {  8788 /*100 kHz*/ ,0x1C ,0x38 }, {  8825 /*100 kHz*/ ,0x1C ,0x38 }, {  8863 /*100 kHz*/ ,0x1C ,0x38 }, {  8900 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x01 ,0x07 }, {  8788 /*100 kHz*/ ,0x01 ,0x07 }, {  8825 /*100 kHz*/ ,0x01 ,0x07 }, {  8863 /*100 kHz*/ ,0x01 ,0x07 }, {  8900 /*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7910 /*100 kHz*/ ,0x00 ,0x14 }, {  7985 /*100 kHz*/ ,0x00 ,0x14 }, {  8060 /*100 kHz*/ ,0x00 ,0x14 }, {  8135 /*100 kHz*/ ,0x00 ,0x14 }, {  8210 /*100 kHz*/ ,0x00 ,0x14 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7910 /*100 kHz*/ ,0x00 ,0x00 }, {  7985 /*100 kHz*/ ,0x00 ,0x00 }, {  8060 /*100 kHz*/ ,0x00 ,0x00 }, {  8135 /*100 kHz*/ ,0x00 ,0x00 }, {  8210 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band21_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x1C ,0x38 }, {  14997/*100 kHz*/ ,0x1C ,0x38 }, {  15034/*100 kHz*/ ,0x1C ,0x38 }, {  15072/*100 kHz*/ ,0x1C ,0x38 }, {  15109/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x01 ,0x01 }, {  14997/*100 kHz*/ ,0x01 ,0x01 }, {  15034/*100 kHz*/ ,0x01 ,0x01 }, {  15072/*100 kHz*/ ,0x01 ,0x01 }, {  15109/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x1C ,0x38 }, {  14997/*100 kHz*/ ,0x1C ,0x38 }, {  15034/*100 kHz*/ ,0x1C ,0x38 }, {  15072/*100 kHz*/ ,0x1C ,0x38 }, {  15109/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x01 ,0x07 }, {  14997/*100 kHz*/ ,0x01 ,0x07 }, {  15034/*100 kHz*/ ,0x01 ,0x07 }, {  15072/*100 kHz*/ ,0x01 ,0x07 }, {  15109/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band22_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x1C ,0x38 }, {  35300/*100 kHz*/ ,0x1C ,0x38 }, {  35500/*100 kHz*/ ,0x1C ,0x38 }, {  35700/*100 kHz*/ ,0x1C ,0x38 }, {  35900/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x01 ,0x01 }, {  35300/*100 kHz*/ ,0x01 ,0x01 }, {  35500/*100 kHz*/ ,0x01 ,0x01 }, {  35700/*100 kHz*/ ,0x01 ,0x01 }, {  35900/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x1C ,0x38 }, {  35300/*100 kHz*/ ,0x1C ,0x38 }, {  35500/*100 kHz*/ ,0x1C ,0x38 }, {  35700/*100 kHz*/ ,0x1C ,0x38 }, {  35900/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x01 ,0x07 }, {  35300/*100 kHz*/ ,0x01 ,0x07 }, {  35500/*100 kHz*/ ,0x01 ,0x07 }, {  35700/*100 kHz*/ ,0x01 ,0x07 }, {  35900/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band25_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x3E }, {  19463/*100 kHz*/ ,0x00 ,0x3E }, {  19625/*100 kHz*/ ,0x00 ,0x3E }, {  19788/*100 kHz*/ ,0x00 ,0x3E }, {  19950/*100 kHz*/ ,0x00 ,0x3E },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x0C }, {  19463/*100 kHz*/ ,0x00 ,0x0C }, {  19625/*100 kHz*/ ,0x00 ,0x0C }, {  19788/*100 kHz*/ ,0x00 ,0x0C }, {  19950/*100 kHz*/ ,0x00 ,0x0C },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x00 }, {  19463/*100 kHz*/ ,0x00 ,0x00 }, {  19625/*100 kHz*/ ,0x00 ,0x00 }, {  19788/*100 kHz*/ ,0x00 ,0x00 }, {  19950/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x00 }, {  19463/*100 kHz*/ ,0x00 ,0x00 }, {  19625/*100 kHz*/ ,0x00 ,0x00 }, {  19788/*100 kHz*/ ,0x00 ,0x00 }, {  19950/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band26_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x35 }, {  8677 /*100 kHz*/ ,0x00 ,0x35 }, {  8765 /*100 kHz*/ ,0x00 ,0x35 }, {  8852 /*100 kHz*/ ,0x00 ,0x35 }, {  8940 /*100 kHz*/ ,0x00 ,0x35 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x05 }, {  8677 /*100 kHz*/ ,0x00 ,0x05 }, {  8765 /*100 kHz*/ ,0x00 ,0x05 }, {  8852 /*100 kHz*/ ,0x00 ,0x05 }, {  8940 /*100 kHz*/ ,0x00 ,0x05 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x00 }, {  8677 /*100 kHz*/ ,0x00 ,0x00 }, {  8765 /*100 kHz*/ ,0x00 ,0x00 }, {  8852 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x00 }, {  8677 /*100 kHz*/ ,0x00 ,0x00 }, {  8765 /*100 kHz*/ ,0x00 ,0x00 }, {  8852 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band27_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x02 ,0x07 }, {  8563 /*100 kHz*/ ,0x02 ,0x07 }, {  8605 /*100 kHz*/ ,0x02 ,0x07 }, {  8648 /*100 kHz*/ ,0x02 ,0x07 }, {  8690 /*100 kHz*/ ,0x02 ,0x07 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x01 ,0x04 }, {  8563 /*100 kHz*/ ,0x01 ,0x04 }, {  8605 /*100 kHz*/ ,0x01 ,0x04 }, {  8648 /*100 kHz*/ ,0x01 ,0x04 }, {  8690 /*100 kHz*/ ,0x01 ,0x04 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x02 ,0x00 }, {  8563 /*100 kHz*/ ,0x02 ,0x00 }, {  8605 /*100 kHz*/ ,0x02 ,0x00 }, {  8648 /*100 kHz*/ ,0x02 ,0x00 }, {  8690 /*100 kHz*/ ,0x02 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x01 ,0x00 }, {  8563 /*100 kHz*/ ,0x01 ,0x00 }, {  8605 /*100 kHz*/ ,0x01 ,0x00 }, {  8648 /*100 kHz*/ ,0x01 ,0x00 }, {  8690 /*100 kHz*/ ,0x01 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7580 /*100 kHz*/ ,0x00 ,0x03 }, {  7692 /*100 kHz*/ ,0x00 ,0x03 }, {  7805 /*100 kHz*/ ,0x00 ,0x02 }, {  7917 /*100 kHz*/ ,0x00 ,0x02 }, {  8030 /*100 kHz*/ ,0x00 ,0x02 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7580 /*100 kHz*/ ,0x00 ,0x00 }, {  7692 /*100 kHz*/ ,0x00 ,0x00 }, {  7805 /*100 kHz*/ ,0x00 ,0x00 }, {  7917 /*100 kHz*/ ,0x00 ,0x00 }, {  8030 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band29_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x1C ,0x38 }, {  7197 /*100 kHz*/ ,0x1C ,0x38 }, {  7225 /*100 kHz*/ ,0x1C ,0x38 }, {  7252 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x01 ,0x03 }, {  7197 /*100 kHz*/ ,0x01 ,0x03 }, {  7225 /*100 kHz*/ ,0x01 ,0x03 }, {  7252 /*100 kHz*/ ,0x01 ,0x03 }, {  7280 /*100 kHz*/ ,0x01 ,0x03 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x1C ,0x38 }, {  7197 /*100 kHz*/ ,0x1C ,0x38 }, {  7225 /*100 kHz*/ ,0x1C ,0x38 }, {  7252 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x01 ,0x02 }, {  7197 /*100 kHz*/ ,0x01 ,0x02 }, {  7225 /*100 kHz*/ ,0x01 ,0x02 }, {  7252 /*100 kHz*/ ,0x01 ,0x02 }, {  7280 /*100 kHz*/ ,0x01 ,0x02 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band30_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x1C ,0x38 }, { 23525 /*100 kHz*/ ,0x1C ,0x38 }, { 23550 /*100 kHz*/ ,0x1C ,0x38 }, { 23575 /*100 kHz*/ ,0x1C ,0x38 }, { 23600 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x00 ,0x09 }, { 23525 /*100 kHz*/ ,0x00 ,0x09 }, { 23550 /*100 kHz*/ ,0x00 ,0x09 }, { 23575 /*100 kHz*/ ,0x00 ,0x09 }, { 23600 /*100 kHz*/ ,0x00 ,0x09 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x1C ,0x38 }, { 23525 /*100 kHz*/ ,0x1C ,0x38 }, { 23550 /*100 kHz*/ ,0x1C ,0x38 }, { 23575 /*100 kHz*/ ,0x1C ,0x38 }, { 23600 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x00 ,0x0A }, { 23525 /*100 kHz*/ ,0x00 ,0x0A }, { 23550 /*100 kHz*/ ,0x00 ,0x0A }, { 23575 /*100 kHz*/ ,0x00 ,0x0A }, { 23600 /*100 kHz*/ ,0x00 ,0x0A },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band32_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14520/*100 kHz*/ ,0x03 ,0x60 }, {  14630/*100 kHz*/ ,0x03 ,0x60 }, {  14740/*100 kHz*/ ,0x03 ,0x60 }, {  14850/*100 kHz*/ ,0x03 ,0x60 }, {  14960/*100 kHz*/ ,0x03 ,0x60 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  14520/*100 kHz*/ ,0x00 ,0x20 }, {  14630/*100 kHz*/ ,0x00 ,0x20 }, {  14740/*100 kHz*/ ,0x00 ,0x20 }, {  14850/*100 kHz*/ ,0x00 ,0x20 }, {  14960/*100 kHz*/ ,0x00 ,0x20 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14520/*100 kHz*/ ,0x03 ,0x00 }, {  14630/*100 kHz*/ ,0x03 ,0x00 }, {  14740/*100 kHz*/ ,0x03 ,0x00 }, {  14850/*100 kHz*/ ,0x03 ,0x00 }, {  14960/*100 kHz*/ ,0x03 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  14520/*100 kHz*/ ,0x00 ,0x00 }, {  14630/*100 kHz*/ ,0x00 ,0x00 }, {  14740/*100 kHz*/ ,0x00 ,0x00 }, {  14850/*100 kHz*/ ,0x00 ,0x00 }, {  14960/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band34_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  20100/*100 kHz*/ ,0x00 ,0x11 }, {  20138/*100 kHz*/ ,0x00 ,0x11 }, {  20175/*100 kHz*/ ,0x00 ,0x11 }, {  20213/*100 kHz*/ ,0x00 ,0x11 }, {  20250/*100 kHz*/ ,0x00 ,0x11 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  20100/*100 kHz*/ ,0x00 ,0x00 }, {  20138/*100 kHz*/ ,0x00 ,0x00 }, {  20175/*100 kHz*/ ,0x00 ,0x00 }, {  20213/*100 kHz*/ ,0x00 ,0x00 }, {  20250/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x00 ,0x18 }, { 25825 /*100 kHz*/ ,0x00 ,0x18 }, { 25950 /*100 kHz*/ ,0x00 ,0x18 }, { 26075 /*100 kHz*/ ,0x00 ,0x18 }, { 26200 /*100 kHz*/ ,0x00 ,0x18 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x02 ,0x02 }, { 25825 /*100 kHz*/ ,0x02 ,0x02 }, { 25950 /*100 kHz*/ ,0x02 ,0x02 }, { 26075 /*100 kHz*/ ,0x02 ,0x02 }, { 26200 /*100 kHz*/ ,0x02 ,0x02 },} }, //3P4T in LMH PA
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x00 ,0x00 }, { 25825 /*100 kHz*/ ,0x00 ,0x00 }, { 25950 /*100 kHz*/ ,0x00 ,0x00 }, { 26075 /*100 kHz*/ ,0x00 ,0x00 }, { 26200 /*100 kHz*/ ,0x00 ,0x00 },} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x02 ,0x00 }, { 25825 /*100 kHz*/ ,0x02 ,0x00 }, { 25950 /*100 kHz*/ ,0x02 ,0x00 }, { 26075 /*100 kHz*/ ,0x02 ,0x00 }, { 26200 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18800 /*100 kHz*/ ,0x00 ,0x11}, { 18900 /*100 kHz*/ ,0x00 ,0x11}, { 19000 /*100 kHz*/ ,0x00 ,0x11}, { 19100 /*100 kHz*/ ,0x00 ,0x11}, { 19200 /*100 kHz*/ ,0x00 ,0x11},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18800 /*100 kHz*/ ,0x00 ,0x00}, { 18900 /*100 kHz*/ ,0x00 ,0x00}, { 19000 /*100 kHz*/ ,0x00 ,0x00}, { 19100 /*100 kHz*/ ,0x00 ,0x00}, { 19200 /*100 kHz*/ ,0x00 ,0x00},} },
-   { /* 2 */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x00 ,0x10 }, { 23250 /*100 kHz*/ ,0x00 ,0x10 }, { 23500 /*100 kHz*/ ,0x00 ,0x10 }, { 23750 /*100 kHz*/ ,0x00 ,0x10 }, { 24000 /*100 kHz*/ ,0x00 ,0x10 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x02 ,0x01 }, { 23250 /*100 kHz*/ ,0x02 ,0x01 }, { 23500 /*100 kHz*/ ,0x02 ,0x01 }, { 23750 /*100 kHz*/ ,0x02 ,0x01 }, { 24000 /*100 kHz*/ ,0x02 ,0x01 },} }, //3P4T in LMH PA
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x00 ,0x00 }, { 23250 /*100 kHz*/ ,0x00 ,0x00 }, { 23500 /*100 kHz*/ ,0x00 ,0x00 }, { 23750 /*100 kHz*/ ,0x00 ,0x00 }, { 24000 /*100 kHz*/ ,0x00 ,0x00 },} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x02 ,0x00 }, { 23250 /*100 kHz*/ ,0x02 ,0x00 }, { 23500 /*100 kHz*/ ,0x02 ,0x00 }, { 23750 /*100 kHz*/ ,0x02 ,0x00 }, { 24000 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                    
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 ,0x18 }, { 25445 /*100 kHz*/ ,0x00 ,0x18 }, { 25930 /*100 kHz*/ ,0x00 ,0x18 }, { 26415 /*100 kHz*/ ,0x00 ,0x18 }, { 26900 /*100 kHz*/ ,0x00 ,0x18 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 24960 /*100 kHz*/ ,0x02 ,0x02 }, { 25445 /*100 kHz*/ ,0x02 ,0x02 }, { 25930 /*100 kHz*/ ,0x02 ,0x02  }, { 26415 /*100 kHz*/ ,0x02 ,0x02}, { 26900 /*100 kHz*/ ,0x02 ,0x02 },} }, //3P4T in LMH PA
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 ,0x00 }, { 25445 /*100 kHz*/ ,0x00 ,0x00 }, { 25930 /*100 kHz*/ ,0x00 ,0x00 }, { 26415 /*100 kHz*/ ,0x00 ,0x00 }, { 26900 /*100 kHz*/ ,0x00 ,0x00 },} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 24960 /*100 kHz*/ ,0x02 ,0x00 }, { 25445 /*100 kHz*/ ,0x02 ,0x00 }, { 25930 /*100 kHz*/ ,0x02 ,0x00 }, { 26415 /*100 kHz*/ ,0x02 ,0x00 }, { 26900 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band42_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  34000/*100 kHz*/ ,0x03 ,0x60 }, {  34500/*100 kHz*/ ,0x03 ,0x60 }, {  35000/*100 kHz*/ ,0x03 ,0x60 }, {  35500/*100 kHz*/ ,0x03 ,0x60 }, {  36000/*100 kHz*/ ,0x03 ,0x60 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 ,0x10 }, {  34500/*100 kHz*/ ,0x00 ,0x10 }, {  35000/*100 kHz*/ ,0x00 ,0x10 }, {  35500/*100 kHz*/ ,0x00 ,0x10 }, {  36000/*100 kHz*/ ,0x00 ,0x10 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  34000/*100 kHz*/ ,0x03 ,0x00 }, {  34500/*100 kHz*/ ,0x03 ,0x00 }, {  35000/*100 kHz*/ ,0x03 ,0x00 }, {  35500/*100 kHz*/ ,0x03 ,0x00 }, {  36000/*100 kHz*/ ,0x03 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 ,0x00 }, {  34500/*100 kHz*/ ,0x00 ,0x00 }, {  35000/*100 kHz*/ ,0x00 ,0x00 }, {  35500/*100 kHz*/ ,0x00 ,0x00 }, {  36000/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band43_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x01 }, {  36500/*100 kHz*/ ,0x01 ,0x01 }, {  37000/*100 kHz*/ ,0x01 ,0x01 }, {  37500/*100 kHz*/ ,0x01 ,0x01 }, {  38000/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x07 }, {  36500/*100 kHz*/ ,0x01 ,0x07 }, {  37000/*100 kHz*/ ,0x01 ,0x07 }, {  37500/*100 kHz*/ ,0x01 ,0x07 }, {  38000/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band44_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x01 }, {  7280 /*100 kHz*/ ,0x01 ,0x01 }, {  7530 /*100 kHz*/ ,0x01 ,0x01 }, {  7780 /*100 kHz*/ ,0x01 ,0x01 }, {  8030 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x07 }, {  7280 /*100 kHz*/ ,0x01 ,0x07 }, {  7530 /*100 kHz*/ ,0x01 ,0x07 }, {  7780 /*100 kHz*/ ,0x01 ,0x07 }, {  8030 /*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band66_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x1C ,0x38 }, {  21325/*100 kHz*/ ,0x1C ,0x38 }, {  21550/*100 kHz*/ ,0x1C ,0x38 }, {  21775/*100 kHz*/ ,0x1C ,0x38 }, {  22000/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x01 ,0x01 }, {  21325/*100 kHz*/ ,0x01 ,0x01 }, {  21550/*100 kHz*/ ,0x01 ,0x01 }, {  21775/*100 kHz*/ ,0x01 ,0x01 }, {  22000/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x1C ,0x38 }, {  21325/*100 kHz*/ ,0x1C ,0x38 }, {  21550/*100 kHz*/ ,0x1C ,0x38 }, {  21775/*100 kHz*/ ,0x1C ,0x38 }, {  22000/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x01 ,0x07 }, {  21325/*100 kHz*/ ,0x01 ,0x07 }, {  21550/*100 kHz*/ ,0x01 ,0x07 }, {  21775/*100 kHz*/ ,0x01 ,0x07 }, {  22000/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band71_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID                        ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x1C ,0x38 }, {  6260/*100 kHz*/ ,0x1C ,0x38 }, {  6350/*100 kHz*/ ,0x1C ,0x38 }, {  6440/*100 kHz*/ ,0x1C ,0x38 }, {  6520/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x01 ,0x01 }, {  6260/*100 kHz*/ ,0x01 ,0x01 }, {  6350/*100 kHz*/ ,0x01 ,0x01 }, {  6440/*100 kHz*/ ,0x01 ,0x01 }, {  6520/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x1C ,0x38 }, {  6260/*100 kHz*/ ,0x1C ,0x38 }, {  6350/*100 kHz*/ ,0x1C ,0x38 }, {  6440/*100 kHz*/ ,0x1C ,0x38 }, {  6520/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x01 ,0x07 }, {  6260/*100 kHz*/ ,0x01 ,0x07 }, {  6350/*100 kHz*/ ,0x01 ,0x07 }, {  6440/*100 kHz*/ ,0x01 ,0x07 }, {  6520/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                           ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, 
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_FDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 5    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_TX_EVENT_SetDefault[] =
-//{
-//   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-//   /*                        { start, stop },                      ( us )                 */
-//   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-//   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-//   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-//   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-//};
-
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on 
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on 
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //TDD ASM at Tx on 
-   { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//TDD ASM at Tx off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-/* ------------------- *\
-|* MIPI Filter Feature *|
-\* ------------------- */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_FILTER_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TX_EVENT_SetDefault[] =
-//{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TX_EVENT_SetDefault[] =
-//{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TX_EVENT_SetDefault[] =
-//{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x4C}, { 19350 /*100 kHz*/    ,0x00 , 0x4C}, { 19500 /*100 kHz*/    ,0x00 , 0x4C}, { 19650 /*100 kHz*/    ,0x00 , 0x4C}, { 19800 /*100 kHz*/    ,0x00 , 0x4C},} }, // PA path sel 
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x00}, { 19350 /*100 kHz*/    ,0x01 , 0x00}, { 19500 /*100 kHz*/    ,0x01 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias initial
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x03 , 0x00}, { 19350 /*100 kHz*/    ,0x03 , 0x00}, { 19500 /*100 kHz*/    ,0x03 , 0x00}, { 19650 /*100 kHz*/    ,0x03 , 0x00}, { 19800 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x00}, { 19350 /*100 kHz*/    ,0x00 , 0x00}, { 19500 /*100 kHz*/    ,0x00 , 0x00}, { 19650 /*100 kHz*/    ,0x00 , 0x00}, { 19800 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable 
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x05}, { 19350 /*100 kHz*/    ,0x00 , 0x05}, { 19500 /*100 kHz*/    ,0x00 , 0x05}, { 19650 /*100 kHz*/    ,0x00 , 0x05}, { 19800 /*100 kHz*/    ,0x00 , 0x05},} }, // ASM path sel and CPL on
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x3C }, { 18650 /*100 kHz*/ ,0x00 , 0x3C }, { 18800 /*100 kHz*/ ,0x00 , 0x3C }, { 18950 /*100 kHz*/ ,0x00 , 0x3C }, { 19100 /*100 kHz*/ ,0x00 , 0x3C},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x01 , 0x00 }, { 18650 /*100 kHz*/ ,0x01 , 0x00 }, { 18800 /*100 kHz*/ ,0x01 , 0x00 }, { 18950 /*100 kHz*/ ,0x01 , 0x00 }, { 19100 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x03 , 0x00 }, { 18650 /*100 kHz*/ ,0x03 , 0x00 }, { 18800 /*100 kHz*/ ,0x03 , 0x00 }, { 18950 /*100 kHz*/ ,0x03 , 0x00 }, { 19100 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off                   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x00 }, { 18650 /*100 kHz*/ ,0x00 , 0x00 }, { 18800 /*100 kHz*/ ,0x00 , 0x00 }, { 18950 /*100 kHz*/ ,0x00 , 0x00 }, { 19100 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x0D }, { 18650 /*100 kHz*/ ,0x00 , 0x0D }, { 18800 /*100 kHz*/ ,0x00 , 0x0D }, { 18950 /*100 kHz*/ ,0x00 , 0x0D }, { 19100 /*100 kHz*/ ,0x00 , 0x0D },} }, // ASM path sel and CPL on                           
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },        
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x44}, { 17287 /*100 kHz*/    ,0x00 , 0x44}, { 17475 /*100 kHz*/    ,0x00 , 0x44}, { 17662 /*100 kHz*/    ,0x00 , 0x44}, { 17850 /*100 kHz*/    ,0x00 , 0x44},} }, // PA path sel                                
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17287 /*100 kHz*/    ,0x01 , 0x00}, { 17475 /*100 kHz*/    ,0x01 , 0x00}, { 17662 /*100 kHz*/    ,0x01 , 0x00}, { 17850 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17287 /*100 kHz*/    ,0x03 , 0x00}, { 17475 /*100 kHz*/    ,0x03 , 0x00}, { 17662 /*100 kHz*/    ,0x03 , 0x00}, { 17850 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off    
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x00}, { 17287 /*100 kHz*/    ,0x00 , 0x00}, { 17475 /*100 kHz*/    ,0x00 , 0x00}, { 17662 /*100 kHz*/    ,0x00 , 0x00}, { 17850 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                            
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x04}, { 17287 /*100 kHz*/    ,0x00 , 0x04}, { 17475 /*100 kHz*/    ,0x00 , 0x04}, { 17662 /*100 kHz*/    ,0x00 , 0x04}, { 17850 /*100 kHz*/    ,0x00 , 0x04},} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },        
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x34 }, { 17212 /*100 kHz*/ ,0x00 , 0x34 }, { 17325 /*100 kHz*/ ,0x00 , 0x34 }, { 17437 /*100 kHz*/ ,0x00 , 0x34}, { 17550 /*100 kHz*/ ,0x00 , 0x34},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x01 , 0x00 }, { 17212 /*100 kHz*/ ,0x01 , 0x00 }, { 17325 /*100 kHz*/ ,0x01 , 0x00 }, { 17437 /*100 kHz*/ ,0x01 , 0x00}, { 17550 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                                                   
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x03 , 0x00 }, { 17212 /*100 kHz*/ ,0x03 , 0x00 }, { 17325 /*100 kHz*/ ,0x03 , 0x00 }, { 17437 /*100 kHz*/ ,0x03 , 0x00}, { 17550 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off     
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x00 }, { 17212 /*100 kHz*/ ,0x00 , 0x00 }, { 17325 /*100 kHz*/ ,0x00 , 0x00 }, { 17437 /*100 kHz*/ ,0x00 , 0x00}, { 17550 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x01 }, { 17212 /*100 kHz*/ ,0x00 , 0x01 }, { 17325 /*100 kHz*/ ,0x00 , 0x01 }, { 17437 /*100 kHz*/ ,0x00 , 0x01}, { 17550 /*100 kHz*/ ,0x00 , 0x01},} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                     
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x24}, { 8302  /*100 kHz*/    ,0x00 , 0x24}, { 8365  /*100 kHz*/    ,0x00 , 0x24}, { 8427  /*100 kHz*/    ,0x00 , 0x24}, { 8490  /*100 kHz*/    ,0x00 , 0x24},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x01 , 0x00}, { 8302  /*100 kHz*/    ,0x01 , 0x00}, { 8365  /*100 kHz*/    ,0x01 , 0x00}, { 8427  /*100 kHz*/    ,0x01 , 0x00}, { 8490  /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                                        
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x03 , 0x00}, { 8302  /*100 kHz*/    ,0x03 , 0x00}, { 8365  /*100 kHz*/    ,0x03 , 0x00}, { 8427  /*100 kHz*/    ,0x03 , 0x00}, { 8490  /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x00}, { 8302  /*100 kHz*/    ,0x00 , 0x00}, { 8365  /*100 kHz*/    ,0x00 , 0x00}, { 8427  /*100 kHz*/    ,0x00 , 0x00}, { 8490  /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                             
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x19}, { 8302  /*100 kHz*/    ,0x00 , 0x19}, { 8365  /*100 kHz*/    ,0x00 , 0x19}, { 8427  /*100 kHz*/    ,0x00 , 0x19}, { 8490  /*100 kHz*/    ,0x00 , 0x19},} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x00 , 0x6C}, { 25175 /*100 kHz*/    ,0x00 , 0x6C}, { 25350 /*100 kHz*/    ,0x00 , 0x6C}, { 25525 /*100 kHz*/    ,0x00 , 0x6C}, { 25700 /*100 kHz*/    ,0x00 , 0x6C},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x01 , 0x00}, { 25175 /*100 kHz*/    ,0x01 , 0x00}, { 25350 /*100 kHz*/    ,0x01 , 0x00}, { 25525 /*100 kHz*/    ,0x01 , 0x00}, { 25700 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                        
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x03 , 0x00}, { 25175 /*100 kHz*/    ,0x03 , 0x00}, { 25350 /*100 kHz*/    ,0x03 , 0x00}, { 25525 /*100 kHz*/    ,0x03 , 0x00}, { 25700 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x00 , 0x00}, { 25175 /*100 kHz*/    ,0x00 , 0x00}, { 25350 /*100 kHz*/    ,0x00 , 0x00}, { 25525 /*100 kHz*/    ,0x00 , 0x00}, { 25700 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                                        
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25000 /*100 kHz*/  ,0x00 , 0x08}, { 25175 /*100 kHz*/    ,0x00 , 0x08}, { 25350 /*100 kHz*/    ,0x00 , 0x08}, { 25525 /*100 kHz*/    ,0x00 , 0x08}, { 25700 /*100 kHz*/    ,0x00 , 0x08},} }, // ASM path sel and CPL on                          
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                           
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x1C }, {  8887 /*100 kHz*/ ,0x00 , 0x1C }, {  8975 /*100 kHz*/ ,0x00 , 0x1C}, {  9062 /*100 kHz*/ ,0x00 , 0x1C }, {  9150 /*100 kHz*/ ,0x00 , 0x1C },} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x01 , 0x00 }, {  8887 /*100 kHz*/ ,0x01 , 0x00 }, {  8975 /*100 kHz*/ ,0x01 , 0x00}, {  9062 /*100 kHz*/ ,0x01 , 0x00 }, {  9150 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                                
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x03 , 0x00 }, {  8887 /*100 kHz*/ ,0x03 , 0x00 }, {  8975 /*100 kHz*/ ,0x03 , 0x00}, {  9062 /*100 kHz*/ ,0x03 , 0x00 }, {  9150 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x00 }, {  8887 /*100 kHz*/ ,0x00 , 0x00 }, {  8975 /*100 kHz*/ ,0x00 , 0x00}, {  9062 /*100 kHz*/ ,0x00 , 0x00 }, {  9150 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                              
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x1C }, {  8887 /*100 kHz*/ ,0x00 , 0x1C }, {  8975 /*100 kHz*/ ,0x00 , 0x1C}, {  9062 /*100 kHz*/ ,0x00 , 0x1C }, {  9150 /*100 kHz*/ ,0x00 , 0x1C },} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band9_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x1C ,0x38 }, {  17587/*100 kHz*/ ,0x1C ,0x38 }, {  17674/*100 kHz*/ ,0x1C ,0x38 }, {  17762/*100 kHz*/ ,0x1C ,0x38 }, {  17849/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x00 ,0x04 }, {  17587/*100 kHz*/ ,0x00 ,0x04 }, {  17674/*100 kHz*/ ,0x00 ,0x04 }, {  17762/*100 kHz*/ ,0x00 ,0x04 }, {  17849/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x01 ,0x0F }, {  17587/*100 kHz*/ ,0x01 ,0x0F }, {  17674/*100 kHz*/ ,0x01 ,0x0F }, {  17762/*100 kHz*/ ,0x01 ,0x0F }, {  17849/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x02 ,0x00 }, {  17587/*100 kHz*/ ,0x02 ,0x00 }, {  17674/*100 kHz*/ ,0x02 ,0x00 }, {  17762/*100 kHz*/ ,0x02 ,0x00 }, {  17849/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x03 ,0x00 }, {  17587/*100 kHz*/ ,0x03 ,0x00 }, {  17674/*100 kHz*/ ,0x03 ,0x00 }, {  17762/*100 kHz*/ ,0x03 ,0x00 }, {  17849/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x01 ,0x00 }, {  17587/*100 kHz*/ ,0x01 ,0x00 }, {  17674/*100 kHz*/ ,0x01 ,0x00 }, {  17762/*100 kHz*/ ,0x01 ,0x00 }, {  17849/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17499/*100 kHz*/ ,0x1C ,0x38 }, {  17587/*100 kHz*/ ,0x1C ,0x38 }, {  17674/*100 kHz*/ ,0x1C ,0x38 }, {  17762/*100 kHz*/ ,0x1C ,0x38 }, {  17849/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17499/*100 kHz*/ ,0x01 ,0x01 }, {  17587/*100 kHz*/ ,0x01 ,0x01 }, {  17674/*100 kHz*/ ,0x01 ,0x01 }, {  17762/*100 kHz*/ ,0x01 ,0x01 }, {  17849/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band11_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x1C ,0x38 }, {  14329/*100 kHz*/ ,0x1C ,0x38 }, {  14379/*100 kHz*/ ,0x1C ,0x38 }, {  14429/*100 kHz*/ ,0x1C ,0x38 }, {  14479/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x00 ,0x04 }, {  14329/*100 kHz*/ ,0x00 ,0x04 }, {  14379/*100 kHz*/ ,0x00 ,0x04 }, {  14429/*100 kHz*/ ,0x00 ,0x04 }, {  14479/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x01 ,0x0F }, {  14329/*100 kHz*/ ,0x01 ,0x0F }, {  14379/*100 kHz*/ ,0x01 ,0x0F }, {  14429/*100 kHz*/ ,0x01 ,0x0F }, {  14479/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x02 ,0x00 }, {  14329/*100 kHz*/ ,0x02 ,0x00 }, {  14379/*100 kHz*/ ,0x02 ,0x00 }, {  14429/*100 kHz*/ ,0x02 ,0x00 }, {  14479/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x03 ,0x00 }, {  14329/*100 kHz*/ ,0x03 ,0x00 }, {  14379/*100 kHz*/ ,0x03 ,0x00 }, {  14429/*100 kHz*/ ,0x03 ,0x00 }, {  14479/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x01 ,0x00 }, {  14329/*100 kHz*/ ,0x01 ,0x00 }, {  14379/*100 kHz*/ ,0x01 ,0x00 }, {  14429/*100 kHz*/ ,0x01 ,0x00 }, {  14479/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14279/*100 kHz*/ ,0x1C ,0x38 }, {  14329/*100 kHz*/ ,0x1C ,0x38 }, {  14379/*100 kHz*/ ,0x1C ,0x38 }, {  14429/*100 kHz*/ ,0x1C ,0x38 }, {  14479/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14279/*100 kHz*/ ,0x01 ,0x01 }, {  14329/*100 kHz*/ ,0x01 ,0x01 }, {  14379/*100 kHz*/ ,0x01 ,0x01 }, {  14429/*100 kHz*/ ,0x01 ,0x01 }, {  14479/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },         
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 , 0x2C }, {  7032 /*100 kHz*/ ,0x00 , 0x2C }, {  7075 /*100 kHz*/ ,0x00 , 0x2C }, {  7117 /*100 kHz*/ ,0x00 , 0x2C }, {  7160 /*100 kHz*/ ,0x00 , 0x2C },} }, // PA path sel                                
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 , 0x00 }, {  7032 /*100 kHz*/ ,0x01 , 0x00 }, {  7075 /*100 kHz*/ ,0x01 , 0x00 }, {  7117 /*100 kHz*/ ,0x01 , 0x00 }, {  7160 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                              
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x03 , 0x00 }, {  7032 /*100 kHz*/ ,0x03 , 0x00 }, {  7075 /*100 kHz*/ ,0x03 , 0x00 }, {  7117 /*100 kHz*/ ,0x03 , 0x00 }, {  7160 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 , 0x00 }, {  7032 /*100 kHz*/ ,0x00 , 0x00 }, {  7075 /*100 kHz*/ ,0x00 , 0x00 }, {  7117 /*100 kHz*/ ,0x00 , 0x00 }, {  7160 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                        
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x00 , 0x09 }, {  7032 /*100 kHz*/ ,0x00 , 0x09 }, {  7075 /*100 kHz*/ ,0x00 , 0x09 }, {  7117 /*100 kHz*/ ,0x00 , 0x09 }, {  7160 /*100 kHz*/ ,0x00 , 0x09 },} }, // ASM path sel and CPL on                           
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x1C }, {  7795 /*100 kHz*/ ,0x00 ,0x1C }, {  7820 /*100 kHz*/ ,0x00 ,0x1C }, {  7845 /*100 kHz*/ ,0x00 ,0x1C }, {  7870 /*100 kHz*/ ,0x00 ,0x1C },} }, // PA path sel
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x01 ,0x00 }, {  7795 /*100 kHz*/ ,0x01 ,0x00 }, {  7820 /*100 kHz*/ ,0x01 ,0x00 }, {  7845 /*100 kHz*/ ,0x01 ,0x00 }, {  7870 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x03 ,0x00 }, {  7795 /*100 kHz*/ ,0x03 ,0x00 }, {  7820 /*100 kHz*/ ,0x03 ,0x00 }, {  7845 /*100 kHz*/ ,0x03 ,0x00 }, {  7870 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x00 }, {  7795 /*100 kHz*/ ,0x00 ,0x00 }, {  7820 /*100 kHz*/ ,0x00 ,0x00 }, {  7845 /*100 kHz*/ ,0x00 ,0x00 }, {  7870 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x14 }, {  7795 /*100 kHz*/ ,0x00 ,0x14 }, {  7820 /*100 kHz*/ ,0x00 ,0x14 }, {  7845 /*100 kHz*/ ,0x00 ,0x14 }, {  7870 /*100 kHz*/ ,0x00 ,0x14 },} }, // ASM path sel and CPL on
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                    
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x2C }, {  7070 /*100 kHz*/ ,0x00 , 0x2C }, {  7100 /*100 kHz*/ ,0x00 , 0x2C }, {  7130 /*100 kHz*/ ,0x00 , 0x2C}, {  7160 /*100 kHz*/ ,0x00 , 0x2C },} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x01 , 0x00 }, {  7070 /*100 kHz*/ ,0x01 , 0x00 }, {  7100 /*100 kHz*/ ,0x01 , 0x00 }, {  7130 /*100 kHz*/ ,0x01 , 0x00}, {  7160 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                 
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x03 , 0x00 }, {  7070 /*100 kHz*/ ,0x03 , 0x00 }, {  7100 /*100 kHz*/ ,0x03 , 0x00 }, {  7130 /*100 kHz*/ ,0x03 , 0x00}, {  7160 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x00 }, {  7070 /*100 kHz*/ ,0x00 , 0x00 }, {  7100 /*100 kHz*/ ,0x00 , 0x00 }, {  7130 /*100 kHz*/ ,0x00 , 0x00}, {  7160 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                         
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x09 }, {  7070 /*100 kHz*/ ,0x00 , 0x09 }, {  7100 /*100 kHz*/ ,0x00 , 0x09 }, {  7130 /*100 kHz*/ ,0x00 , 0x09}, {  7160 /*100 kHz*/ ,0x00 , 0x09 },} }, // ASM path sel and CPL on                           
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                                               
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band18_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x1C ,0x38 }, {  8188 /*100 kHz*/ ,0x1C ,0x38 }, {  8225 /*100 kHz*/ ,0x1C ,0x38 }, {  8263 /*100 kHz*/ ,0x1C ,0x38 }, {  8300 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x00 ,0x04 }, {  8188 /*100 kHz*/ ,0x00 ,0x04 }, {  8225 /*100 kHz*/ ,0x00 ,0x04 }, {  8263 /*100 kHz*/ ,0x00 ,0x04 }, {  8300 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x01 ,0x0F }, {  8188 /*100 kHz*/ ,0x01 ,0x0F }, {  8225 /*100 kHz*/ ,0x01 ,0x0F }, {  8263 /*100 kHz*/ ,0x01 ,0x0F }, {  8300 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x02 ,0x00 }, {  8188 /*100 kHz*/ ,0x02 ,0x00 }, {  8225 /*100 kHz*/ ,0x02 ,0x00 }, {  8263 /*100 kHz*/ ,0x02 ,0x00 }, {  8300 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x03 ,0x00 }, {  8188 /*100 kHz*/ ,0x03 ,0x00 }, {  8225 /*100 kHz*/ ,0x03 ,0x00 }, {  8263 /*100 kHz*/ ,0x03 ,0x00 }, {  8300 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x01 ,0x00 }, {  8188 /*100 kHz*/ ,0x01 ,0x00 }, {  8225 /*100 kHz*/ ,0x01 ,0x00 }, {  8263 /*100 kHz*/ ,0x01 ,0x00 }, {  8300 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8150 /*100 kHz*/ ,0x1C ,0x38 }, {  8188 /*100 kHz*/ ,0x1C ,0x38 }, {  8225 /*100 kHz*/ ,0x1C ,0x38 }, {  8263 /*100 kHz*/ ,0x1C ,0x38 }, {  8300 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8150 /*100 kHz*/ ,0x01 ,0x01 }, {  8188 /*100 kHz*/ ,0x01 ,0x01 }, {  8225 /*100 kHz*/ ,0x01 ,0x01 }, {  8263 /*100 kHz*/ ,0x01 ,0x01 }, {  8300 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band19_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x1C ,0x38 }, {  8338 /*100 kHz*/ ,0x1C ,0x38 }, {  8375 /*100 kHz*/ ,0x1C ,0x38 }, {  8413 /*100 kHz*/ ,0x1C ,0x38 }, {  8450 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x00 ,0x04 }, {  8338 /*100 kHz*/ ,0x00 ,0x04 }, {  8375 /*100 kHz*/ ,0x00 ,0x04 }, {  8413 /*100 kHz*/ ,0x00 ,0x04 }, {  8450 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x01 ,0x0F }, {  8338 /*100 kHz*/ ,0x01 ,0x0F }, {  8375 /*100 kHz*/ ,0x01 ,0x0F }, {  8413 /*100 kHz*/ ,0x01 ,0x0F }, {  8450 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x02 ,0x00 }, {  8338 /*100 kHz*/ ,0x02 ,0x00 }, {  8375 /*100 kHz*/ ,0x02 ,0x00 }, {  8413 /*100 kHz*/ ,0x02 ,0x00 }, {  8450 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x03 ,0x00 }, {  8338 /*100 kHz*/ ,0x03 ,0x00 }, {  8375 /*100 kHz*/ ,0x03 ,0x00 }, {  8413 /*100 kHz*/ ,0x03 ,0x00 }, {  8450 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x01 ,0x00 }, {  8338 /*100 kHz*/ ,0x01 ,0x00 }, {  8375 /*100 kHz*/ ,0x01 ,0x00 }, {  8413 /*100 kHz*/ ,0x01 ,0x00 }, {  8450 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8300 /*100 kHz*/ ,0x1C ,0x38 }, {  8338 /*100 kHz*/ ,0x1C ,0x38 }, {  8375 /*100 kHz*/ ,0x1C ,0x38 }, {  8413 /*100 kHz*/ ,0x1C ,0x38 }, {  8450 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8300 /*100 kHz*/ ,0x01 ,0x01 }, {  8338 /*100 kHz*/ ,0x01 ,0x01 }, {  8375 /*100 kHz*/ ,0x01 ,0x01 }, {  8413 /*100 kHz*/ ,0x01 ,0x01 }, {  8450 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },    
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x00 ,0x1C  }, {  8395 /*100 kHz*/ ,0x00 ,0x1C }, {  8470 /*100 kHz*/ ,0x00 ,0x1C }, {  8545 /*100 kHz*/ ,0x00 ,0x1C }, {  8620 /*100 kHz*/ ,0x00 ,0x1C },} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x01 ,0x00  }, {  8395 /*100 kHz*/ ,0x01 ,0x00 }, {  8470 /*100 kHz*/ ,0x01 ,0x00 }, {  8545 /*100 kHz*/ ,0x01 ,0x00 }, {  8620 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x03 ,0x00  }, {  8395 /*100 kHz*/ ,0x03 ,0x00 }, {  8470 /*100 kHz*/ ,0x03 ,0x00 }, {  8545 /*100 kHz*/ ,0x03 ,0x00 }, {  8620 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x00 ,0x00  }, {  8395 /*100 kHz*/ ,0x00 ,0x00 }, {  8470 /*100 kHz*/ ,0x00 ,0x00 }, {  8545 /*100 kHz*/ ,0x00 ,0x00 }, {  8620 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                      
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8320 /*100 kHz*/ ,0x00 ,0x14  }, {  8395 /*100 kHz*/ ,0x00 ,0x14 }, {  8470 /*100 kHz*/ ,0x00 ,0x14 }, {  8545 /*100 kHz*/ ,0x00 ,0x14 }, {  8620 /*100 kHz*/ ,0x00 ,0x14 },} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                                                
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band21_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x1C ,0x38 }, {  14517/*100 kHz*/ ,0x1C ,0x38 }, {  14554/*100 kHz*/ ,0x1C ,0x38 }, {  14592/*100 kHz*/ ,0x1C ,0x38 }, {  14629/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x00 ,0x04 }, {  14517/*100 kHz*/ ,0x00 ,0x04 }, {  14554/*100 kHz*/ ,0x00 ,0x04 }, {  14592/*100 kHz*/ ,0x00 ,0x04 }, {  14629/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x01 ,0x0F }, {  14517/*100 kHz*/ ,0x01 ,0x0F }, {  14554/*100 kHz*/ ,0x01 ,0x0F }, {  14592/*100 kHz*/ ,0x01 ,0x0F }, {  14629/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x02 ,0x00 }, {  14517/*100 kHz*/ ,0x02 ,0x00 }, {  14554/*100 kHz*/ ,0x02 ,0x00 }, {  14592/*100 kHz*/ ,0x02 ,0x00 }, {  14629/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x03 ,0x00 }, {  14517/*100 kHz*/ ,0x03 ,0x00 }, {  14554/*100 kHz*/ ,0x03 ,0x00 }, {  14592/*100 kHz*/ ,0x03 ,0x00 }, {  14629/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x01 ,0x00 }, {  14517/*100 kHz*/ ,0x01 ,0x00 }, {  14554/*100 kHz*/ ,0x01 ,0x00 }, {  14592/*100 kHz*/ ,0x01 ,0x00 }, {  14629/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14479/*100 kHz*/ ,0x1C ,0x38 }, {  14517/*100 kHz*/ ,0x1C ,0x38 }, {  14554/*100 kHz*/ ,0x1C ,0x38 }, {  14592/*100 kHz*/ ,0x1C ,0x38 }, {  14629/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14479/*100 kHz*/ ,0x01 ,0x01 }, {  14517/*100 kHz*/ ,0x01 ,0x01 }, {  14554/*100 kHz*/ ,0x01 ,0x01 }, {  14592/*100 kHz*/ ,0x01 ,0x01 }, {  14629/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band22_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x1C ,0x38 }, {  34300/*100 kHz*/ ,0x1C ,0x38 }, {  34500/*100 kHz*/ ,0x1C ,0x38 }, {  34700/*100 kHz*/ ,0x1C ,0x38 }, {  34900/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x00 ,0x04 }, {  34300/*100 kHz*/ ,0x00 ,0x04 }, {  34500/*100 kHz*/ ,0x00 ,0x04 }, {  34700/*100 kHz*/ ,0x00 ,0x04 }, {  34900/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x01 ,0x0F }, {  34300/*100 kHz*/ ,0x01 ,0x0F }, {  34500/*100 kHz*/ ,0x01 ,0x0F }, {  34700/*100 kHz*/ ,0x01 ,0x0F }, {  34900/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x02 ,0x00 }, {  34300/*100 kHz*/ ,0x02 ,0x00 }, {  34500/*100 kHz*/ ,0x02 ,0x00 }, {  34700/*100 kHz*/ ,0x02 ,0x00 }, {  34900/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x03 ,0x00 }, {  34300/*100 kHz*/ ,0x03 ,0x00 }, {  34500/*100 kHz*/ ,0x03 ,0x00 }, {  34700/*100 kHz*/ ,0x03 ,0x00 }, {  34900/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x01 ,0x00 }, {  34300/*100 kHz*/ ,0x01 ,0x00 }, {  34500/*100 kHz*/ ,0x01 ,0x00 }, {  34700/*100 kHz*/ ,0x01 ,0x00 }, {  34900/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34100/*100 kHz*/ ,0x1C ,0x38 }, {  34300/*100 kHz*/ ,0x1C ,0x38 }, {  34500/*100 kHz*/ ,0x1C ,0x38 }, {  34700/*100 kHz*/ ,0x1C ,0x38 }, {  34900/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34100/*100 kHz*/ ,0x01 ,0x01 }, {  34300/*100 kHz*/ ,0x01 ,0x01 }, {  34500/*100 kHz*/ ,0x01 ,0x01 }, {  34700/*100 kHz*/ ,0x01 ,0x01 }, {  34900/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band25_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x00 ,0x6a }, {  18663/*100 kHz*/ ,0x00 ,0x6a }, {  18825/*100 kHz*/ ,0x00 ,0x6a }, {  18988/*100 kHz*/ ,0x00 ,0x6a }, {  19150/*100 kHz*/ ,0x00 ,0x6a },} }, // PA path sel
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x01 ,0x00 }, {  18663/*100 kHz*/ ,0x01 ,0x00 }, {  18825/*100 kHz*/ ,0x01 ,0x00 }, {  18988/*100 kHz*/ ,0x01 ,0x00 }, {  19150/*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x03 ,0x00 }, {  18663/*100 kHz*/ ,0x03 ,0x00 }, {  18825/*100 kHz*/ ,0x03 ,0x00 }, {  18988/*100 kHz*/ ,0x03 ,0x00 }, {  19150/*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x00 ,0x00 }, {  18663/*100 kHz*/ ,0x00 ,0x00 }, {  18825/*100 kHz*/ ,0x00 ,0x00 }, {  18988/*100 kHz*/ ,0x00 ,0x00 }, {  19150/*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18500/*100 kHz*/ ,0x00 ,0x3E }, {  18663/*100 kHz*/ ,0x00 ,0x3E }, {  18825/*100 kHz*/ ,0x00 ,0x3E }, {  18988/*100 kHz*/ ,0x00 ,0x3E }, {  19150/*100 kHz*/ ,0x00 ,0x3E },} }, // ASM path sel and CPL on
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band26_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },             
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x00 ,0x6a }, {  8227 /*100 kHz*/ ,0x00 ,0x6a }, {  8315 /*100 kHz*/ ,0x00 ,0x6a }, {  8402 /*100 kHz*/ ,0x00 ,0x6a }, {  8490 /*100 kHz*/ ,0x00 ,0x6a },} }, // PA path sel                            
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x01 ,0x00 }, {  8227 /*100 kHz*/ ,0x01 ,0x00 }, {  8315 /*100 kHz*/ ,0x01 ,0x00 }, {  8402 /*100 kHz*/ ,0x01 ,0x00 }, {  8490 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x03 ,0x00 }, {  8227 /*100 kHz*/ ,0x03 ,0x00 }, {  8315 /*100 kHz*/ ,0x03 ,0x00 }, {  8402 /*100 kHz*/ ,0x03 ,0x00 }, {  8490 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x00 ,0x00 }, {  8227 /*100 kHz*/ ,0x00 ,0x00 }, {  8315 /*100 kHz*/ ,0x00 ,0x00 }, {  8402 /*100 kHz*/ ,0x00 ,0x00 }, {  8490 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                         
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8140 /*100 kHz*/ ,0x00 ,0x35 }, {  8227 /*100 kHz*/ ,0x00 ,0x35 }, {  8315 /*100 kHz*/ ,0x00 ,0x35 }, {  8402 /*100 kHz*/ ,0x00 ,0x35 }, {  8490 /*100 kHz*/ ,0x00 ,0x35 },} }, // ASM path sel and CPL on                           
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band27_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x00 , 0x07 }, {  8113 /*100 kHz*/ ,0x00 , 0x07 }, {  8155 /*100 kHz*/ ,0x00 , 0x07 }, {  8198 /*100 kHz*/ ,0x00 , 0x07 }, {  8240 /*100 kHz*/ ,0x00 , 0x07 },} }, // PA enable                             
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x01 , 0x00 }, {  8113 /*100 kHz*/ ,0x01 , 0x00 }, {  8155 /*100 kHz*/ ,0x01 , 0x00 }, {  8198 /*100 kHz*/ ,0x01 , 0x00 }, {  8240 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x03 , 0x00 }, {  8113 /*100 kHz*/ ,0x03 , 0x00 }, {  8155 /*100 kHz*/ ,0x03 , 0x00 }, {  8198 /*100 kHz*/ ,0x03 , 0x00 }, {  8240 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x04 , 0x08 }, {  8113 /*100 kHz*/ ,0x04 , 0x08 }, {  8155 /*100 kHz*/ ,0x04 , 0x08 }, {  8198 /*100 kHz*/ ,0x04 , 0x08 }, {  8240 /*100 kHz*/ ,0x04 , 0x08 },} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x00 , 0x00 }, {  8113 /*100 kHz*/ ,0x00 , 0x00 }, {  8155 /*100 kHz*/ ,0x00 , 0x00 }, {  8198 /*100 kHz*/ ,0x00 , 0x00 }, {  8240 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x04 , 0x00 }, {  8113 /*100 kHz*/ ,0x04 , 0x00 }, {  8155 /*100 kHz*/ ,0x04 , 0x00 }, {  8198 /*100 kHz*/ ,0x04 , 0x00 }, {  8240 /*100 kHz*/ ,0x04 , 0x00 },} }, // ASM coupler disable                   
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x02 , 0x07 }, {  8113 /*100 kHz*/ ,0x02 , 0x07 }, {  8155 /*100 kHz*/ ,0x02 , 0x07 }, {  8198 /*100 kHz*/ ,0x02 , 0x07 }, {  8240 /*100 kHz*/ ,0x02 , 0x07 },} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x02 , 0x00 }, {  8113 /*100 kHz*/ ,0x02 , 0x00 }, {  8155 /*100 kHz*/ ,0x02 , 0x00 }, {  8198 /*100 kHz*/ ,0x02 , 0x00 }, {  8240 /*100 kHz*/ ,0x02 , 0x00 },} }, // ASM TRX off (at win off, valid for 92)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                            
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x14 }, {  7142 /*100 kHz*/ ,0x00 ,0x14 }, {  7255 /*100 kHz*/ ,0x00 ,0x0C }, {  7367 /*100 kHz*/ ,0x00 ,0x0C }, {  7480 /*100 kHz*/ ,0x00 ,0x0C },} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x00 }, {  7142 /*100 kHz*/ ,0x01 ,0x00 }, {  7255 /*100 kHz*/ ,0x01 ,0x00 }, {  7367 /*100 kHz*/ ,0x01 ,0x00 }, {  7480 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                              
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x03 ,0x00 }, {  7142 /*100 kHz*/ ,0x03 ,0x00 }, {  7255 /*100 kHz*/ ,0x03 ,0x00 }, {  7367 /*100 kHz*/ ,0x03 ,0x00 }, {  7480 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x00 }, {  7142 /*100 kHz*/ ,0x00 ,0x00 }, {  7255 /*100 kHz*/ ,0x00 ,0x00 }, {  7367 /*100 kHz*/ ,0x00 ,0x00 }, {  7480 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                     
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x03 }, {  7142 /*100 kHz*/ ,0x00 ,0x03 }, {  7255 /*100 kHz*/ ,0x00 ,0x02 }, {  7367 /*100 kHz*/ ,0x00 ,0x02 }, {  7480 /*100 kHz*/ ,0x00 ,0x02 },} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band30_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x1C ,0x38 }, { 23075 /*100 kHz*/ ,0x1C ,0x38 }, { 23100 /*100 kHz*/ ,0x1C ,0x38 }, { 23125 /*100 kHz*/ ,0x1C ,0x38 }, { 23150 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x00 ,0x0D }, { 23075 /*100 kHz*/ ,0x00 ,0x0D }, { 23100 /*100 kHz*/ ,0x00 ,0x0D }, { 23125 /*100 kHz*/ ,0x00 ,0x0D }, { 23150 /*100 kHz*/ ,0x00 ,0x0D },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x01 ,0x00 }, { 23075 /*100 kHz*/ ,0x01 ,0x00 }, { 23100 /*100 kHz*/ ,0x01 ,0x00 }, { 23125 /*100 kHz*/ ,0x01 ,0x00 }, { 23150 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x00 ,0x00 }, { 23075 /*100 kHz*/ ,0x00 ,0x00 }, { 23100 /*100 kHz*/ ,0x00 ,0x00 }, { 23125 /*100 kHz*/ ,0x00 ,0x00 }, { 23150 /*100 kHz*/ ,0x00 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23050 /*100 kHz*/ ,0x1C ,0x38 }, { 23075 /*100 kHz*/ ,0x1C ,0x38 }, { 23100 /*100 kHz*/ ,0x1C ,0x38 }, { 23125 /*100 kHz*/ ,0x1C ,0x38 }, { 23150 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23050 /*100 kHz*/ ,0x00 ,0x09 }, { 23075 /*100 kHz*/ ,0x00 ,0x09 }, { 23100 /*100 kHz*/ ,0x00 ,0x09 }, { 23125 /*100 kHz*/ ,0x00 ,0x09 }, { 23150 /*100 kHz*/ ,0x00 ,0x09 },} },
-   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band32_MIPI_TX_DATA_SetDefault[] =
-//{
-//   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-//   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x1C ,0x38 }, {  7032 /*100 kHz*/ ,0x1C ,0x38 }, {  7075 /*100 kHz*/ ,0x1C ,0x38 }, {  7117 /*100 kHz*/ ,0x1C ,0x38 }, {  7160 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-//   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 ,0x04 }, {  7032 /*100 kHz*/ ,0x00 ,0x04 }, {  7075 /*100 kHz*/ ,0x00 ,0x04 }, {  7117 /*100 kHz*/ ,0x00 ,0x04 }, {  7160 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-//   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 ,0x0F }, {  7032 /*100 kHz*/ ,0x01 ,0x0F }, {  7075 /*100 kHz*/ ,0x01 ,0x0F }, {  7117 /*100 kHz*/ ,0x01 ,0x0F }, {  7160 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-//   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x02 ,0x00 }, {  7032 /*100 kHz*/ ,0x02 ,0x00 }, {  7075 /*100 kHz*/ ,0x02 ,0x00 }, {  7117 /*100 kHz*/ ,0x02 ,0x00 }, {  7160 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-//   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x03 ,0x00 }, {  7032 /*100 kHz*/ ,0x03 ,0x00 }, {  7075 /*100 kHz*/ ,0x03 ,0x00 }, {  7117 /*100 kHz*/ ,0x03 ,0x00 }, {  7160 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-//   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 ,0x00 }, {  7032 /*100 kHz*/ ,0x01 ,0x00 }, {  7075 /*100 kHz*/ ,0x01 ,0x00 }, {  7117 /*100 kHz*/ ,0x01 ,0x00 }, {  7160 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-//   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x1C ,0x38 }, {  7032 /*100 kHz*/ ,0x1C ,0x38 }, {  7075 /*100 kHz*/ ,0x1C ,0x38 }, {  7117 /*100 kHz*/ ,0x1C ,0x38 }, {  7160 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-//   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x01 ,0x01 }, {  7032 /*100 kHz*/ ,0x01 ,0x01 }, {  7075 /*100 kHz*/ ,0x01 ,0x01 }, {  7117 /*100 kHz*/ ,0x01 ,0x01 }, {  7160 /*100 kHz*/ ,0x01 ,0x01 },} },
-//   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-//};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band34_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  20100/*100 kHz*/ ,0x00 ,0x0F}, {  20138/*100 kHz*/ ,0x00 ,0x0F}, {  20175/*100 kHz*/ ,0x00 ,0x0F}, {  20213/*100 kHz*/ ,0x00 ,0x0F}, {  20250/*100 kHz*/ ,0x00 ,0x0F},} }, // PA path sel
-   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  20100/*100 kHz*/ ,0x00 ,0x00}, {  20138/*100 kHz*/ ,0x00 ,0x00}, {  20175/*100 kHz*/ ,0x00 ,0x00}, {  20213/*100 kHz*/ ,0x00 ,0x00}, {  20250/*100 kHz*/ ,0x00 ,0x00},} }, // PA bias
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA_SetDefault[] =
-//{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x36}, { 25825 /*100 kHz*/ ,0x00 , 0x36}, { 25950 /*100 kHz*/ ,0x00 , 0x36}, { 26075 /*100 kHz*/ ,0x00 , 0x36}, { 26200 /*100 kHz*/ ,0x00 , 0x36},} }, // PA enable                             
-  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x60}, { 25825 /*100 kHz*/ ,0x03 , 0x60}, { 25950 /*100 kHz*/ ,0x03 , 0x60}, { 26075 /*100 kHz*/ ,0x03 , 0x60}, { 26200 /*100 kHz*/ ,0x03 , 0x60},} }, // ASM TRX on                            
-  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-//};      
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 ,0x64}, { 25825 /*100 kHz*/ ,0x00 ,0x64}, { 25950 /*100 kHz*/ ,0x00 ,0x64}, { 26075 /*100 kHz*/ ,0x00 ,0x64}, { 26200 /*100 kHz*/ ,0x00 ,0x64},} }, // PA path sel                             
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 ,0x00}, { 25825 /*100 kHz*/ ,0x01 ,0x00}, { 25950 /*100 kHz*/ ,0x01 ,0x00}, { 26075 /*100 kHz*/ ,0x01 ,0x00}, { 26200 /*100 kHz*/ ,0x01 ,0x00},} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x02 ,0x00}, { 25825 /*100 kHz*/ ,0x02 ,0x00}, { 25950 /*100 kHz*/ ,0x02 ,0x00}, { 26075 /*100 kHz*/ ,0x02 ,0x00}, { 26200 /*100 kHz*/ ,0x02 ,0x00},} }, // PA bias 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 ,0x00}, { 25825 /*100 kHz*/ ,0x03 ,0x00}, { 25950 /*100 kHz*/ ,0x03 ,0x00}, { 26075 /*100 kHz*/ ,0x03 ,0x00}, { 26200 /*100 kHz*/ ,0x03 ,0x00},} }, // PA HB RX Switch off                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 ,0x00}, { 25825 /*100 kHz*/ ,0x00 ,0x00}, { 25950 /*100 kHz*/ ,0x00 ,0x00}, { 26075 /*100 kHz*/ ,0x00 ,0x00}, { 26200 /*100 kHz*/ ,0x00 ,0x00},} }, // PA disable  
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x00 ,0x18}, { 25825 /*100 kHz*/ ,0x00 ,0x18}, { 25950 /*100 kHz*/ ,0x00 ,0x18}, { 26075 /*100 kHz*/ ,0x00 ,0x18}, { 26200 /*100 kHz*/ ,0x00 ,0x18},} }, // ASM path sel and CPL on                           
-   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};      
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                            
-   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18800 /*100 kHz*/ ,0x00 ,0x0F}, { 18900 /*100 kHz*/ ,0x00 ,0x0F}, { 19000 /*100 kHz*/ ,0x00 ,0x0F}, { 19100 /*100 kHz*/ ,0x00 ,0x0F}, { 19200 /*100 kHz*/ ,0x00 ,0x0F},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18800 /*100 kHz*/ ,0x00 ,0x00}, { 18900 /*100 kHz*/ ,0x00 ,0x00}, { 19000 /*100 kHz*/ ,0x00 ,0x00}, { 19100 /*100 kHz*/ ,0x00 ,0x00}, { 19200 /*100 kHz*/ ,0x00 ,0x00},} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_TX_DATA_SetDefault[] =
-{                                                                                                                                                                                                                                                                
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x5C}, { 23250 /*100 kHz*/ ,0x00 , 0x5C}, { 23500 /*100 kHz*/ ,0x00 , 0x5C}, { 23750 /*100 kHz*/ ,0x00 , 0x5C}, { 24000 /*100 kHz*/ ,0x00 , 0x5C},} }, // PA path sel                             
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x02 , 0x00}, { 23250 /*100 kHz*/ ,0x02 , 0x00}, { 23500 /*100 kHz*/ ,0x02 , 0x00}, { 23750 /*100 kHz*/ ,0x02 , 0x00}, { 24000 /*100 kHz*/ ,0x02 , 0x00},} }, // PA bias
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                                               
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x00 , 0x10}, { 23250 /*100 kHz*/ ,0x00 , 0x10}, { 23500 /*100 kHz*/ ,0x00 , 0x10}, { 23750 /*100 kHz*/ ,0x00 , 0x10}, { 24000 /*100 kHz*/ ,0x00 , 0x10},} }, // ASM path sel and CPL on                           
-   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};  
-
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_TX_DATA_SetDefault[] =
-{                                                                                                                                                                                                                                                                
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x64}, { 25445 /*100 kHz*/  ,0x00 , 0x64}, { 25930 /*100 kHz*/ ,0x00 , 0x64}, { 26415 /*100 kHz*/ ,0x00 , 0x64}, { 26900 /*100 kHz*/ ,0x00 , 0x64},} }, // PA path sel                              
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x02 , 0x00}, { 25445 /*100 kHz*/  ,0x02 , 0x00}, { 25930 /*100 kHz*/ ,0x02 , 0x00}, { 26415 /*100 kHz*/ ,0x02 , 0x00}, { 26900 /*100 kHz*/ ,0x02 , 0x00},} }, // PA bias
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off                                
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                                             
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x00 , 0x18}, { 25445 /*100 kHz*/  ,0x00 , 0x18}, { 25930 /*100 kHz*/ ,0x00 , 0x18}, { 26415 /*100 kHz*/ ,0x00 , 0x18}, { 26900 /*100 kHz*/ ,0x00 , 0x18},} }, // ASM path sel and CPL on                            
-   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};
-
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band42_MIPI_TX_DATA_SetDefault[] =
-{
-//temp change PA0 to fix build error
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x00 , 0x07 }, {  34500/*100 kHz*/ ,0x00 , 0x07 }, {  35000/*100 kHz*/ ,0x00 , 0x07 }, {  35500/*100 kHz*/ ,0x00 , 0x07 }, {  36000/*100 kHz*/ ,0x00 , 0x07 },} }, // PA enable                             
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x01 , 0x00 }, {  34500/*100 kHz*/ ,0x01 , 0x00 }, {  35000/*100 kHz*/ ,0x01 , 0x00 }, {  35500/*100 kHz*/ ,0x01 , 0x00 }, {  36000/*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                                          
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x04 , 0x18 }, {  34500/*100 kHz*/ ,0x04 , 0x18 }, {  35000/*100 kHz*/ ,0x04 , 0x18 }, {  35500/*100 kHz*/ ,0x04 , 0x18 }, {  36000/*100 kHz*/ ,0x04 , 0x18 },} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 , 0x00 }, {  34500/*100 kHz*/ ,0x00 , 0x00 }, {  35000/*100 kHz*/ ,0x00 , 0x00 }, {  35500/*100 kHz*/ ,0x00 , 0x00 }, {  36000/*100 kHz*/ ,0x00 , 0x00 },} }, // DRX ASM off (for joint CA isolation)
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x00 , 0x00 }, {  34500/*100 kHz*/ ,0x00 , 0x00 }, {  35000/*100 kHz*/ ,0x00 , 0x00 }, {  35500/*100 kHz*/ ,0x00 , 0x00 }, {  36000/*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x04 , 0x00 }, {  34500/*100 kHz*/ ,0x04 , 0x00 }, {  35000/*100 kHz*/ ,0x04 , 0x00 }, {  35500/*100 kHz*/ ,0x04 , 0x00 }, {  36000/*100 kHz*/ ,0x04 , 0x00 },} }, // ASM coupler disable                   
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x03 , 0x60 }, {  34500/*100 kHz*/ ,0x03 , 0x60 }, {  35000/*100 kHz*/ ,0x03 , 0x60 }, {  35500/*100 kHz*/ ,0x03 , 0x60 }, {  36000/*100 kHz*/ ,0x03 , 0x60 },} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x03 , 0x00 }, {  34500/*100 kHz*/ ,0x03 , 0x00 }, {  35000/*100 kHz*/ ,0x03 , 0x00 }, {  35500/*100 kHz*/ ,0x03 , 0x00 }, {  36000/*100 kHz*/ ,0x03 , 0x00 },} }, // ASM TRX off (TDD at Tx off)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band43_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x00 ,0x04 }, {  36500/*100 kHz*/ ,0x00 ,0x04 }, {  37000/*100 kHz*/ ,0x00 ,0x04 }, {  37500/*100 kHz*/ ,0x00 ,0x04 }, {  38000/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x01 ,0x0F }, {  36500/*100 kHz*/ ,0x01 ,0x0F }, {  37000/*100 kHz*/ ,0x01 ,0x0F }, {  37500/*100 kHz*/ ,0x01 ,0x0F }, {  38000/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x02 ,0x00 }, {  36500/*100 kHz*/ ,0x02 ,0x00 }, {  37000/*100 kHz*/ ,0x02 ,0x00 }, {  37500/*100 kHz*/ ,0x02 ,0x00 }, {  38000/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x03 ,0x00 }, {  36500/*100 kHz*/ ,0x03 ,0x00 }, {  37000/*100 kHz*/ ,0x03 ,0x00 }, {  37500/*100 kHz*/ ,0x03 ,0x00 }, {  38000/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x01 ,0x00 }, {  36500/*100 kHz*/ ,0x01 ,0x00 }, {  37000/*100 kHz*/ ,0x01 ,0x00 }, {  37500/*100 kHz*/ ,0x01 ,0x00 }, {  38000/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x01 }, {  36500/*100 kHz*/ ,0x01 ,0x01 }, {  37000/*100 kHz*/ ,0x01 ,0x01 }, {  37500/*100 kHz*/ ,0x01 ,0x01 }, {  38000/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band44_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x04 }, {  7280 /*100 kHz*/ ,0x00 ,0x04 }, {  7530 /*100 kHz*/ ,0x00 ,0x04 }, {  7780 /*100 kHz*/ ,0x00 ,0x04 }, {  8030 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x0F }, {  7280 /*100 kHz*/ ,0x01 ,0x0F }, {  7530 /*100 kHz*/ ,0x01 ,0x0F }, {  7780 /*100 kHz*/ ,0x01 ,0x0F }, {  8030 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x02 ,0x00 }, {  7280 /*100 kHz*/ ,0x02 ,0x00 }, {  7530 /*100 kHz*/ ,0x02 ,0x00 }, {  7780 /*100 kHz*/ ,0x02 ,0x00 }, {  8030 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x03 ,0x00 }, {  7280 /*100 kHz*/ ,0x03 ,0x00 }, {  7530 /*100 kHz*/ ,0x03 ,0x00 }, {  7780 /*100 kHz*/ ,0x03 ,0x00 }, {  8030 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x00 }, {  7280 /*100 kHz*/ ,0x01 ,0x00 }, {  7530 /*100 kHz*/ ,0x01 ,0x00 }, {  7780 /*100 kHz*/ ,0x01 ,0x00 }, {  8030 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x01 }, {  7280 /*100 kHz*/ ,0x01 ,0x01 }, {  7530 /*100 kHz*/ ,0x01 ,0x01 }, {  7780 /*100 kHz*/ ,0x01 ,0x01 }, {  8030 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band66_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x1C ,0x38 }, {  17275/*100 kHz*/ ,0x1C ,0x38 }, {  17450/*100 kHz*/ ,0x1C ,0x38 }, {  17625/*100 kHz*/ ,0x1C ,0x38 }, {  17800/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x00 ,0x04 }, {  17275/*100 kHz*/ ,0x00 ,0x04 }, {  17450/*100 kHz*/ ,0x00 ,0x04 }, {  17625/*100 kHz*/ ,0x00 ,0x04 }, {  17800/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x01 ,0x0F }, {  17275/*100 kHz*/ ,0x01 ,0x0F }, {  17450/*100 kHz*/ ,0x01 ,0x0F }, {  17625/*100 kHz*/ ,0x01 ,0x0F }, {  17800/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x02 ,0x00 }, {  17275/*100 kHz*/ ,0x02 ,0x00 }, {  17450/*100 kHz*/ ,0x02 ,0x00 }, {  17625/*100 kHz*/ ,0x02 ,0x00 }, {  17800/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x03 ,0x00 }, {  17275/*100 kHz*/ ,0x03 ,0x00 }, {  17450/*100 kHz*/ ,0x03 ,0x00 }, {  17625/*100 kHz*/ ,0x03 ,0x00 }, {  17800/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x01 ,0x00 }, {  17275/*100 kHz*/ ,0x01 ,0x00 }, {  17450/*100 kHz*/ ,0x01 ,0x00 }, {  17625/*100 kHz*/ ,0x01 ,0x00 }, {  17800/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17100/*100 kHz*/ ,0x1C ,0x38 }, {  17275/*100 kHz*/ ,0x1C ,0x38 }, {  17450/*100 kHz*/ ,0x1C ,0x38 }, {  17625/*100 kHz*/ ,0x1C ,0x38 }, {  17800/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17100/*100 kHz*/ ,0x01 ,0x01 }, {  17275/*100 kHz*/ ,0x01 ,0x01 }, {  17450/*100 kHz*/ ,0x01 ,0x01 }, {  17625/*100 kHz*/ ,0x01 ,0x01 }, {  17800/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band71_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband- { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x1C ,0x38 }, {  6720 /*100 kHz*/ ,0x1C ,0x38 }, {  6810 /*100 kHz*/ ,0x1C ,0x38 }, {  6900 /*100 kHz*/ ,0x1C ,0x38 }, {  6980 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode   
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x00 ,0x04 }, {  6720 /*100 kHz*/ ,0x00 ,0x04 }, {  6810 /*100 kHz*/ ,0x00 ,0x04 }, {  6900 /*100 kHz*/ ,0x00 ,0x04 }, {  6980 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel   
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x01 ,0x0F }, {  6720 /*100 kHz*/ ,0x01 ,0x0F }, {  6810 /*100 kHz*/ ,0x01 ,0x0F }, {  6900 /*100 kHz*/ ,0x01 ,0x0F }, {  6980 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x02 ,0x00 }, {  6720 /*100 kHz*/ ,0x02 ,0x00 }, {  6810 /*100 kHz*/ ,0x02 ,0x00 }, {  6900 /*100 kHz*/ ,0x02 ,0x00 }, {  6980 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref   
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x03 ,0x00 }, {  6720 /*100 kHz*/ ,0x03 ,0x00 }, {  6810 /*100 kHz*/ ,0x03 ,0x00 }, {  6900 /*100 kHz*/ ,0x03 ,0x00 }, {  6980 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref   
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x01 ,0x00 }, {  6720 /*100 kHz*/ ,0x01 ,0x00 }, {  6810 /*100 kHz*/ ,0x01 ,0x00 }, {  6900 /*100 kHz*/ ,0x01 ,0x00 }, {  6980 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable   
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6630 /*100 kHz*/ ,0x1C ,0x38 }, {  6720 /*100 kHz*/ ,0x1C ,0x38 }, {  6810 /*100 kHz*/ ,0x1C ,0x38 }, {  6900 /*100 kHz*/ ,0x1C ,0x38 }, {  6980 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6630 /*100 kHz*/ ,0x01 ,0x01 }, {  6720 /*100 kHz*/ ,0x01 ,0x01 }, {  6810 /*100 kHz*/ ,0x01 ,0x01 }, {  6900 /*100 kHz*/ ,0x01 ,0x01 }, {  6980 /*100 kHz*/ ,0x01 ,0x01 },} }, 
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_FILTER_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, // ASM PM_Trig: normal mode
-};
-
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_FILTER_TX_DATA_SetDefault[] =
-//{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x3E}, { 25825 /*100 kHz*/ ,0x00 , 0x3E}, { 25950 /*100 kHz*/ ,0x00 , 0x3E}, { 26075 /*100 kHz*/ ,0x00 , 0x3E}, { 26200 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
-  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x20}, { 25825 /*100 kHz*/ ,0x03 , 0x20}, { 25950 /*100 kHz*/ ,0x03 , 0x20}, { 26075 /*100 kHz*/ ,0x03 , 0x20}, { 26200 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
-  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-//};                                                                                                                                                                                                                                                     
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_FILTER_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x02 , 0x00}, { 25825 /*100 kHz*/ ,0x02 , 0x00}, { 25950 /*100 kHz*/ ,0x02 , 0x00}, { 26075 /*100 kHz*/ ,0x02 , 0x00}, { 26200 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x3E}, { 25825 /*100 kHz*/ ,0x00 , 0x3E}, { 25950 /*100 kHz*/ ,0x00 , 0x3E}, { 26075 /*100 kHz*/ ,0x00 , 0x3E}, { 26200 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation)
-   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x20}, { 25825 /*100 kHz*/ ,0x03 , 0x20}, { 25950 /*100 kHz*/ ,0x03 , 0x20}, { 26075 /*100 kHz*/ ,0x03 , 0x20}, { 26200 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};                                                                                                                                                                                                                                                     
-                                                                                                                                                                                                                                                                                                        
-                                                                                                                                                                                                                                                                 
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
-//{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x4E}, { 23250 /*100 kHz*/ ,0x00 , 0x4E}, { 23500 /*100 kHz*/ ,0x00 , 0x4E}, { 23750 /*100 kHz*/ ,0x00 , 0x4E}, { 24000 /*100 kHz*/ ,0x00 , 0x4E},} }, // PA enable                             
-  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x18}, { 23250 /*100 kHz*/ ,0x04 , 0x18}, { 23500 /*100 kHz*/ ,0x04 , 0x18}, { 23750 /*100 kHz*/ ,0x04 , 0x18}, { 24000 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x00}, { 23250 /*100 kHz*/ ,0x04 , 0x00}, { 23500 /*100 kHz*/ ,0x04 , 0x00}, { 23750 /*100 kHz*/ ,0x04 , 0x00}, { 24000 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x40}, { 23250 /*100 kHz*/ ,0x03 , 0x40}, { 23500 /*100 kHz*/ ,0x03 , 0x40}, { 23750 /*100 kHz*/ ,0x03 , 0x40}, { 24000 /*100 kHz*/ ,0x03 , 0x40},} }, // ASM TRX on                            
-  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-//};
-
-                                                                                                                                                                                                                                                                 
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x02 , 0x00}, { 23250 /*100 kHz*/ ,0x02 , 0x00}, { 23500 /*100 kHz*/ ,0x02 , 0x00}, { 23750 /*100 kHz*/ ,0x02 , 0x00}, { 24000 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x4E}, { 23250 /*100 kHz*/ ,0x00 , 0x4E}, { 23500 /*100 kHz*/ ,0x00 , 0x4E}, { 23750 /*100 kHz*/ ,0x00 , 0x4E}, { 24000 /*100 kHz*/ ,0x00 , 0x4E},} }, // PA enable                             
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x18}, { 23250 /*100 kHz*/ ,0x04 , 0x18}, { 23500 /*100 kHz*/ ,0x04 , 0x18}, { 23750 /*100 kHz*/ ,0x04 , 0x18}, { 24000 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation) 
-   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x00}, { 23250 /*100 kHz*/ ,0x04 , 0x00}, { 23500 /*100 kHz*/ ,0x04 , 0x00}, { 23750 /*100 kHz*/ ,0x04 , 0x00}, { 24000 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x40}, { 23250 /*100 kHz*/ ,0x03 , 0x40}, { 23500 /*100 kHz*/ ,0x03 , 0x40}, { 23750 /*100 kHz*/ ,0x03 , 0x40}, { 24000 /*100 kHz*/ ,0x03 , 0x40},} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};                                                                                                                                                                                                                                                        
-                                                                                                                                                                                                                                                                 
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
-//{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x3E}, { 25445 /*100 kHz*/  ,0x00 , 0x3E}, { 25930 /*100 kHz*/ ,0x00 , 0x3E}, { 26415 /*100 kHz*/ ,0x00 , 0x3E}, { 26900 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
-  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x18}, { 25445 /*100 kHz*/  ,0x04 , 0x18}, { 25930 /*100 kHz*/ ,0x04 , 0x18}, { 26415 /*100 kHz*/ ,0x04 , 0x18}, { 26900 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x00}, { 25445 /*100 kHz*/  ,0x04 , 0x00}, { 25930 /*100 kHz*/ ,0x04 , 0x00}, { 26415 /*100 kHz*/ ,0x04 , 0x00}, { 26900 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x20}, { 25445 /*100 kHz*/  ,0x03 , 0x20}, { 25930 /*100 kHz*/ ,0x03 , 0x20}, { 26415 /*100 kHz*/ ,0x03 , 0x20}, { 26900 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
-  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-//};
-
-                                                                                                                                                                                                                                                                 
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x02 , 0x00}, { 25445 /*100 kHz*/  ,0x02 , 0x00}, { 25930 /*100 kHz*/ ,0x02 , 0x00}, { 26415 /*100 kHz*/ ,0x02 , 0x00}, { 26900 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x3E}, { 25445 /*100 kHz*/  ,0x00 , 0x3E}, { 25930 /*100 kHz*/ ,0x00 , 0x3E}, { 26415 /*100 kHz*/ ,0x00 , 0x3E}, { 26900 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x18}, { 25445 /*100 kHz*/  ,0x04 , 0x18}, { 25930 /*100 kHz*/ ,0x04 , 0x18}, { 26415 /*100 kHz*/ ,0x04 , 0x18}, { 26900 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation)
-   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x00}, { 25445 /*100 kHz*/  ,0x04 , 0x00}, { 25930 /*100 kHz*/ ,0x04 , 0x00}, { 26415 /*100 kHz*/ ,0x04 , 0x00}, { 26900 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x20}, { 25445 /*100 kHz*/  ,0x03 , 0x20}, { 25930 /*100 kHz*/ ,0x03 , 0x20}, { 26415 /*100 kHz*/ ,0x03 , 0x20}, { 26900 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};
-
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(5)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_TPC_EVENT_SetDefault[] =
-//{
-//   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-//   /*                        { start, stop },                      ( us )        */
-//   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
-//   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   //{ /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },    
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_TABLE_T LTE_BandNone_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band1_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band2_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band3_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band4_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band5_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band7_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band8_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band9_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band11_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band12_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band13_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band17_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band18_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band19_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band20_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band21_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band22_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band25_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band26_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band27_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band28_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band30_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-//LTE_MIPI_DATA_TABLE_T LTE_Band32_MIPI_TPC_DATA_SetDefault[] =
-//{
-//   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-//   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-//   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-//   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-//   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-//};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band34_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias  
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
-   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
-   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band39_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
-   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
-   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band41_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
-   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
-   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band42_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   //{/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band43_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band44_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band66_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band71_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      19200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19350, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19650, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      18500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      18650, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      18800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      18950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      19100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17287, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17475, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17662, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17850, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17212, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17325, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17437, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17550, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8240, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8302, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8365, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8427, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0xAF},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8490, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25175, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25350, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25525, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8887, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8975, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       9062, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       9150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band9_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       17499, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17587, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17674, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17762, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17849, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band11_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       14279, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14329, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14379, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14429, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14479, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       6990, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-       7032, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-       7075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-       7117, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-       7160, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band13_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7770, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7795, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7820, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7845, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7870, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7040, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},    
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7070, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7130, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7160, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band18_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8188, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8225, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8263, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band19_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8338, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8375, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8413, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8450, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8320, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8395, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8470, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8545, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8620, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band21_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       14479, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14517, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14554, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14592, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14629, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band22_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       34100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band25_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       18500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18663, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18998, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       19150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band26_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8140, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8227, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8315, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8402, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8490, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band27_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8070, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8113, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8155, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8198, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8240, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7142, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7255, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7367, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7480, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band30_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23050, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23125, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band34_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       20100, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20138, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20175, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20213, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20250, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},      
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-      25825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      18800, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      18900, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      19000, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      19100, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      19200, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},  
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23250, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},      
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23750, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      24000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      24960, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25445, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25930, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26415, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},  
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band42_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      34000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      34500, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      35000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      35500, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      36000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band43_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      36000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      36500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      37000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      37500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      38000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band44_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      7030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7280, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7530, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7780, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      8030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band66_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17275, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17450, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17625, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band71_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      6630, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6720, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6810, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6980, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      19200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19350, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19650, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      18500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      18650, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      18800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      18950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17287, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17475, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17662, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17850, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17212, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17325, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17437, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17550, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8240, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8302, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8365, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8427, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8490, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25175, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25350, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25525, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8887, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8975, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       9062, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       9150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band9_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       17499, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17587, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17674, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17762, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17849, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band11_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       14279, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14329, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14379, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14429, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14479, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       6990, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7032, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7117, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7160, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band13_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7770, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7795, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7820, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7845, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7870, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7040, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7070, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7130, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7160, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band18_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8188, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8225, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8263, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band19_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8338, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8375, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8413, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8450, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8320, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8395, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8470, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8545, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8620, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band21_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       14479, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14517, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14554, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14592, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14629, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band22_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       34100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band25_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       18500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18663, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18998, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       19150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band26_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8140, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8227, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8315, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8402, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8490, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band27_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8070, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8113, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8155, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8198, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8240, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7142, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7255, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7367, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7480, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band30_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23050, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23125, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band34_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       20100, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20138, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20175, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20213, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20250, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      26075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      26200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      18800, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      18900, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19000, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19100, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19200, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      23250, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      23500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      23750, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      24000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      24960, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25445, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25930, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      26415, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      26900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band42_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      34000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      34500, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      35000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      35500, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      36000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band43_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      36000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      36500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      37000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      37500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      38000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band44_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      7030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7280, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7530, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7780, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      8030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band66_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17275, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17450, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17625, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band71_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      6630, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6720, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6810, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6980, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-
-/*special handle for T/Rx calibration, we should force ASM to isolation mode */
-/*Users just need to provide the ASM isolation CW, DSP may use immediate mode*/
-/*to control the MIPI ASM                                                    */
-LTE_MIPI_IMM_DATA_TABLE_T LTE_MIPI_ASM_ISOLATION_DATA_SetDefault[LTE_MIPI_ASM_ISOLATION_DATA_SIZE_SetDefault] =
-{
-   //No.      elm type     , port_sel       , data_seq  ,      USID      , addr  , data , wait_time(us)
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1 , LTE_REG_W , MIPI_USID_PA1_SetDefault , {0x0  , 0x0} , WAITUSCNT(0) }, // Broadcast ID, Standard MIPI, PM_TRIG = normal mode
-   {  LTE_MIPI_END_PATTERN ,              0 ,         0 ,              0 , {0x0  , 0x0} ,           0  },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_FILTER_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-kal_uint32  LTE_MIPI_FILTER_TPC_EVENT_SIZE_TABLE_SetDefault[] =
-{
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR0, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR1, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR2, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR3, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR4, SetDefault)),
-};
-
-LTE_MIPI_EVENT_TABLE_T*  LTE_MIPI_FILTER_TPC_EVENT_TABLE_SetDefault[] =
-{
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR0, SetDefault),
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR1, SetDefault),
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR2, SetDefault),
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR3, SetDefault),
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR4, SetDefault),
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_TABLE_T LTE_BandNone_MIPI_FILTER_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_FILTER_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_FILTER_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band41_MIPI_FILTER_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-kal_uint32  LTE_MIPI_FILTER_TPC_DATA_SIZE_TABLE_SetDefault[] =
-{
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR0, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR1, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR2, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR3, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR4, SetDefault)),
-};
-
-LTE_MIPI_DATA_TABLE_T*  LTE_MIPI_FILTER_TPC_DATA_TABLE_SetDefault[] =
-{
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR0, SetDefault),
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR1, SetDefault),
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR2, SetDefault),
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR3, SetDefault),
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR4, SetDefault),
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
-{
-   /*8714 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-
-      /*8764 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-
-      /*8784 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-
-      /*8804 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-
-      /*8916 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23250, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23750, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      24000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      24960, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25445, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25930, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26415, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-kal_uint32  LTE_MIPI_FILTER_PA_TPC_SECTION_DATA_SIZE_SetDefault[LTE_FILTER_MAX_SUPPORT_BAND_NUM] =
-{
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault)),
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_DEFAULT  LTE_MIPI_FILTER_PA_TPC_SECTION_DATA_SetDefault[LTE_FILTER_MAX_SUPPORT_BAND_NUM] =
-{
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault), BAND_FILTER_INDICATOR0_CCA_Support_SetDefault},
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault), BAND_FILTER_INDICATOR1_CCA_Support_SetDefault},
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault), BAND_FILTER_INDICATOR2_CCA_Support_SetDefault},
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault), BAND_FILTER_INDICATOR3_CCA_Support_SetDefault},
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault), BAND_FILTER_INDICATOR4_CCA_Support_SetDefault},
-};
-
-
-
-/******************************************************************************************/
-/*   !!! DO NOT MODIFY AREA BELOW, NEED TO INCLUDE TOOL GENERATED FILES !!!               */
-/******************************************************************************************/
-
-/**************************************************************************************************************************************************************************************************/
-
-#include "Toolgen/lte_custom_mipi_ref.c"
-
-/**************************************************************************************************************************************************************************************************/
-
+/*****************************************************************************
+*  Copyright Statement:
+*  --------------------
+*  This software is protected by Copyright and the information contained
+*  herein is confidential. The software may not be copied and the information
+*  contained herein may not be used or disclosed except with the written
+*  permission of MediaTek Inc. (C) 2005
+*
+*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
+*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
+*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
+*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
+*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
+*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
+*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
+*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
+*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
+*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
+*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
+*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
+*
+*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
+*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
+*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
+*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
+*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
+*
+*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
+*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
+*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
+*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
+*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
+*
+*****************************************************************************/
+
+/*****************************************************************************
+*
+* Filename:
+* ---------
+*    el1_rf_custom.c
+*
+* Project:
+* --------
+*    MT6291
+*
+* Description:
+* ------------
+*
+*
+* Author:
+* -------
+ * -------
+*
+*============================================================================*/
+
+/*===========================================================================*/
+
+#include "kal_general_types.h"
+#include "lte_custom_rf.h"
+#include "lte_custom_mipi.h"
+
+#include "lte_custom_rf_ca.h"
+#include "lte_custom_mipi_ca.c"
+/*===========================================================================*/
+
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band29_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
+   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
+   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
+   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
+   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
+   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
+   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },,
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x05 }, { 21250 /*100 kHz*/ ,0x00 ,0x05 }, { 21400 /*100 kHz*/ ,0x00 ,0x05 }, { 21550 /*100 kHz*/ ,0x00 ,0x05 }, { 21700 /*100 kHz*/ ,0x00 ,0x05 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x00 }, { 21250 /*100 kHz*/ ,0x00 ,0x00 }, { 21400 /*100 kHz*/ ,0x00 ,0x00 }, { 21550 /*100 kHz*/ ,0x00 ,0x00 }, { 21700 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 19300 /*100 kHz*/ ,0x00 ,0x0D }, { 19450 /*100 kHz*/ ,0x00 ,0x0D }, { 19600 /*100 kHz*/ ,0x00 ,0x0D }, { 19750 /*100 kHz*/ ,0x00 ,0x0D }, { 19900 /*100 kHz*/ ,0x00 ,0x0D },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 19300 /*100 kHz*/ ,0x00 ,0x00 }, { 19450 /*100 kHz*/ ,0x00 ,0x00 }, { 19600 /*100 kHz*/ ,0x00 ,0x00 }, { 19750 /*100 kHz*/ ,0x00 ,0x00 }, { 19900 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} }, 
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} }, 
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18050 /*100 kHz*/ ,0x00 ,0x04 }, { 18238 /*100 kHz*/ ,0x00 ,0x04 }, { 18425 /*100 kHz*/ ,0x00 ,0x04 }, { 18612 /*100 kHz*/ ,0x00 ,0x04 }, { 18800 /*100 kHz*/ ,0x00 ,0x04 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18050 /*100 kHz*/ ,0x00 ,0x00 }, { 18238 /*100 kHz*/ ,0x00 ,0x00 }, { 18425 /*100 kHz*/ ,0x00 ,0x00 }, { 18612 /*100 kHz*/ ,0x00 ,0x00 }, { 18800 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x01 }, { 21212 /*100 kHz*/ ,0x00 ,0x01 }, { 21325 /*100 kHz*/ ,0x00 ,0x01 }, { 21437 /*100 kHz*/ ,0x00 ,0x01 }, { 21550 /*100 kHz*/ ,0x00 ,0x01 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x00 }, { 21212 /*100 kHz*/ ,0x00 ,0x00 }, { 21325 /*100 kHz*/ ,0x00 ,0x00 }, { 21437 /*100 kHz*/ ,0x00 ,0x00 }, { 21550 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8690 /*100 kHz*/ ,0x00 ,0x19 }, {  8753 /*100 kHz*/ ,0x00 ,0x19 }, {  8816 /*100 kHz*/ ,0x00 ,0x19 }, {  8879 /*100 kHz*/ ,0x00 ,0x19 }, {  8940 /*100 kHz*/ ,0x00 ,0x19 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8690 /*100 kHz*/ ,0x00 ,0x00 }, {  8753 /*100 kHz*/ ,0x00 ,0x05 }, {  8816 /*100 kHz*/ ,0x00 ,0x00 }, {  8879 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 26200 /*100 kHz*/  ,0x00 ,0x08}, { 26375 /*100 kHz*/ ,0x00 ,0x08}, { 26550 /*100 kHz*/  ,0x00 ,0x08}, { 26725 /*100 kHz*/  ,0x00 ,0x08}, { 26900 /*100 kHz*/  ,0x00 ,0x08},} }, 
+   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 26200 /*100 kHz*/  ,0x00 ,0x00}, { 26375 /*100 kHz*/ ,0x00 ,0x00}, { 26550 /*100 kHz*/  ,0x00 ,0x00}, { 26725 /*100 kHz*/  ,0x00 ,0x00}, { 26900 /*100 kHz*/  ,0x00 ,0x00},} }, 
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} }, 
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} }, 
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  9250 /*100 kHz*/ ,0x00 ,0x1C }, {  9337 /*100 kHz*/ ,0x00 ,0x1C }, {  9425 /*100 kHz*/ ,0x00 ,0x1C }, {  9512 /*100 kHz*/ ,0x00 ,0x1C }, {  9600 /*100 kHz*/ ,0x00 ,0x1C },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  9250 /*100 kHz*/ ,0x00 ,0x00 }, {  9337 /*100 kHz*/ ,0x00 ,0x00 }, {  9425 /*100 kHz*/ ,0x00 ,0x00 }, {  9512 /*100 kHz*/ ,0x00 ,0x00 }, {  9600 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band9_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x1C ,0x38 }, {  18537/*100 kHz*/ ,0x1C ,0x38 }, {  18624/*100 kHz*/ ,0x1C ,0x38 }, {  18712/*100 kHz*/ ,0x1C ,0x38 }, {  18799/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x01 ,0x01 }, {  18537/*100 kHz*/ ,0x01 ,0x01 }, {  18624/*100 kHz*/ ,0x01 ,0x01 }, {  18712/*100 kHz*/ ,0x01 ,0x01 }, {  18799/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x1C ,0x38 }, {  18537/*100 kHz*/ ,0x1C ,0x38 }, {  18624/*100 kHz*/ ,0x1C ,0x38 }, {  18712/*100 kHz*/ ,0x1C ,0x38 }, {  18799/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x01 ,0x07 }, {  18537/*100 kHz*/ ,0x01 ,0x07 }, {  18624/*100 kHz*/ ,0x01 ,0x07 }, {  18712/*100 kHz*/ ,0x01 ,0x07 }, {  18799/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band11_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x1C ,0x38 }, {  14809/*100 kHz*/ ,0x1C ,0x38 }, {  14859/*100 kHz*/ ,0x1C ,0x38 }, {  14909/*100 kHz*/ ,0x1C ,0x38 }, {  14959/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x01 ,0x01 }, {  14809/*100 kHz*/ ,0x01 ,0x01 }, {  14859/*100 kHz*/ ,0x01 ,0x01 }, {  14909/*100 kHz*/ ,0x01 ,0x01 }, {  14959/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x1C ,0x38 }, {  14809/*100 kHz*/ ,0x1C ,0x38 }, {  14859/*100 kHz*/ ,0x1C ,0x38 }, {  14909/*100 kHz*/ ,0x1C ,0x38 }, {  14959/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x01 ,0x07 }, {  14809/*100 kHz*/ ,0x01 ,0x07 }, {  14859/*100 kHz*/ ,0x01 ,0x07 }, {  14909/*100 kHz*/ ,0x01 ,0x07 }, {  14959/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7290 /*100 kHz*/ ,0x00 ,0x09 }, {  7332 /*100 kHz*/ ,0x00 ,0x09 }, {  7375 /*100 kHz*/ ,0x00 ,0x09 }, {  7417 /*100 kHz*/ ,0x00 ,0x09 }, {  7460 /*100 kHz*/ ,0x00 ,0x09 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7290 /*100 kHz*/ ,0x00 ,0x00 }, {  7332 /*100 kHz*/ ,0x00 ,0x00 }, {  7375 /*100 kHz*/ ,0x00 ,0x00 }, {  7417 /*100 kHz*/ ,0x00 ,0x00 }, {  7460 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7460 /*100 kHz*/ ,0x00 ,0x14 }, {  7485 /*100 kHz*/ ,0x00 ,0x14 }, {  7510 /*100 kHz*/ ,0x00 ,0x14 }, {  7535 /*100 kHz*/ ,0x00 ,0x14 }, {  7560 /*100 kHz*/ ,0x00 ,0x14 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7460 /*100 kHz*/ ,0x00 ,0x00 }, {  7485 /*100 kHz*/ ,0x00 ,0x06 }, {  7510 /*100 kHz*/ ,0x00 ,0x00 }, {  7535 /*100 kHz*/ ,0x00 ,0x00 }, {  7560 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7340 /*100 kHz*/ ,0x00 ,0x09 }, {  7370 /*100 kHz*/ ,0x00 ,0x09 }, {  7400 /*100 kHz*/ ,0x00 ,0x09 }, {  7430 /*100 kHz*/ ,0x00 ,0x09 }, {  7460 /*100 kHz*/ ,0x00 ,0x09 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7340 /*100 kHz*/ ,0x00 ,0x00 }, {  7370 /*100 kHz*/ ,0x00 ,0x00 }, {  7400 /*100 kHz*/ ,0x00 ,0x00 }, {  7430 /*100 kHz*/ ,0x00 ,0x00 }, {  7460 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band18_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x1C ,0x38 }, {  8638 /*100 kHz*/ ,0x1C ,0x38 }, {  8675 /*100 kHz*/ ,0x1C ,0x38 }, {  8713 /*100 kHz*/ ,0x1C ,0x38 }, {  8750 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x01 ,0x01 }, {  8638 /*100 kHz*/ ,0x01 ,0x01 }, {  8675 /*100 kHz*/ ,0x01 ,0x01 }, {  8713 /*100 kHz*/ ,0x01 ,0x01 }, {  8750 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x1C ,0x38 }, {  8638 /*100 kHz*/ ,0x1C ,0x38 }, {  8675 /*100 kHz*/ ,0x1C ,0x38 }, {  8713 /*100 kHz*/ ,0x1C ,0x38 }, {  8750 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x01 ,0x07 }, {  8638 /*100 kHz*/ ,0x01 ,0x07 }, {  8675 /*100 kHz*/ ,0x01 ,0x07 }, {  8713 /*100 kHz*/ ,0x01 ,0x07 }, {  8750 /*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band19_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x1C ,0x38 }, {  8788 /*100 kHz*/ ,0x1C ,0x38 }, {  8825 /*100 kHz*/ ,0x1C ,0x38 }, {  8863 /*100 kHz*/ ,0x1C ,0x38 }, {  8900 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x01 ,0x01 }, {  8788 /*100 kHz*/ ,0x01 ,0x01 }, {  8825 /*100 kHz*/ ,0x01 ,0x01 }, {  8863 /*100 kHz*/ ,0x01 ,0x01 }, {  8900 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x1C ,0x38 }, {  8788 /*100 kHz*/ ,0x1C ,0x38 }, {  8825 /*100 kHz*/ ,0x1C ,0x38 }, {  8863 /*100 kHz*/ ,0x1C ,0x38 }, {  8900 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x01 ,0x07 }, {  8788 /*100 kHz*/ ,0x01 ,0x07 }, {  8825 /*100 kHz*/ ,0x01 ,0x07 }, {  8863 /*100 kHz*/ ,0x01 ,0x07 }, {  8900 /*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7910 /*100 kHz*/ ,0x00 ,0x14 }, {  7985 /*100 kHz*/ ,0x00 ,0x14 }, {  8060 /*100 kHz*/ ,0x00 ,0x14 }, {  8135 /*100 kHz*/ ,0x00 ,0x14 }, {  8210 /*100 kHz*/ ,0x00 ,0x14 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7910 /*100 kHz*/ ,0x00 ,0x00 }, {  7985 /*100 kHz*/ ,0x00 ,0x00 }, {  8060 /*100 kHz*/ ,0x00 ,0x00 }, {  8135 /*100 kHz*/ ,0x00 ,0x00 }, {  8210 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band21_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x1C ,0x38 }, {  14997/*100 kHz*/ ,0x1C ,0x38 }, {  15034/*100 kHz*/ ,0x1C ,0x38 }, {  15072/*100 kHz*/ ,0x1C ,0x38 }, {  15109/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x01 ,0x01 }, {  14997/*100 kHz*/ ,0x01 ,0x01 }, {  15034/*100 kHz*/ ,0x01 ,0x01 }, {  15072/*100 kHz*/ ,0x01 ,0x01 }, {  15109/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x1C ,0x38 }, {  14997/*100 kHz*/ ,0x1C ,0x38 }, {  15034/*100 kHz*/ ,0x1C ,0x38 }, {  15072/*100 kHz*/ ,0x1C ,0x38 }, {  15109/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x01 ,0x07 }, {  14997/*100 kHz*/ ,0x01 ,0x07 }, {  15034/*100 kHz*/ ,0x01 ,0x07 }, {  15072/*100 kHz*/ ,0x01 ,0x07 }, {  15109/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band22_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x1C ,0x38 }, {  35300/*100 kHz*/ ,0x1C ,0x38 }, {  35500/*100 kHz*/ ,0x1C ,0x38 }, {  35700/*100 kHz*/ ,0x1C ,0x38 }, {  35900/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x01 ,0x01 }, {  35300/*100 kHz*/ ,0x01 ,0x01 }, {  35500/*100 kHz*/ ,0x01 ,0x01 }, {  35700/*100 kHz*/ ,0x01 ,0x01 }, {  35900/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x1C ,0x38 }, {  35300/*100 kHz*/ ,0x1C ,0x38 }, {  35500/*100 kHz*/ ,0x1C ,0x38 }, {  35700/*100 kHz*/ ,0x1C ,0x38 }, {  35900/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x01 ,0x07 }, {  35300/*100 kHz*/ ,0x01 ,0x07 }, {  35500/*100 kHz*/ ,0x01 ,0x07 }, {  35700/*100 kHz*/ ,0x01 ,0x07 }, {  35900/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band25_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x3E }, {  19463/*100 kHz*/ ,0x00 ,0x3E }, {  19625/*100 kHz*/ ,0x00 ,0x3E }, {  19788/*100 kHz*/ ,0x00 ,0x3E }, {  19950/*100 kHz*/ ,0x00 ,0x3E },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x0C }, {  19463/*100 kHz*/ ,0x00 ,0x0C }, {  19625/*100 kHz*/ ,0x00 ,0x0C }, {  19788/*100 kHz*/ ,0x00 ,0x0C }, {  19950/*100 kHz*/ ,0x00 ,0x0C },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x00 }, {  19463/*100 kHz*/ ,0x00 ,0x00 }, {  19625/*100 kHz*/ ,0x00 ,0x00 }, {  19788/*100 kHz*/ ,0x00 ,0x00 }, {  19950/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x00 }, {  19463/*100 kHz*/ ,0x00 ,0x00 }, {  19625/*100 kHz*/ ,0x00 ,0x00 }, {  19788/*100 kHz*/ ,0x00 ,0x00 }, {  19950/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band26_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x35 }, {  8677 /*100 kHz*/ ,0x00 ,0x35 }, {  8765 /*100 kHz*/ ,0x00 ,0x35 }, {  8852 /*100 kHz*/ ,0x00 ,0x35 }, {  8940 /*100 kHz*/ ,0x00 ,0x35 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x05 }, {  8677 /*100 kHz*/ ,0x00 ,0x05 }, {  8765 /*100 kHz*/ ,0x00 ,0x05 }, {  8852 /*100 kHz*/ ,0x00 ,0x05 }, {  8940 /*100 kHz*/ ,0x00 ,0x05 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x00 }, {  8677 /*100 kHz*/ ,0x00 ,0x00 }, {  8765 /*100 kHz*/ ,0x00 ,0x00 }, {  8852 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x00 }, {  8677 /*100 kHz*/ ,0x00 ,0x00 }, {  8765 /*100 kHz*/ ,0x00 ,0x00 }, {  8852 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band27_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x02 ,0x07 }, {  8563 /*100 kHz*/ ,0x02 ,0x07 }, {  8605 /*100 kHz*/ ,0x02 ,0x07 }, {  8648 /*100 kHz*/ ,0x02 ,0x07 }, {  8690 /*100 kHz*/ ,0x02 ,0x07 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x01 ,0x04 }, {  8563 /*100 kHz*/ ,0x01 ,0x04 }, {  8605 /*100 kHz*/ ,0x01 ,0x04 }, {  8648 /*100 kHz*/ ,0x01 ,0x04 }, {  8690 /*100 kHz*/ ,0x01 ,0x04 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x02 ,0x00 }, {  8563 /*100 kHz*/ ,0x02 ,0x00 }, {  8605 /*100 kHz*/ ,0x02 ,0x00 }, {  8648 /*100 kHz*/ ,0x02 ,0x00 }, {  8690 /*100 kHz*/ ,0x02 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x01 ,0x00 }, {  8563 /*100 kHz*/ ,0x01 ,0x00 }, {  8605 /*100 kHz*/ ,0x01 ,0x00 }, {  8648 /*100 kHz*/ ,0x01 ,0x00 }, {  8690 /*100 kHz*/ ,0x01 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7580 /*100 kHz*/ ,0x00 ,0x03 }, {  7692 /*100 kHz*/ ,0x00 ,0x03 }, {  7805 /*100 kHz*/ ,0x00 ,0x02 }, {  7917 /*100 kHz*/ ,0x00 ,0x02 }, {  8030 /*100 kHz*/ ,0x00 ,0x02 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7580 /*100 kHz*/ ,0x00 ,0x00 }, {  7692 /*100 kHz*/ ,0x00 ,0x00 }, {  7805 /*100 kHz*/ ,0x00 ,0x00 }, {  7917 /*100 kHz*/ ,0x00 ,0x00 }, {  8030 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band29_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x1C ,0x38 }, {  7197 /*100 kHz*/ ,0x1C ,0x38 }, {  7225 /*100 kHz*/ ,0x1C ,0x38 }, {  7252 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x01 ,0x03 }, {  7197 /*100 kHz*/ ,0x01 ,0x03 }, {  7225 /*100 kHz*/ ,0x01 ,0x03 }, {  7252 /*100 kHz*/ ,0x01 ,0x03 }, {  7280 /*100 kHz*/ ,0x01 ,0x03 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x1C ,0x38 }, {  7197 /*100 kHz*/ ,0x1C ,0x38 }, {  7225 /*100 kHz*/ ,0x1C ,0x38 }, {  7252 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x01 ,0x02 }, {  7197 /*100 kHz*/ ,0x01 ,0x02 }, {  7225 /*100 kHz*/ ,0x01 ,0x02 }, {  7252 /*100 kHz*/ ,0x01 ,0x02 }, {  7280 /*100 kHz*/ ,0x01 ,0x02 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band30_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x1C ,0x38 }, { 23525 /*100 kHz*/ ,0x1C ,0x38 }, { 23550 /*100 kHz*/ ,0x1C ,0x38 }, { 23575 /*100 kHz*/ ,0x1C ,0x38 }, { 23600 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x00 ,0x09 }, { 23525 /*100 kHz*/ ,0x00 ,0x09 }, { 23550 /*100 kHz*/ ,0x00 ,0x09 }, { 23575 /*100 kHz*/ ,0x00 ,0x09 }, { 23600 /*100 kHz*/ ,0x00 ,0x09 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x1C ,0x38 }, { 23525 /*100 kHz*/ ,0x1C ,0x38 }, { 23550 /*100 kHz*/ ,0x1C ,0x38 }, { 23575 /*100 kHz*/ ,0x1C ,0x38 }, { 23600 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x00 ,0x0A }, { 23525 /*100 kHz*/ ,0x00 ,0x0A }, { 23550 /*100 kHz*/ ,0x00 ,0x0A }, { 23575 /*100 kHz*/ ,0x00 ,0x0A }, { 23600 /*100 kHz*/ ,0x00 ,0x0A },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band32_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14520/*100 kHz*/ ,0x03 ,0x60 }, {  14630/*100 kHz*/ ,0x03 ,0x60 }, {  14740/*100 kHz*/ ,0x03 ,0x60 }, {  14850/*100 kHz*/ ,0x03 ,0x60 }, {  14960/*100 kHz*/ ,0x03 ,0x60 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  14520/*100 kHz*/ ,0x00 ,0x20 }, {  14630/*100 kHz*/ ,0x00 ,0x20 }, {  14740/*100 kHz*/ ,0x00 ,0x20 }, {  14850/*100 kHz*/ ,0x00 ,0x20 }, {  14960/*100 kHz*/ ,0x00 ,0x20 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14520/*100 kHz*/ ,0x03 ,0x00 }, {  14630/*100 kHz*/ ,0x03 ,0x00 }, {  14740/*100 kHz*/ ,0x03 ,0x00 }, {  14850/*100 kHz*/ ,0x03 ,0x00 }, {  14960/*100 kHz*/ ,0x03 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  14520/*100 kHz*/ ,0x00 ,0x00 }, {  14630/*100 kHz*/ ,0x00 ,0x00 }, {  14740/*100 kHz*/ ,0x00 ,0x00 }, {  14850/*100 kHz*/ ,0x00 ,0x00 }, {  14960/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band34_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  20100/*100 kHz*/ ,0x00 ,0x11 }, {  20138/*100 kHz*/ ,0x00 ,0x11 }, {  20175/*100 kHz*/ ,0x00 ,0x11 }, {  20213/*100 kHz*/ ,0x00 ,0x11 }, {  20250/*100 kHz*/ ,0x00 ,0x11 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  20100/*100 kHz*/ ,0x00 ,0x00 }, {  20138/*100 kHz*/ ,0x00 ,0x00 }, {  20175/*100 kHz*/ ,0x00 ,0x00 }, {  20213/*100 kHz*/ ,0x00 ,0x00 }, {  20250/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x00 ,0x18 }, { 25825 /*100 kHz*/ ,0x00 ,0x18 }, { 25950 /*100 kHz*/ ,0x00 ,0x18 }, { 26075 /*100 kHz*/ ,0x00 ,0x18 }, { 26200 /*100 kHz*/ ,0x00 ,0x18 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x02 ,0x02 }, { 25825 /*100 kHz*/ ,0x02 ,0x02 }, { 25950 /*100 kHz*/ ,0x02 ,0x02 }, { 26075 /*100 kHz*/ ,0x02 ,0x02 }, { 26200 /*100 kHz*/ ,0x02 ,0x02 },} }, //3P4T in LMH PA
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x00 ,0x00 }, { 25825 /*100 kHz*/ ,0x00 ,0x00 }, { 25950 /*100 kHz*/ ,0x00 ,0x00 }, { 26075 /*100 kHz*/ ,0x00 ,0x00 }, { 26200 /*100 kHz*/ ,0x00 ,0x00 },} }, 
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x02 ,0x00 }, { 25825 /*100 kHz*/ ,0x02 ,0x00 }, { 25950 /*100 kHz*/ ,0x02 ,0x00 }, { 26075 /*100 kHz*/ ,0x02 ,0x00 }, { 26200 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18800 /*100 kHz*/ ,0x00 ,0x11}, { 18900 /*100 kHz*/ ,0x00 ,0x11}, { 19000 /*100 kHz*/ ,0x00 ,0x11}, { 19100 /*100 kHz*/ ,0x00 ,0x11}, { 19200 /*100 kHz*/ ,0x00 ,0x11},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18800 /*100 kHz*/ ,0x00 ,0x00}, { 18900 /*100 kHz*/ ,0x00 ,0x00}, { 19000 /*100 kHz*/ ,0x00 ,0x00}, { 19100 /*100 kHz*/ ,0x00 ,0x00}, { 19200 /*100 kHz*/ ,0x00 ,0x00},} },
+   { /* 2 */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x00 ,0x10 }, { 23250 /*100 kHz*/ ,0x00 ,0x10 }, { 23500 /*100 kHz*/ ,0x00 ,0x10 }, { 23750 /*100 kHz*/ ,0x00 ,0x10 }, { 24000 /*100 kHz*/ ,0x00 ,0x10 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x02 ,0x01 }, { 23250 /*100 kHz*/ ,0x02 ,0x01 }, { 23500 /*100 kHz*/ ,0x02 ,0x01 }, { 23750 /*100 kHz*/ ,0x02 ,0x01 }, { 24000 /*100 kHz*/ ,0x02 ,0x01 },} }, //3P4T in LMH PA
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x00 ,0x00 }, { 23250 /*100 kHz*/ ,0x00 ,0x00 }, { 23500 /*100 kHz*/ ,0x00 ,0x00 }, { 23750 /*100 kHz*/ ,0x00 ,0x00 }, { 24000 /*100 kHz*/ ,0x00 ,0x00 },} }, 
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x02 ,0x00 }, { 23250 /*100 kHz*/ ,0x02 ,0x00 }, { 23500 /*100 kHz*/ ,0x02 ,0x00 }, { 23750 /*100 kHz*/ ,0x02 ,0x00 }, { 24000 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                    
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 ,0x18 }, { 25445 /*100 kHz*/ ,0x00 ,0x18 }, { 25930 /*100 kHz*/ ,0x00 ,0x18 }, { 26415 /*100 kHz*/ ,0x00 ,0x18 }, { 26900 /*100 kHz*/ ,0x00 ,0x18 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 24960 /*100 kHz*/ ,0x02 ,0x02 }, { 25445 /*100 kHz*/ ,0x02 ,0x02 }, { 25930 /*100 kHz*/ ,0x02 ,0x02  }, { 26415 /*100 kHz*/ ,0x02 ,0x02}, { 26900 /*100 kHz*/ ,0x02 ,0x02 },} }, //3P4T in LMH PA
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 ,0x00 }, { 25445 /*100 kHz*/ ,0x00 ,0x00 }, { 25930 /*100 kHz*/ ,0x00 ,0x00 }, { 26415 /*100 kHz*/ ,0x00 ,0x00 }, { 26900 /*100 kHz*/ ,0x00 ,0x00 },} }, 
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 24960 /*100 kHz*/ ,0x02 ,0x00 }, { 25445 /*100 kHz*/ ,0x02 ,0x00 }, { 25930 /*100 kHz*/ ,0x02 ,0x00 }, { 26415 /*100 kHz*/ ,0x02 ,0x00 }, { 26900 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band42_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  34000/*100 kHz*/ ,0x03 ,0x60 }, {  34500/*100 kHz*/ ,0x03 ,0x60 }, {  35000/*100 kHz*/ ,0x03 ,0x60 }, {  35500/*100 kHz*/ ,0x03 ,0x60 }, {  36000/*100 kHz*/ ,0x03 ,0x60 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 ,0x10 }, {  34500/*100 kHz*/ ,0x00 ,0x10 }, {  35000/*100 kHz*/ ,0x00 ,0x10 }, {  35500/*100 kHz*/ ,0x00 ,0x10 }, {  36000/*100 kHz*/ ,0x00 ,0x10 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  34000/*100 kHz*/ ,0x03 ,0x00 }, {  34500/*100 kHz*/ ,0x03 ,0x00 }, {  35000/*100 kHz*/ ,0x03 ,0x00 }, {  35500/*100 kHz*/ ,0x03 ,0x00 }, {  36000/*100 kHz*/ ,0x03 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 ,0x00 }, {  34500/*100 kHz*/ ,0x00 ,0x00 }, {  35000/*100 kHz*/ ,0x00 ,0x00 }, {  35500/*100 kHz*/ ,0x00 ,0x00 }, {  36000/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band43_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x01 }, {  36500/*100 kHz*/ ,0x01 ,0x01 }, {  37000/*100 kHz*/ ,0x01 ,0x01 }, {  37500/*100 kHz*/ ,0x01 ,0x01 }, {  38000/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x07 }, {  36500/*100 kHz*/ ,0x01 ,0x07 }, {  37000/*100 kHz*/ ,0x01 ,0x07 }, {  37500/*100 kHz*/ ,0x01 ,0x07 }, {  38000/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band44_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x01 }, {  7280 /*100 kHz*/ ,0x01 ,0x01 }, {  7530 /*100 kHz*/ ,0x01 ,0x01 }, {  7780 /*100 kHz*/ ,0x01 ,0x01 }, {  8030 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x07 }, {  7280 /*100 kHz*/ ,0x01 ,0x07 }, {  7530 /*100 kHz*/ ,0x01 ,0x07 }, {  7780 /*100 kHz*/ ,0x01 ,0x07 }, {  8030 /*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band66_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x1C ,0x38 }, {  21325/*100 kHz*/ ,0x1C ,0x38 }, {  21550/*100 kHz*/ ,0x1C ,0x38 }, {  21775/*100 kHz*/ ,0x1C ,0x38 }, {  22000/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x01 ,0x01 }, {  21325/*100 kHz*/ ,0x01 ,0x01 }, {  21550/*100 kHz*/ ,0x01 ,0x01 }, {  21775/*100 kHz*/ ,0x01 ,0x01 }, {  22000/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x1C ,0x38 }, {  21325/*100 kHz*/ ,0x1C ,0x38 }, {  21550/*100 kHz*/ ,0x1C ,0x38 }, {  21775/*100 kHz*/ ,0x1C ,0x38 }, {  22000/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x01 ,0x07 }, {  21325/*100 kHz*/ ,0x01 ,0x07 }, {  21550/*100 kHz*/ ,0x01 ,0x07 }, {  21775/*100 kHz*/ ,0x01 ,0x07 }, {  22000/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band71_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID                        ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x1C ,0x38 }, {  6260/*100 kHz*/ ,0x1C ,0x38 }, {  6350/*100 kHz*/ ,0x1C ,0x38 }, {  6440/*100 kHz*/ ,0x1C ,0x38 }, {  6520/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x01 ,0x01 }, {  6260/*100 kHz*/ ,0x01 ,0x01 }, {  6350/*100 kHz*/ ,0x01 ,0x01 }, {  6440/*100 kHz*/ ,0x01 ,0x01 }, {  6520/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x1C ,0x38 }, {  6260/*100 kHz*/ ,0x1C ,0x38 }, {  6350/*100 kHz*/ ,0x1C ,0x38 }, {  6440/*100 kHz*/ ,0x1C ,0x38 }, {  6520/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x01 ,0x07 }, {  6260/*100 kHz*/ ,0x01 ,0x07 }, {  6350/*100 kHz*/ ,0x01 ,0x07 }, {  6440/*100 kHz*/ ,0x01 ,0x07 }, {  6520/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                           ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, 
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_FDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 5    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_TX_EVENT_SetDefault[] =
+//{
+//   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+//   /*                        { start, stop },                      ( us )                 */
+//   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+//   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+//   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+//   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+//};
+
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on 
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on 
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //TDD ASM at Tx on 
+   { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//TDD ASM at Tx off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+/* ------------------- *\
+|* MIPI Filter Feature *|
+\* ------------------- */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_FILTER_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TX_EVENT_SetDefault[] =
+//{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TX_EVENT_SetDefault[] =
+//{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TX_EVENT_SetDefault[] =
+//{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x4C}, { 19350 /*100 kHz*/    ,0x00 , 0x4C}, { 19500 /*100 kHz*/    ,0x00 , 0x4C}, { 19650 /*100 kHz*/    ,0x00 , 0x4C}, { 19800 /*100 kHz*/    ,0x00 , 0x4C},} }, // PA path sel 
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x00}, { 19350 /*100 kHz*/    ,0x01 , 0x00}, { 19500 /*100 kHz*/    ,0x01 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias initial
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x03 , 0x00}, { 19350 /*100 kHz*/    ,0x03 , 0x00}, { 19500 /*100 kHz*/    ,0x03 , 0x00}, { 19650 /*100 kHz*/    ,0x03 , 0x00}, { 19800 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x00}, { 19350 /*100 kHz*/    ,0x00 , 0x00}, { 19500 /*100 kHz*/    ,0x00 , 0x00}, { 19650 /*100 kHz*/    ,0x00 , 0x00}, { 19800 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable 
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x05}, { 19350 /*100 kHz*/    ,0x00 , 0x05}, { 19500 /*100 kHz*/    ,0x00 , 0x05}, { 19650 /*100 kHz*/    ,0x00 , 0x05}, { 19800 /*100 kHz*/    ,0x00 , 0x05},} }, // ASM path sel and CPL on
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x3C }, { 18650 /*100 kHz*/ ,0x00 , 0x3C }, { 18800 /*100 kHz*/ ,0x00 , 0x3C }, { 18950 /*100 kHz*/ ,0x00 , 0x3C }, { 19100 /*100 kHz*/ ,0x00 , 0x3C},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x01 , 0x00 }, { 18650 /*100 kHz*/ ,0x01 , 0x00 }, { 18800 /*100 kHz*/ ,0x01 , 0x00 }, { 18950 /*100 kHz*/ ,0x01 , 0x00 }, { 19100 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x03 , 0x00 }, { 18650 /*100 kHz*/ ,0x03 , 0x00 }, { 18800 /*100 kHz*/ ,0x03 , 0x00 }, { 18950 /*100 kHz*/ ,0x03 , 0x00 }, { 19100 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off                   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x00 }, { 18650 /*100 kHz*/ ,0x00 , 0x00 }, { 18800 /*100 kHz*/ ,0x00 , 0x00 }, { 18950 /*100 kHz*/ ,0x00 , 0x00 }, { 19100 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x0D }, { 18650 /*100 kHz*/ ,0x00 , 0x0D }, { 18800 /*100 kHz*/ ,0x00 , 0x0D }, { 18950 /*100 kHz*/ ,0x00 , 0x0D }, { 19100 /*100 kHz*/ ,0x00 , 0x0D },} }, // ASM path sel and CPL on                           
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },        
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x44}, { 17287 /*100 kHz*/    ,0x00 , 0x44}, { 17475 /*100 kHz*/    ,0x00 , 0x44}, { 17662 /*100 kHz*/    ,0x00 , 0x44}, { 17850 /*100 kHz*/    ,0x00 , 0x44},} }, // PA path sel                                
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17287 /*100 kHz*/    ,0x01 , 0x00}, { 17475 /*100 kHz*/    ,0x01 , 0x00}, { 17662 /*100 kHz*/    ,0x01 , 0x00}, { 17850 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17287 /*100 kHz*/    ,0x03 , 0x00}, { 17475 /*100 kHz*/    ,0x03 , 0x00}, { 17662 /*100 kHz*/    ,0x03 , 0x00}, { 17850 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off    
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x00}, { 17287 /*100 kHz*/    ,0x00 , 0x00}, { 17475 /*100 kHz*/    ,0x00 , 0x00}, { 17662 /*100 kHz*/    ,0x00 , 0x00}, { 17850 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                            
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x04}, { 17287 /*100 kHz*/    ,0x00 , 0x04}, { 17475 /*100 kHz*/    ,0x00 , 0x04}, { 17662 /*100 kHz*/    ,0x00 , 0x04}, { 17850 /*100 kHz*/    ,0x00 , 0x04},} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },        
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x34 }, { 17212 /*100 kHz*/ ,0x00 , 0x34 }, { 17325 /*100 kHz*/ ,0x00 , 0x34 }, { 17437 /*100 kHz*/ ,0x00 , 0x34}, { 17550 /*100 kHz*/ ,0x00 , 0x34},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x01 , 0x00 }, { 17212 /*100 kHz*/ ,0x01 , 0x00 }, { 17325 /*100 kHz*/ ,0x01 , 0x00 }, { 17437 /*100 kHz*/ ,0x01 , 0x00}, { 17550 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                                                   
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x03 , 0x00 }, { 17212 /*100 kHz*/ ,0x03 , 0x00 }, { 17325 /*100 kHz*/ ,0x03 , 0x00 }, { 17437 /*100 kHz*/ ,0x03 , 0x00}, { 17550 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off     
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x00 }, { 17212 /*100 kHz*/ ,0x00 , 0x00 }, { 17325 /*100 kHz*/ ,0x00 , 0x00 }, { 17437 /*100 kHz*/ ,0x00 , 0x00}, { 17550 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x01 }, { 17212 /*100 kHz*/ ,0x00 , 0x01 }, { 17325 /*100 kHz*/ ,0x00 , 0x01 }, { 17437 /*100 kHz*/ ,0x00 , 0x01}, { 17550 /*100 kHz*/ ,0x00 , 0x01},} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                     
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x24}, { 8302  /*100 kHz*/    ,0x00 , 0x24}, { 8365  /*100 kHz*/    ,0x00 , 0x24}, { 8427  /*100 kHz*/    ,0x00 , 0x24}, { 8490  /*100 kHz*/    ,0x00 , 0x24},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x01 , 0x00}, { 8302  /*100 kHz*/    ,0x01 , 0x00}, { 8365  /*100 kHz*/    ,0x01 , 0x00}, { 8427  /*100 kHz*/    ,0x01 , 0x00}, { 8490  /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                                        
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x03 , 0x00}, { 8302  /*100 kHz*/    ,0x03 , 0x00}, { 8365  /*100 kHz*/    ,0x03 , 0x00}, { 8427  /*100 kHz*/    ,0x03 , 0x00}, { 8490  /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x00}, { 8302  /*100 kHz*/    ,0x00 , 0x00}, { 8365  /*100 kHz*/    ,0x00 , 0x00}, { 8427  /*100 kHz*/    ,0x00 , 0x00}, { 8490  /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                             
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x19}, { 8302  /*100 kHz*/    ,0x00 , 0x19}, { 8365  /*100 kHz*/    ,0x00 , 0x19}, { 8427  /*100 kHz*/    ,0x00 , 0x19}, { 8490  /*100 kHz*/    ,0x00 , 0x19},} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x00 , 0x6C}, { 25175 /*100 kHz*/    ,0x00 , 0x6C}, { 25350 /*100 kHz*/    ,0x00 , 0x6C}, { 25525 /*100 kHz*/    ,0x00 , 0x6C}, { 25700 /*100 kHz*/    ,0x00 , 0x6C},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x01 , 0x00}, { 25175 /*100 kHz*/    ,0x01 , 0x00}, { 25350 /*100 kHz*/    ,0x01 , 0x00}, { 25525 /*100 kHz*/    ,0x01 , 0x00}, { 25700 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                        
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x03 , 0x00}, { 25175 /*100 kHz*/    ,0x03 , 0x00}, { 25350 /*100 kHz*/    ,0x03 , 0x00}, { 25525 /*100 kHz*/    ,0x03 , 0x00}, { 25700 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x00 , 0x00}, { 25175 /*100 kHz*/    ,0x00 , 0x00}, { 25350 /*100 kHz*/    ,0x00 , 0x00}, { 25525 /*100 kHz*/    ,0x00 , 0x00}, { 25700 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                                        
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25000 /*100 kHz*/  ,0x00 , 0x08}, { 25175 /*100 kHz*/    ,0x00 , 0x08}, { 25350 /*100 kHz*/    ,0x00 , 0x08}, { 25525 /*100 kHz*/    ,0x00 , 0x08}, { 25700 /*100 kHz*/    ,0x00 , 0x08},} }, // ASM path sel and CPL on                          
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                           
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x1C }, {  8887 /*100 kHz*/ ,0x00 , 0x1C }, {  8975 /*100 kHz*/ ,0x00 , 0x1C}, {  9062 /*100 kHz*/ ,0x00 , 0x1C }, {  9150 /*100 kHz*/ ,0x00 , 0x1C },} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x01 , 0x00 }, {  8887 /*100 kHz*/ ,0x01 , 0x00 }, {  8975 /*100 kHz*/ ,0x01 , 0x00}, {  9062 /*100 kHz*/ ,0x01 , 0x00 }, {  9150 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                                
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x03 , 0x00 }, {  8887 /*100 kHz*/ ,0x03 , 0x00 }, {  8975 /*100 kHz*/ ,0x03 , 0x00}, {  9062 /*100 kHz*/ ,0x03 , 0x00 }, {  9150 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x00 }, {  8887 /*100 kHz*/ ,0x00 , 0x00 }, {  8975 /*100 kHz*/ ,0x00 , 0x00}, {  9062 /*100 kHz*/ ,0x00 , 0x00 }, {  9150 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                              
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x1C }, {  8887 /*100 kHz*/ ,0x00 , 0x1C }, {  8975 /*100 kHz*/ ,0x00 , 0x1C}, {  9062 /*100 kHz*/ ,0x00 , 0x1C }, {  9150 /*100 kHz*/ ,0x00 , 0x1C },} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band9_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x1C ,0x38 }, {  17587/*100 kHz*/ ,0x1C ,0x38 }, {  17674/*100 kHz*/ ,0x1C ,0x38 }, {  17762/*100 kHz*/ ,0x1C ,0x38 }, {  17849/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x00 ,0x04 }, {  17587/*100 kHz*/ ,0x00 ,0x04 }, {  17674/*100 kHz*/ ,0x00 ,0x04 }, {  17762/*100 kHz*/ ,0x00 ,0x04 }, {  17849/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x01 ,0x0F }, {  17587/*100 kHz*/ ,0x01 ,0x0F }, {  17674/*100 kHz*/ ,0x01 ,0x0F }, {  17762/*100 kHz*/ ,0x01 ,0x0F }, {  17849/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x02 ,0x00 }, {  17587/*100 kHz*/ ,0x02 ,0x00 }, {  17674/*100 kHz*/ ,0x02 ,0x00 }, {  17762/*100 kHz*/ ,0x02 ,0x00 }, {  17849/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x03 ,0x00 }, {  17587/*100 kHz*/ ,0x03 ,0x00 }, {  17674/*100 kHz*/ ,0x03 ,0x00 }, {  17762/*100 kHz*/ ,0x03 ,0x00 }, {  17849/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x01 ,0x00 }, {  17587/*100 kHz*/ ,0x01 ,0x00 }, {  17674/*100 kHz*/ ,0x01 ,0x00 }, {  17762/*100 kHz*/ ,0x01 ,0x00 }, {  17849/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17499/*100 kHz*/ ,0x1C ,0x38 }, {  17587/*100 kHz*/ ,0x1C ,0x38 }, {  17674/*100 kHz*/ ,0x1C ,0x38 }, {  17762/*100 kHz*/ ,0x1C ,0x38 }, {  17849/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17499/*100 kHz*/ ,0x01 ,0x01 }, {  17587/*100 kHz*/ ,0x01 ,0x01 }, {  17674/*100 kHz*/ ,0x01 ,0x01 }, {  17762/*100 kHz*/ ,0x01 ,0x01 }, {  17849/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band11_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x1C ,0x38 }, {  14329/*100 kHz*/ ,0x1C ,0x38 }, {  14379/*100 kHz*/ ,0x1C ,0x38 }, {  14429/*100 kHz*/ ,0x1C ,0x38 }, {  14479/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x00 ,0x04 }, {  14329/*100 kHz*/ ,0x00 ,0x04 }, {  14379/*100 kHz*/ ,0x00 ,0x04 }, {  14429/*100 kHz*/ ,0x00 ,0x04 }, {  14479/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x01 ,0x0F }, {  14329/*100 kHz*/ ,0x01 ,0x0F }, {  14379/*100 kHz*/ ,0x01 ,0x0F }, {  14429/*100 kHz*/ ,0x01 ,0x0F }, {  14479/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x02 ,0x00 }, {  14329/*100 kHz*/ ,0x02 ,0x00 }, {  14379/*100 kHz*/ ,0x02 ,0x00 }, {  14429/*100 kHz*/ ,0x02 ,0x00 }, {  14479/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x03 ,0x00 }, {  14329/*100 kHz*/ ,0x03 ,0x00 }, {  14379/*100 kHz*/ ,0x03 ,0x00 }, {  14429/*100 kHz*/ ,0x03 ,0x00 }, {  14479/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x01 ,0x00 }, {  14329/*100 kHz*/ ,0x01 ,0x00 }, {  14379/*100 kHz*/ ,0x01 ,0x00 }, {  14429/*100 kHz*/ ,0x01 ,0x00 }, {  14479/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14279/*100 kHz*/ ,0x1C ,0x38 }, {  14329/*100 kHz*/ ,0x1C ,0x38 }, {  14379/*100 kHz*/ ,0x1C ,0x38 }, {  14429/*100 kHz*/ ,0x1C ,0x38 }, {  14479/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14279/*100 kHz*/ ,0x01 ,0x01 }, {  14329/*100 kHz*/ ,0x01 ,0x01 }, {  14379/*100 kHz*/ ,0x01 ,0x01 }, {  14429/*100 kHz*/ ,0x01 ,0x01 }, {  14479/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },         
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 , 0x2C }, {  7032 /*100 kHz*/ ,0x00 , 0x2C }, {  7075 /*100 kHz*/ ,0x00 , 0x2C }, {  7117 /*100 kHz*/ ,0x00 , 0x2C }, {  7160 /*100 kHz*/ ,0x00 , 0x2C },} }, // PA path sel                                
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 , 0x00 }, {  7032 /*100 kHz*/ ,0x01 , 0x00 }, {  7075 /*100 kHz*/ ,0x01 , 0x00 }, {  7117 /*100 kHz*/ ,0x01 , 0x00 }, {  7160 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                              
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x03 , 0x00 }, {  7032 /*100 kHz*/ ,0x03 , 0x00 }, {  7075 /*100 kHz*/ ,0x03 , 0x00 }, {  7117 /*100 kHz*/ ,0x03 , 0x00 }, {  7160 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 , 0x00 }, {  7032 /*100 kHz*/ ,0x00 , 0x00 }, {  7075 /*100 kHz*/ ,0x00 , 0x00 }, {  7117 /*100 kHz*/ ,0x00 , 0x00 }, {  7160 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                        
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x00 , 0x09 }, {  7032 /*100 kHz*/ ,0x00 , 0x09 }, {  7075 /*100 kHz*/ ,0x00 , 0x09 }, {  7117 /*100 kHz*/ ,0x00 , 0x09 }, {  7160 /*100 kHz*/ ,0x00 , 0x09 },} }, // ASM path sel and CPL on                           
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x1C }, {  7795 /*100 kHz*/ ,0x00 ,0x1C }, {  7820 /*100 kHz*/ ,0x00 ,0x1C }, {  7845 /*100 kHz*/ ,0x00 ,0x1C }, {  7870 /*100 kHz*/ ,0x00 ,0x1C },} }, // PA path sel
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x01 ,0x00 }, {  7795 /*100 kHz*/ ,0x01 ,0x00 }, {  7820 /*100 kHz*/ ,0x01 ,0x00 }, {  7845 /*100 kHz*/ ,0x01 ,0x00 }, {  7870 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x03 ,0x00 }, {  7795 /*100 kHz*/ ,0x03 ,0x00 }, {  7820 /*100 kHz*/ ,0x03 ,0x00 }, {  7845 /*100 kHz*/ ,0x03 ,0x00 }, {  7870 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x00 }, {  7795 /*100 kHz*/ ,0x00 ,0x00 }, {  7820 /*100 kHz*/ ,0x00 ,0x00 }, {  7845 /*100 kHz*/ ,0x00 ,0x00 }, {  7870 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x14 }, {  7795 /*100 kHz*/ ,0x00 ,0x14 }, {  7820 /*100 kHz*/ ,0x00 ,0x14 }, {  7845 /*100 kHz*/ ,0x00 ,0x14 }, {  7870 /*100 kHz*/ ,0x00 ,0x14 },} }, // ASM path sel and CPL on
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                    
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x2C }, {  7070 /*100 kHz*/ ,0x00 , 0x2C }, {  7100 /*100 kHz*/ ,0x00 , 0x2C }, {  7130 /*100 kHz*/ ,0x00 , 0x2C}, {  7160 /*100 kHz*/ ,0x00 , 0x2C },} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x01 , 0x00 }, {  7070 /*100 kHz*/ ,0x01 , 0x00 }, {  7100 /*100 kHz*/ ,0x01 , 0x00 }, {  7130 /*100 kHz*/ ,0x01 , 0x00}, {  7160 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                 
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x03 , 0x00 }, {  7070 /*100 kHz*/ ,0x03 , 0x00 }, {  7100 /*100 kHz*/ ,0x03 , 0x00 }, {  7130 /*100 kHz*/ ,0x03 , 0x00}, {  7160 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x00 }, {  7070 /*100 kHz*/ ,0x00 , 0x00 }, {  7100 /*100 kHz*/ ,0x00 , 0x00 }, {  7130 /*100 kHz*/ ,0x00 , 0x00}, {  7160 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                         
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x09 }, {  7070 /*100 kHz*/ ,0x00 , 0x09 }, {  7100 /*100 kHz*/ ,0x00 , 0x09 }, {  7130 /*100 kHz*/ ,0x00 , 0x09}, {  7160 /*100 kHz*/ ,0x00 , 0x09 },} }, // ASM path sel and CPL on                           
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                                               
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band18_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x1C ,0x38 }, {  8188 /*100 kHz*/ ,0x1C ,0x38 }, {  8225 /*100 kHz*/ ,0x1C ,0x38 }, {  8263 /*100 kHz*/ ,0x1C ,0x38 }, {  8300 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x00 ,0x04 }, {  8188 /*100 kHz*/ ,0x00 ,0x04 }, {  8225 /*100 kHz*/ ,0x00 ,0x04 }, {  8263 /*100 kHz*/ ,0x00 ,0x04 }, {  8300 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x01 ,0x0F }, {  8188 /*100 kHz*/ ,0x01 ,0x0F }, {  8225 /*100 kHz*/ ,0x01 ,0x0F }, {  8263 /*100 kHz*/ ,0x01 ,0x0F }, {  8300 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x02 ,0x00 }, {  8188 /*100 kHz*/ ,0x02 ,0x00 }, {  8225 /*100 kHz*/ ,0x02 ,0x00 }, {  8263 /*100 kHz*/ ,0x02 ,0x00 }, {  8300 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x03 ,0x00 }, {  8188 /*100 kHz*/ ,0x03 ,0x00 }, {  8225 /*100 kHz*/ ,0x03 ,0x00 }, {  8263 /*100 kHz*/ ,0x03 ,0x00 }, {  8300 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x01 ,0x00 }, {  8188 /*100 kHz*/ ,0x01 ,0x00 }, {  8225 /*100 kHz*/ ,0x01 ,0x00 }, {  8263 /*100 kHz*/ ,0x01 ,0x00 }, {  8300 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8150 /*100 kHz*/ ,0x1C ,0x38 }, {  8188 /*100 kHz*/ ,0x1C ,0x38 }, {  8225 /*100 kHz*/ ,0x1C ,0x38 }, {  8263 /*100 kHz*/ ,0x1C ,0x38 }, {  8300 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8150 /*100 kHz*/ ,0x01 ,0x01 }, {  8188 /*100 kHz*/ ,0x01 ,0x01 }, {  8225 /*100 kHz*/ ,0x01 ,0x01 }, {  8263 /*100 kHz*/ ,0x01 ,0x01 }, {  8300 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band19_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x1C ,0x38 }, {  8338 /*100 kHz*/ ,0x1C ,0x38 }, {  8375 /*100 kHz*/ ,0x1C ,0x38 }, {  8413 /*100 kHz*/ ,0x1C ,0x38 }, {  8450 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x00 ,0x04 }, {  8338 /*100 kHz*/ ,0x00 ,0x04 }, {  8375 /*100 kHz*/ ,0x00 ,0x04 }, {  8413 /*100 kHz*/ ,0x00 ,0x04 }, {  8450 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x01 ,0x0F }, {  8338 /*100 kHz*/ ,0x01 ,0x0F }, {  8375 /*100 kHz*/ ,0x01 ,0x0F }, {  8413 /*100 kHz*/ ,0x01 ,0x0F }, {  8450 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x02 ,0x00 }, {  8338 /*100 kHz*/ ,0x02 ,0x00 }, {  8375 /*100 kHz*/ ,0x02 ,0x00 }, {  8413 /*100 kHz*/ ,0x02 ,0x00 }, {  8450 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x03 ,0x00 }, {  8338 /*100 kHz*/ ,0x03 ,0x00 }, {  8375 /*100 kHz*/ ,0x03 ,0x00 }, {  8413 /*100 kHz*/ ,0x03 ,0x00 }, {  8450 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x01 ,0x00 }, {  8338 /*100 kHz*/ ,0x01 ,0x00 }, {  8375 /*100 kHz*/ ,0x01 ,0x00 }, {  8413 /*100 kHz*/ ,0x01 ,0x00 }, {  8450 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8300 /*100 kHz*/ ,0x1C ,0x38 }, {  8338 /*100 kHz*/ ,0x1C ,0x38 }, {  8375 /*100 kHz*/ ,0x1C ,0x38 }, {  8413 /*100 kHz*/ ,0x1C ,0x38 }, {  8450 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8300 /*100 kHz*/ ,0x01 ,0x01 }, {  8338 /*100 kHz*/ ,0x01 ,0x01 }, {  8375 /*100 kHz*/ ,0x01 ,0x01 }, {  8413 /*100 kHz*/ ,0x01 ,0x01 }, {  8450 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },    
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x00 ,0x1C  }, {  8395 /*100 kHz*/ ,0x00 ,0x1C }, {  8470 /*100 kHz*/ ,0x00 ,0x1C }, {  8545 /*100 kHz*/ ,0x00 ,0x1C }, {  8620 /*100 kHz*/ ,0x00 ,0x1C },} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x01 ,0x00  }, {  8395 /*100 kHz*/ ,0x01 ,0x00 }, {  8470 /*100 kHz*/ ,0x01 ,0x00 }, {  8545 /*100 kHz*/ ,0x01 ,0x00 }, {  8620 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x03 ,0x00  }, {  8395 /*100 kHz*/ ,0x03 ,0x00 }, {  8470 /*100 kHz*/ ,0x03 ,0x00 }, {  8545 /*100 kHz*/ ,0x03 ,0x00 }, {  8620 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x00 ,0x00  }, {  8395 /*100 kHz*/ ,0x00 ,0x00 }, {  8470 /*100 kHz*/ ,0x00 ,0x00 }, {  8545 /*100 kHz*/ ,0x00 ,0x00 }, {  8620 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                      
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8320 /*100 kHz*/ ,0x00 ,0x14  }, {  8395 /*100 kHz*/ ,0x00 ,0x14 }, {  8470 /*100 kHz*/ ,0x00 ,0x14 }, {  8545 /*100 kHz*/ ,0x00 ,0x14 }, {  8620 /*100 kHz*/ ,0x00 ,0x14 },} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                                                
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band21_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x1C ,0x38 }, {  14517/*100 kHz*/ ,0x1C ,0x38 }, {  14554/*100 kHz*/ ,0x1C ,0x38 }, {  14592/*100 kHz*/ ,0x1C ,0x38 }, {  14629/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x00 ,0x04 }, {  14517/*100 kHz*/ ,0x00 ,0x04 }, {  14554/*100 kHz*/ ,0x00 ,0x04 }, {  14592/*100 kHz*/ ,0x00 ,0x04 }, {  14629/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x01 ,0x0F }, {  14517/*100 kHz*/ ,0x01 ,0x0F }, {  14554/*100 kHz*/ ,0x01 ,0x0F }, {  14592/*100 kHz*/ ,0x01 ,0x0F }, {  14629/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x02 ,0x00 }, {  14517/*100 kHz*/ ,0x02 ,0x00 }, {  14554/*100 kHz*/ ,0x02 ,0x00 }, {  14592/*100 kHz*/ ,0x02 ,0x00 }, {  14629/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x03 ,0x00 }, {  14517/*100 kHz*/ ,0x03 ,0x00 }, {  14554/*100 kHz*/ ,0x03 ,0x00 }, {  14592/*100 kHz*/ ,0x03 ,0x00 }, {  14629/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x01 ,0x00 }, {  14517/*100 kHz*/ ,0x01 ,0x00 }, {  14554/*100 kHz*/ ,0x01 ,0x00 }, {  14592/*100 kHz*/ ,0x01 ,0x00 }, {  14629/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14479/*100 kHz*/ ,0x1C ,0x38 }, {  14517/*100 kHz*/ ,0x1C ,0x38 }, {  14554/*100 kHz*/ ,0x1C ,0x38 }, {  14592/*100 kHz*/ ,0x1C ,0x38 }, {  14629/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14479/*100 kHz*/ ,0x01 ,0x01 }, {  14517/*100 kHz*/ ,0x01 ,0x01 }, {  14554/*100 kHz*/ ,0x01 ,0x01 }, {  14592/*100 kHz*/ ,0x01 ,0x01 }, {  14629/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band22_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x1C ,0x38 }, {  34300/*100 kHz*/ ,0x1C ,0x38 }, {  34500/*100 kHz*/ ,0x1C ,0x38 }, {  34700/*100 kHz*/ ,0x1C ,0x38 }, {  34900/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x00 ,0x04 }, {  34300/*100 kHz*/ ,0x00 ,0x04 }, {  34500/*100 kHz*/ ,0x00 ,0x04 }, {  34700/*100 kHz*/ ,0x00 ,0x04 }, {  34900/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x01 ,0x0F }, {  34300/*100 kHz*/ ,0x01 ,0x0F }, {  34500/*100 kHz*/ ,0x01 ,0x0F }, {  34700/*100 kHz*/ ,0x01 ,0x0F }, {  34900/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x02 ,0x00 }, {  34300/*100 kHz*/ ,0x02 ,0x00 }, {  34500/*100 kHz*/ ,0x02 ,0x00 }, {  34700/*100 kHz*/ ,0x02 ,0x00 }, {  34900/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x03 ,0x00 }, {  34300/*100 kHz*/ ,0x03 ,0x00 }, {  34500/*100 kHz*/ ,0x03 ,0x00 }, {  34700/*100 kHz*/ ,0x03 ,0x00 }, {  34900/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x01 ,0x00 }, {  34300/*100 kHz*/ ,0x01 ,0x00 }, {  34500/*100 kHz*/ ,0x01 ,0x00 }, {  34700/*100 kHz*/ ,0x01 ,0x00 }, {  34900/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34100/*100 kHz*/ ,0x1C ,0x38 }, {  34300/*100 kHz*/ ,0x1C ,0x38 }, {  34500/*100 kHz*/ ,0x1C ,0x38 }, {  34700/*100 kHz*/ ,0x1C ,0x38 }, {  34900/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34100/*100 kHz*/ ,0x01 ,0x01 }, {  34300/*100 kHz*/ ,0x01 ,0x01 }, {  34500/*100 kHz*/ ,0x01 ,0x01 }, {  34700/*100 kHz*/ ,0x01 ,0x01 }, {  34900/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band25_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x00 ,0x6a }, {  18663/*100 kHz*/ ,0x00 ,0x6a }, {  18825/*100 kHz*/ ,0x00 ,0x6a }, {  18988/*100 kHz*/ ,0x00 ,0x6a }, {  19150/*100 kHz*/ ,0x00 ,0x6a },} }, // PA path sel
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x01 ,0x00 }, {  18663/*100 kHz*/ ,0x01 ,0x00 }, {  18825/*100 kHz*/ ,0x01 ,0x00 }, {  18988/*100 kHz*/ ,0x01 ,0x00 }, {  19150/*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x03 ,0x00 }, {  18663/*100 kHz*/ ,0x03 ,0x00 }, {  18825/*100 kHz*/ ,0x03 ,0x00 }, {  18988/*100 kHz*/ ,0x03 ,0x00 }, {  19150/*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x00 ,0x00 }, {  18663/*100 kHz*/ ,0x00 ,0x00 }, {  18825/*100 kHz*/ ,0x00 ,0x00 }, {  18988/*100 kHz*/ ,0x00 ,0x00 }, {  19150/*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18500/*100 kHz*/ ,0x00 ,0x3E }, {  18663/*100 kHz*/ ,0x00 ,0x3E }, {  18825/*100 kHz*/ ,0x00 ,0x3E }, {  18988/*100 kHz*/ ,0x00 ,0x3E }, {  19150/*100 kHz*/ ,0x00 ,0x3E },} }, // ASM path sel and CPL on
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band26_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },             
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x00 ,0x6a }, {  8227 /*100 kHz*/ ,0x00 ,0x6a }, {  8315 /*100 kHz*/ ,0x00 ,0x6a }, {  8402 /*100 kHz*/ ,0x00 ,0x6a }, {  8490 /*100 kHz*/ ,0x00 ,0x6a },} }, // PA path sel                            
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x01 ,0x00 }, {  8227 /*100 kHz*/ ,0x01 ,0x00 }, {  8315 /*100 kHz*/ ,0x01 ,0x00 }, {  8402 /*100 kHz*/ ,0x01 ,0x00 }, {  8490 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x03 ,0x00 }, {  8227 /*100 kHz*/ ,0x03 ,0x00 }, {  8315 /*100 kHz*/ ,0x03 ,0x00 }, {  8402 /*100 kHz*/ ,0x03 ,0x00 }, {  8490 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x00 ,0x00 }, {  8227 /*100 kHz*/ ,0x00 ,0x00 }, {  8315 /*100 kHz*/ ,0x00 ,0x00 }, {  8402 /*100 kHz*/ ,0x00 ,0x00 }, {  8490 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                         
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8140 /*100 kHz*/ ,0x00 ,0x35 }, {  8227 /*100 kHz*/ ,0x00 ,0x35 }, {  8315 /*100 kHz*/ ,0x00 ,0x35 }, {  8402 /*100 kHz*/ ,0x00 ,0x35 }, {  8490 /*100 kHz*/ ,0x00 ,0x35 },} }, // ASM path sel and CPL on                           
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band27_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x00 , 0x07 }, {  8113 /*100 kHz*/ ,0x00 , 0x07 }, {  8155 /*100 kHz*/ ,0x00 , 0x07 }, {  8198 /*100 kHz*/ ,0x00 , 0x07 }, {  8240 /*100 kHz*/ ,0x00 , 0x07 },} }, // PA enable                             
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x01 , 0x00 }, {  8113 /*100 kHz*/ ,0x01 , 0x00 }, {  8155 /*100 kHz*/ ,0x01 , 0x00 }, {  8198 /*100 kHz*/ ,0x01 , 0x00 }, {  8240 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x03 , 0x00 }, {  8113 /*100 kHz*/ ,0x03 , 0x00 }, {  8155 /*100 kHz*/ ,0x03 , 0x00 }, {  8198 /*100 kHz*/ ,0x03 , 0x00 }, {  8240 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x04 , 0x08 }, {  8113 /*100 kHz*/ ,0x04 , 0x08 }, {  8155 /*100 kHz*/ ,0x04 , 0x08 }, {  8198 /*100 kHz*/ ,0x04 , 0x08 }, {  8240 /*100 kHz*/ ,0x04 , 0x08 },} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x00 , 0x00 }, {  8113 /*100 kHz*/ ,0x00 , 0x00 }, {  8155 /*100 kHz*/ ,0x00 , 0x00 }, {  8198 /*100 kHz*/ ,0x00 , 0x00 }, {  8240 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x04 , 0x00 }, {  8113 /*100 kHz*/ ,0x04 , 0x00 }, {  8155 /*100 kHz*/ ,0x04 , 0x00 }, {  8198 /*100 kHz*/ ,0x04 , 0x00 }, {  8240 /*100 kHz*/ ,0x04 , 0x00 },} }, // ASM coupler disable                   
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x02 , 0x07 }, {  8113 /*100 kHz*/ ,0x02 , 0x07 }, {  8155 /*100 kHz*/ ,0x02 , 0x07 }, {  8198 /*100 kHz*/ ,0x02 , 0x07 }, {  8240 /*100 kHz*/ ,0x02 , 0x07 },} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x02 , 0x00 }, {  8113 /*100 kHz*/ ,0x02 , 0x00 }, {  8155 /*100 kHz*/ ,0x02 , 0x00 }, {  8198 /*100 kHz*/ ,0x02 , 0x00 }, {  8240 /*100 kHz*/ ,0x02 , 0x00 },} }, // ASM TRX off (at win off, valid for 92)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                            
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x14 }, {  7142 /*100 kHz*/ ,0x00 ,0x14 }, {  7255 /*100 kHz*/ ,0x00 ,0x0C }, {  7367 /*100 kHz*/ ,0x00 ,0x0C }, {  7480 /*100 kHz*/ ,0x00 ,0x0C },} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x00 }, {  7142 /*100 kHz*/ ,0x01 ,0x00 }, {  7255 /*100 kHz*/ ,0x01 ,0x00 }, {  7367 /*100 kHz*/ ,0x01 ,0x00 }, {  7480 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                              
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x03 ,0x00 }, {  7142 /*100 kHz*/ ,0x03 ,0x00 }, {  7255 /*100 kHz*/ ,0x03 ,0x00 }, {  7367 /*100 kHz*/ ,0x03 ,0x00 }, {  7480 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x00 }, {  7142 /*100 kHz*/ ,0x00 ,0x00 }, {  7255 /*100 kHz*/ ,0x00 ,0x00 }, {  7367 /*100 kHz*/ ,0x00 ,0x00 }, {  7480 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                     
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x03 }, {  7142 /*100 kHz*/ ,0x00 ,0x03 }, {  7255 /*100 kHz*/ ,0x00 ,0x02 }, {  7367 /*100 kHz*/ ,0x00 ,0x02 }, {  7480 /*100 kHz*/ ,0x00 ,0x02 },} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band30_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x1C ,0x38 }, { 23075 /*100 kHz*/ ,0x1C ,0x38 }, { 23100 /*100 kHz*/ ,0x1C ,0x38 }, { 23125 /*100 kHz*/ ,0x1C ,0x38 }, { 23150 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x00 ,0x0D }, { 23075 /*100 kHz*/ ,0x00 ,0x0D }, { 23100 /*100 kHz*/ ,0x00 ,0x0D }, { 23125 /*100 kHz*/ ,0x00 ,0x0D }, { 23150 /*100 kHz*/ ,0x00 ,0x0D },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x01 ,0x00 }, { 23075 /*100 kHz*/ ,0x01 ,0x00 }, { 23100 /*100 kHz*/ ,0x01 ,0x00 }, { 23125 /*100 kHz*/ ,0x01 ,0x00 }, { 23150 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x00 ,0x00 }, { 23075 /*100 kHz*/ ,0x00 ,0x00 }, { 23100 /*100 kHz*/ ,0x00 ,0x00 }, { 23125 /*100 kHz*/ ,0x00 ,0x00 }, { 23150 /*100 kHz*/ ,0x00 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23050 /*100 kHz*/ ,0x1C ,0x38 }, { 23075 /*100 kHz*/ ,0x1C ,0x38 }, { 23100 /*100 kHz*/ ,0x1C ,0x38 }, { 23125 /*100 kHz*/ ,0x1C ,0x38 }, { 23150 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23050 /*100 kHz*/ ,0x00 ,0x09 }, { 23075 /*100 kHz*/ ,0x00 ,0x09 }, { 23100 /*100 kHz*/ ,0x00 ,0x09 }, { 23125 /*100 kHz*/ ,0x00 ,0x09 }, { 23150 /*100 kHz*/ ,0x00 ,0x09 },} },
+   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band32_MIPI_TX_DATA_SetDefault[] =
+//{
+//   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+//   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x1C ,0x38 }, {  7032 /*100 kHz*/ ,0x1C ,0x38 }, {  7075 /*100 kHz*/ ,0x1C ,0x38 }, {  7117 /*100 kHz*/ ,0x1C ,0x38 }, {  7160 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+//   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 ,0x04 }, {  7032 /*100 kHz*/ ,0x00 ,0x04 }, {  7075 /*100 kHz*/ ,0x00 ,0x04 }, {  7117 /*100 kHz*/ ,0x00 ,0x04 }, {  7160 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+//   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 ,0x0F }, {  7032 /*100 kHz*/ ,0x01 ,0x0F }, {  7075 /*100 kHz*/ ,0x01 ,0x0F }, {  7117 /*100 kHz*/ ,0x01 ,0x0F }, {  7160 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+//   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x02 ,0x00 }, {  7032 /*100 kHz*/ ,0x02 ,0x00 }, {  7075 /*100 kHz*/ ,0x02 ,0x00 }, {  7117 /*100 kHz*/ ,0x02 ,0x00 }, {  7160 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+//   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x03 ,0x00 }, {  7032 /*100 kHz*/ ,0x03 ,0x00 }, {  7075 /*100 kHz*/ ,0x03 ,0x00 }, {  7117 /*100 kHz*/ ,0x03 ,0x00 }, {  7160 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+//   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 ,0x00 }, {  7032 /*100 kHz*/ ,0x01 ,0x00 }, {  7075 /*100 kHz*/ ,0x01 ,0x00 }, {  7117 /*100 kHz*/ ,0x01 ,0x00 }, {  7160 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+//   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x1C ,0x38 }, {  7032 /*100 kHz*/ ,0x1C ,0x38 }, {  7075 /*100 kHz*/ ,0x1C ,0x38 }, {  7117 /*100 kHz*/ ,0x1C ,0x38 }, {  7160 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+//   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x01 ,0x01 }, {  7032 /*100 kHz*/ ,0x01 ,0x01 }, {  7075 /*100 kHz*/ ,0x01 ,0x01 }, {  7117 /*100 kHz*/ ,0x01 ,0x01 }, {  7160 /*100 kHz*/ ,0x01 ,0x01 },} },
+//   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+//};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band34_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  20100/*100 kHz*/ ,0x00 ,0x0F}, {  20138/*100 kHz*/ ,0x00 ,0x0F}, {  20175/*100 kHz*/ ,0x00 ,0x0F}, {  20213/*100 kHz*/ ,0x00 ,0x0F}, {  20250/*100 kHz*/ ,0x00 ,0x0F},} }, // PA path sel
+   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  20100/*100 kHz*/ ,0x00 ,0x00}, {  20138/*100 kHz*/ ,0x00 ,0x00}, {  20175/*100 kHz*/ ,0x00 ,0x00}, {  20213/*100 kHz*/ ,0x00 ,0x00}, {  20250/*100 kHz*/ ,0x00 ,0x00},} }, // PA bias
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA_SetDefault[] =
+//{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x36}, { 25825 /*100 kHz*/ ,0x00 , 0x36}, { 25950 /*100 kHz*/ ,0x00 , 0x36}, { 26075 /*100 kHz*/ ,0x00 , 0x36}, { 26200 /*100 kHz*/ ,0x00 , 0x36},} }, // PA enable                             
+  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x60}, { 25825 /*100 kHz*/ ,0x03 , 0x60}, { 25950 /*100 kHz*/ ,0x03 , 0x60}, { 26075 /*100 kHz*/ ,0x03 , 0x60}, { 26200 /*100 kHz*/ ,0x03 , 0x60},} }, // ASM TRX on                            
+  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+//};      
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 ,0x64}, { 25825 /*100 kHz*/ ,0x00 ,0x64}, { 25950 /*100 kHz*/ ,0x00 ,0x64}, { 26075 /*100 kHz*/ ,0x00 ,0x64}, { 26200 /*100 kHz*/ ,0x00 ,0x64},} }, // PA path sel                             
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 ,0x00}, { 25825 /*100 kHz*/ ,0x01 ,0x00}, { 25950 /*100 kHz*/ ,0x01 ,0x00}, { 26075 /*100 kHz*/ ,0x01 ,0x00}, { 26200 /*100 kHz*/ ,0x01 ,0x00},} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x02 ,0x00}, { 25825 /*100 kHz*/ ,0x02 ,0x00}, { 25950 /*100 kHz*/ ,0x02 ,0x00}, { 26075 /*100 kHz*/ ,0x02 ,0x00}, { 26200 /*100 kHz*/ ,0x02 ,0x00},} }, // PA bias 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 ,0x00}, { 25825 /*100 kHz*/ ,0x03 ,0x00}, { 25950 /*100 kHz*/ ,0x03 ,0x00}, { 26075 /*100 kHz*/ ,0x03 ,0x00}, { 26200 /*100 kHz*/ ,0x03 ,0x00},} }, // PA HB RX Switch off                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 ,0x00}, { 25825 /*100 kHz*/ ,0x00 ,0x00}, { 25950 /*100 kHz*/ ,0x00 ,0x00}, { 26075 /*100 kHz*/ ,0x00 ,0x00}, { 26200 /*100 kHz*/ ,0x00 ,0x00},} }, // PA disable  
+   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x00 ,0x18}, { 25825 /*100 kHz*/ ,0x00 ,0x18}, { 25950 /*100 kHz*/ ,0x00 ,0x18}, { 26075 /*100 kHz*/ ,0x00 ,0x18}, { 26200 /*100 kHz*/ ,0x00 ,0x18},} }, // ASM path sel and CPL on                           
+   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};      
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                            
+   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18800 /*100 kHz*/ ,0x00 ,0x0F}, { 18900 /*100 kHz*/ ,0x00 ,0x0F}, { 19000 /*100 kHz*/ ,0x00 ,0x0F}, { 19100 /*100 kHz*/ ,0x00 ,0x0F}, { 19200 /*100 kHz*/ ,0x00 ,0x0F},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18800 /*100 kHz*/ ,0x00 ,0x00}, { 18900 /*100 kHz*/ ,0x00 ,0x00}, { 19000 /*100 kHz*/ ,0x00 ,0x00}, { 19100 /*100 kHz*/ ,0x00 ,0x00}, { 19200 /*100 kHz*/ ,0x00 ,0x00},} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_TX_DATA_SetDefault[] =
+{                                                                                                                                                                                                                                                                
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x5C}, { 23250 /*100 kHz*/ ,0x00 , 0x5C}, { 23500 /*100 kHz*/ ,0x00 , 0x5C}, { 23750 /*100 kHz*/ ,0x00 , 0x5C}, { 24000 /*100 kHz*/ ,0x00 , 0x5C},} }, // PA path sel                             
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x02 , 0x00}, { 23250 /*100 kHz*/ ,0x02 , 0x00}, { 23500 /*100 kHz*/ ,0x02 , 0x00}, { 23750 /*100 kHz*/ ,0x02 , 0x00}, { 24000 /*100 kHz*/ ,0x02 , 0x00},} }, // PA bias
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                                               
+   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x00 , 0x10}, { 23250 /*100 kHz*/ ,0x00 , 0x10}, { 23500 /*100 kHz*/ ,0x00 , 0x10}, { 23750 /*100 kHz*/ ,0x00 , 0x10}, { 24000 /*100 kHz*/ ,0x00 , 0x10},} }, // ASM path sel and CPL on                           
+   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};  
+
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_TX_DATA_SetDefault[] =
+{                                                                                                                                                                                                                                                                
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x64}, { 25445 /*100 kHz*/  ,0x00 , 0x64}, { 25930 /*100 kHz*/ ,0x00 , 0x64}, { 26415 /*100 kHz*/ ,0x00 , 0x64}, { 26900 /*100 kHz*/ ,0x00 , 0x64},} }, // PA path sel                              
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x02 , 0x00}, { 25445 /*100 kHz*/  ,0x02 , 0x00}, { 25930 /*100 kHz*/ ,0x02 , 0x00}, { 26415 /*100 kHz*/ ,0x02 , 0x00}, { 26900 /*100 kHz*/ ,0x02 , 0x00},} }, // PA bias
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off                                
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                                             
+   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x00 , 0x18}, { 25445 /*100 kHz*/  ,0x00 , 0x18}, { 25930 /*100 kHz*/ ,0x00 , 0x18}, { 26415 /*100 kHz*/ ,0x00 , 0x18}, { 26900 /*100 kHz*/ ,0x00 , 0x18},} }, // ASM path sel and CPL on                            
+   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};
+
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band42_MIPI_TX_DATA_SetDefault[] =
+{
+//temp change PA0 to fix build error
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x00 , 0x07 }, {  34500/*100 kHz*/ ,0x00 , 0x07 }, {  35000/*100 kHz*/ ,0x00 , 0x07 }, {  35500/*100 kHz*/ ,0x00 , 0x07 }, {  36000/*100 kHz*/ ,0x00 , 0x07 },} }, // PA enable                             
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x01 , 0x00 }, {  34500/*100 kHz*/ ,0x01 , 0x00 }, {  35000/*100 kHz*/ ,0x01 , 0x00 }, {  35500/*100 kHz*/ ,0x01 , 0x00 }, {  36000/*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                                          
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x04 , 0x18 }, {  34500/*100 kHz*/ ,0x04 , 0x18 }, {  35000/*100 kHz*/ ,0x04 , 0x18 }, {  35500/*100 kHz*/ ,0x04 , 0x18 }, {  36000/*100 kHz*/ ,0x04 , 0x18 },} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 , 0x00 }, {  34500/*100 kHz*/ ,0x00 , 0x00 }, {  35000/*100 kHz*/ ,0x00 , 0x00 }, {  35500/*100 kHz*/ ,0x00 , 0x00 }, {  36000/*100 kHz*/ ,0x00 , 0x00 },} }, // DRX ASM off (for joint CA isolation)
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x00 , 0x00 }, {  34500/*100 kHz*/ ,0x00 , 0x00 }, {  35000/*100 kHz*/ ,0x00 , 0x00 }, {  35500/*100 kHz*/ ,0x00 , 0x00 }, {  36000/*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x04 , 0x00 }, {  34500/*100 kHz*/ ,0x04 , 0x00 }, {  35000/*100 kHz*/ ,0x04 , 0x00 }, {  35500/*100 kHz*/ ,0x04 , 0x00 }, {  36000/*100 kHz*/ ,0x04 , 0x00 },} }, // ASM coupler disable                   
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x03 , 0x60 }, {  34500/*100 kHz*/ ,0x03 , 0x60 }, {  35000/*100 kHz*/ ,0x03 , 0x60 }, {  35500/*100 kHz*/ ,0x03 , 0x60 }, {  36000/*100 kHz*/ ,0x03 , 0x60 },} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x03 , 0x00 }, {  34500/*100 kHz*/ ,0x03 , 0x00 }, {  35000/*100 kHz*/ ,0x03 , 0x00 }, {  35500/*100 kHz*/ ,0x03 , 0x00 }, {  36000/*100 kHz*/ ,0x03 , 0x00 },} }, // ASM TRX off (TDD at Tx off)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band43_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x00 ,0x04 }, {  36500/*100 kHz*/ ,0x00 ,0x04 }, {  37000/*100 kHz*/ ,0x00 ,0x04 }, {  37500/*100 kHz*/ ,0x00 ,0x04 }, {  38000/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x01 ,0x0F }, {  36500/*100 kHz*/ ,0x01 ,0x0F }, {  37000/*100 kHz*/ ,0x01 ,0x0F }, {  37500/*100 kHz*/ ,0x01 ,0x0F }, {  38000/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x02 ,0x00 }, {  36500/*100 kHz*/ ,0x02 ,0x00 }, {  37000/*100 kHz*/ ,0x02 ,0x00 }, {  37500/*100 kHz*/ ,0x02 ,0x00 }, {  38000/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x03 ,0x00 }, {  36500/*100 kHz*/ ,0x03 ,0x00 }, {  37000/*100 kHz*/ ,0x03 ,0x00 }, {  37500/*100 kHz*/ ,0x03 ,0x00 }, {  38000/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x01 ,0x00 }, {  36500/*100 kHz*/ ,0x01 ,0x00 }, {  37000/*100 kHz*/ ,0x01 ,0x00 }, {  37500/*100 kHz*/ ,0x01 ,0x00 }, {  38000/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x01 }, {  36500/*100 kHz*/ ,0x01 ,0x01 }, {  37000/*100 kHz*/ ,0x01 ,0x01 }, {  37500/*100 kHz*/ ,0x01 ,0x01 }, {  38000/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band44_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x04 }, {  7280 /*100 kHz*/ ,0x00 ,0x04 }, {  7530 /*100 kHz*/ ,0x00 ,0x04 }, {  7780 /*100 kHz*/ ,0x00 ,0x04 }, {  8030 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x0F }, {  7280 /*100 kHz*/ ,0x01 ,0x0F }, {  7530 /*100 kHz*/ ,0x01 ,0x0F }, {  7780 /*100 kHz*/ ,0x01 ,0x0F }, {  8030 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x02 ,0x00 }, {  7280 /*100 kHz*/ ,0x02 ,0x00 }, {  7530 /*100 kHz*/ ,0x02 ,0x00 }, {  7780 /*100 kHz*/ ,0x02 ,0x00 }, {  8030 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x03 ,0x00 }, {  7280 /*100 kHz*/ ,0x03 ,0x00 }, {  7530 /*100 kHz*/ ,0x03 ,0x00 }, {  7780 /*100 kHz*/ ,0x03 ,0x00 }, {  8030 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x00 }, {  7280 /*100 kHz*/ ,0x01 ,0x00 }, {  7530 /*100 kHz*/ ,0x01 ,0x00 }, {  7780 /*100 kHz*/ ,0x01 ,0x00 }, {  8030 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x01 }, {  7280 /*100 kHz*/ ,0x01 ,0x01 }, {  7530 /*100 kHz*/ ,0x01 ,0x01 }, {  7780 /*100 kHz*/ ,0x01 ,0x01 }, {  8030 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band66_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x1C ,0x38 }, {  17275/*100 kHz*/ ,0x1C ,0x38 }, {  17450/*100 kHz*/ ,0x1C ,0x38 }, {  17625/*100 kHz*/ ,0x1C ,0x38 }, {  17800/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x00 ,0x04 }, {  17275/*100 kHz*/ ,0x00 ,0x04 }, {  17450/*100 kHz*/ ,0x00 ,0x04 }, {  17625/*100 kHz*/ ,0x00 ,0x04 }, {  17800/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x01 ,0x0F }, {  17275/*100 kHz*/ ,0x01 ,0x0F }, {  17450/*100 kHz*/ ,0x01 ,0x0F }, {  17625/*100 kHz*/ ,0x01 ,0x0F }, {  17800/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x02 ,0x00 }, {  17275/*100 kHz*/ ,0x02 ,0x00 }, {  17450/*100 kHz*/ ,0x02 ,0x00 }, {  17625/*100 kHz*/ ,0x02 ,0x00 }, {  17800/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x03 ,0x00 }, {  17275/*100 kHz*/ ,0x03 ,0x00 }, {  17450/*100 kHz*/ ,0x03 ,0x00 }, {  17625/*100 kHz*/ ,0x03 ,0x00 }, {  17800/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x01 ,0x00 }, {  17275/*100 kHz*/ ,0x01 ,0x00 }, {  17450/*100 kHz*/ ,0x01 ,0x00 }, {  17625/*100 kHz*/ ,0x01 ,0x00 }, {  17800/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17100/*100 kHz*/ ,0x1C ,0x38 }, {  17275/*100 kHz*/ ,0x1C ,0x38 }, {  17450/*100 kHz*/ ,0x1C ,0x38 }, {  17625/*100 kHz*/ ,0x1C ,0x38 }, {  17800/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17100/*100 kHz*/ ,0x01 ,0x01 }, {  17275/*100 kHz*/ ,0x01 ,0x01 }, {  17450/*100 kHz*/ ,0x01 ,0x01 }, {  17625/*100 kHz*/ ,0x01 ,0x01 }, {  17800/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band71_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband- { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x1C ,0x38 }, {  6720 /*100 kHz*/ ,0x1C ,0x38 }, {  6810 /*100 kHz*/ ,0x1C ,0x38 }, {  6900 /*100 kHz*/ ,0x1C ,0x38 }, {  6980 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode   
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x00 ,0x04 }, {  6720 /*100 kHz*/ ,0x00 ,0x04 }, {  6810 /*100 kHz*/ ,0x00 ,0x04 }, {  6900 /*100 kHz*/ ,0x00 ,0x04 }, {  6980 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel   
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x01 ,0x0F }, {  6720 /*100 kHz*/ ,0x01 ,0x0F }, {  6810 /*100 kHz*/ ,0x01 ,0x0F }, {  6900 /*100 kHz*/ ,0x01 ,0x0F }, {  6980 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x02 ,0x00 }, {  6720 /*100 kHz*/ ,0x02 ,0x00 }, {  6810 /*100 kHz*/ ,0x02 ,0x00 }, {  6900 /*100 kHz*/ ,0x02 ,0x00 }, {  6980 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref   
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x03 ,0x00 }, {  6720 /*100 kHz*/ ,0x03 ,0x00 }, {  6810 /*100 kHz*/ ,0x03 ,0x00 }, {  6900 /*100 kHz*/ ,0x03 ,0x00 }, {  6980 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref   
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x01 ,0x00 }, {  6720 /*100 kHz*/ ,0x01 ,0x00 }, {  6810 /*100 kHz*/ ,0x01 ,0x00 }, {  6900 /*100 kHz*/ ,0x01 ,0x00 }, {  6980 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable   
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6630 /*100 kHz*/ ,0x1C ,0x38 }, {  6720 /*100 kHz*/ ,0x1C ,0x38 }, {  6810 /*100 kHz*/ ,0x1C ,0x38 }, {  6900 /*100 kHz*/ ,0x1C ,0x38 }, {  6980 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6630 /*100 kHz*/ ,0x01 ,0x01 }, {  6720 /*100 kHz*/ ,0x01 ,0x01 }, {  6810 /*100 kHz*/ ,0x01 ,0x01 }, {  6900 /*100 kHz*/ ,0x01 ,0x01 }, {  6980 /*100 kHz*/ ,0x01 ,0x01 },} }, 
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_FILTER_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
+   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, // ASM PM_Trig: normal mode
+};
+
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_FILTER_TX_DATA_SetDefault[] =
+//{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x3E}, { 25825 /*100 kHz*/ ,0x00 , 0x3E}, { 25950 /*100 kHz*/ ,0x00 , 0x3E}, { 26075 /*100 kHz*/ ,0x00 , 0x3E}, { 26200 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
+  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x20}, { 25825 /*100 kHz*/ ,0x03 , 0x20}, { 25950 /*100 kHz*/ ,0x03 , 0x20}, { 26075 /*100 kHz*/ ,0x03 , 0x20}, { 26200 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
+  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+//};                                                                                                                                                                                                                                                     
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_FILTER_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x02 , 0x00}, { 25825 /*100 kHz*/ ,0x02 , 0x00}, { 25950 /*100 kHz*/ ,0x02 , 0x00}, { 26075 /*100 kHz*/ ,0x02 , 0x00}, { 26200 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x3E}, { 25825 /*100 kHz*/ ,0x00 , 0x3E}, { 25950 /*100 kHz*/ ,0x00 , 0x3E}, { 26075 /*100 kHz*/ ,0x00 , 0x3E}, { 26200 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation)
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x20}, { 25825 /*100 kHz*/ ,0x03 , 0x20}, { 25950 /*100 kHz*/ ,0x03 , 0x20}, { 26075 /*100 kHz*/ ,0x03 , 0x20}, { 26200 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};                                                                                                                                                                                                                                                     
+                                                                                                                                                                                                                                                                                                        
+                                                                                                                                                                                                                                                                 
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
+//{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x4E}, { 23250 /*100 kHz*/ ,0x00 , 0x4E}, { 23500 /*100 kHz*/ ,0x00 , 0x4E}, { 23750 /*100 kHz*/ ,0x00 , 0x4E}, { 24000 /*100 kHz*/ ,0x00 , 0x4E},} }, // PA enable                             
+  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x18}, { 23250 /*100 kHz*/ ,0x04 , 0x18}, { 23500 /*100 kHz*/ ,0x04 , 0x18}, { 23750 /*100 kHz*/ ,0x04 , 0x18}, { 24000 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x00}, { 23250 /*100 kHz*/ ,0x04 , 0x00}, { 23500 /*100 kHz*/ ,0x04 , 0x00}, { 23750 /*100 kHz*/ ,0x04 , 0x00}, { 24000 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x40}, { 23250 /*100 kHz*/ ,0x03 , 0x40}, { 23500 /*100 kHz*/ ,0x03 , 0x40}, { 23750 /*100 kHz*/ ,0x03 , 0x40}, { 24000 /*100 kHz*/ ,0x03 , 0x40},} }, // ASM TRX on                            
+  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+//};
+
+                                                                                                                                                                                                                                                                 
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x02 , 0x00}, { 23250 /*100 kHz*/ ,0x02 , 0x00}, { 23500 /*100 kHz*/ ,0x02 , 0x00}, { 23750 /*100 kHz*/ ,0x02 , 0x00}, { 24000 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x4E}, { 23250 /*100 kHz*/ ,0x00 , 0x4E}, { 23500 /*100 kHz*/ ,0x00 , 0x4E}, { 23750 /*100 kHz*/ ,0x00 , 0x4E}, { 24000 /*100 kHz*/ ,0x00 , 0x4E},} }, // PA enable                             
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x18}, { 23250 /*100 kHz*/ ,0x04 , 0x18}, { 23500 /*100 kHz*/ ,0x04 , 0x18}, { 23750 /*100 kHz*/ ,0x04 , 0x18}, { 24000 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation) 
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x00}, { 23250 /*100 kHz*/ ,0x04 , 0x00}, { 23500 /*100 kHz*/ ,0x04 , 0x00}, { 23750 /*100 kHz*/ ,0x04 , 0x00}, { 24000 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x40}, { 23250 /*100 kHz*/ ,0x03 , 0x40}, { 23500 /*100 kHz*/ ,0x03 , 0x40}, { 23750 /*100 kHz*/ ,0x03 , 0x40}, { 24000 /*100 kHz*/ ,0x03 , 0x40},} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};                                                                                                                                                                                                                                                        
+                                                                                                                                                                                                                                                                 
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
+//{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x3E}, { 25445 /*100 kHz*/  ,0x00 , 0x3E}, { 25930 /*100 kHz*/ ,0x00 , 0x3E}, { 26415 /*100 kHz*/ ,0x00 , 0x3E}, { 26900 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
+  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x18}, { 25445 /*100 kHz*/  ,0x04 , 0x18}, { 25930 /*100 kHz*/ ,0x04 , 0x18}, { 26415 /*100 kHz*/ ,0x04 , 0x18}, { 26900 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x00}, { 25445 /*100 kHz*/  ,0x04 , 0x00}, { 25930 /*100 kHz*/ ,0x04 , 0x00}, { 26415 /*100 kHz*/ ,0x04 , 0x00}, { 26900 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x20}, { 25445 /*100 kHz*/  ,0x03 , 0x20}, { 25930 /*100 kHz*/ ,0x03 , 0x20}, { 26415 /*100 kHz*/ ,0x03 , 0x20}, { 26900 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
+  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+//};
+
+                                                                                                                                                                                                                                                                 
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x02 , 0x00}, { 25445 /*100 kHz*/  ,0x02 , 0x00}, { 25930 /*100 kHz*/ ,0x02 , 0x00}, { 26415 /*100 kHz*/ ,0x02 , 0x00}, { 26900 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x3E}, { 25445 /*100 kHz*/  ,0x00 , 0x3E}, { 25930 /*100 kHz*/ ,0x00 , 0x3E}, { 26415 /*100 kHz*/ ,0x00 , 0x3E}, { 26900 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x18}, { 25445 /*100 kHz*/  ,0x04 , 0x18}, { 25930 /*100 kHz*/ ,0x04 , 0x18}, { 26415 /*100 kHz*/ ,0x04 , 0x18}, { 26900 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation)
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x00}, { 25445 /*100 kHz*/  ,0x04 , 0x00}, { 25930 /*100 kHz*/ ,0x04 , 0x00}, { 26415 /*100 kHz*/ ,0x04 , 0x00}, { 26900 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x20}, { 25445 /*100 kHz*/  ,0x03 , 0x20}, { 25930 /*100 kHz*/ ,0x03 , 0x20}, { 26415 /*100 kHz*/ ,0x03 , 0x20}, { 26900 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};
+
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(5)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_TPC_EVENT_SetDefault[] =
+//{
+//   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+//   /*                        { start, stop },                      ( us )        */
+//   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
+//   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   //{ /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },    
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_TABLE_T LTE_BandNone_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band1_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band2_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band3_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band4_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band5_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band7_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band8_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band9_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band11_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band12_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band13_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band17_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band18_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band19_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band20_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band21_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band22_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band25_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band26_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band27_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band28_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band30_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+//LTE_MIPI_DATA_TABLE_T LTE_Band32_MIPI_TPC_DATA_SetDefault[] =
+//{
+//   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+//   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+//   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+//   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+//   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+//};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band34_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias  
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
+   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
+   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band39_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
+   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
+   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band41_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
+   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
+   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band42_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   //{/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band43_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band44_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band66_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band71_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      19200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19350, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19650, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      18500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      18650, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      18800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      18950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      19100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17287, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17475, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17662, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17850, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17212, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17325, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17437, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17550, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8240, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8302, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8365, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8427, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8490, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25175, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25350, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25525, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8887, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8975, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       9062, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       9150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band9_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       17499, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17587, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17674, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17762, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17849, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band11_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       14279, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14329, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14379, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14429, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14479, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       6990, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+       7032, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+       7075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+       7117, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+       7160, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band13_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7770, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7795, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7820, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7845, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7870, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7040, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},    
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7070, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7130, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7160, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band18_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8188, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8225, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8263, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band19_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8338, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8375, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8413, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8450, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8320, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8395, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8470, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8545, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8620, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band21_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       14479, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14517, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14554, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14592, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14629, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band22_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       34100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band25_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       18500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18663, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18998, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       19150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band26_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8140, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8227, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8315, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8402, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8490, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band27_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8070, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8113, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8155, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8198, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8240, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7142, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7255, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7367, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7480, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band30_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23050, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23125, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band34_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       20100, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20138, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20175, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20213, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20250, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},      
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+      25825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      18800, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      18900, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      19000, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      19100, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      19200, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},  
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23250, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},      
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23750, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      24000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      24960, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25445, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25930, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26415, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},  
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band42_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      34000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      34500, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      35000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      35500, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      36000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band43_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      36000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      36500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      37000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      37500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      38000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band44_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      7030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7280, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7530, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7780, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      8030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band66_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17275, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17450, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17625, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band71_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      6630, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6720, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6810, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6980, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      19200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19350, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19650, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      18500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      18650, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      18800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      18950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17287, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17475, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17662, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17850, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17212, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17325, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17437, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17550, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8240, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8302, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8365, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8427, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8490, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25175, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25350, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25525, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8887, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8975, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       9062, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       9150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band9_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       17499, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17587, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17674, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17762, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17849, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band11_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       14279, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14329, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14379, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14429, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14479, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       6990, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7032, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7117, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7160, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band13_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7770, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7795, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7820, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7845, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7870, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7040, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7070, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7130, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7160, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band18_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8188, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8225, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8263, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band19_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8338, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8375, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8413, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8450, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8320, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8395, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8470, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8545, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8620, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band21_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       14479, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14517, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14554, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14592, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14629, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band22_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       34100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band25_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       18500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18663, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18998, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       19150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band26_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8140, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8227, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8315, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8402, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8490, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band27_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8070, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8113, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8155, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8198, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8240, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7142, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7255, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7367, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7480, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band30_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23050, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23125, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band34_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       20100, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20138, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20175, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20213, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20250, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      26075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      26200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      18800, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      18900, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19000, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19100, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19200, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      23250, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      23500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      23750, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      24000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      24960, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25445, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25930, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      26415, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      26900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band42_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      34000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      34500, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      35000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      35500, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      36000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band43_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      36000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      36500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      37000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      37500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      38000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band44_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      7030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7280, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7530, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7780, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      8030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band66_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17275, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17450, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17625, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band71_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      6630, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6720, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6810, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6980, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+
+/*special handle for T/Rx calibration, we should force ASM to isolation mode */
+/*Users just need to provide the ASM isolation CW, DSP may use immediate mode*/
+/*to control the MIPI ASM                                                    */
+LTE_MIPI_IMM_DATA_TABLE_T LTE_MIPI_ASM_ISOLATION_DATA_SetDefault[LTE_MIPI_ASM_ISOLATION_DATA_SIZE_SetDefault] =
+{
+   //No.      elm type     , port_sel       , data_seq  ,      USID      , addr  , data , wait_time(us)
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1 , LTE_REG_W , MIPI_USID_PA1_SetDefault , {0x0  , 0x0} , WAITUSCNT(0) }, // Broadcast ID, Standard MIPI, PM_TRIG = normal mode
+   {  LTE_MIPI_END_PATTERN ,              0 ,         0 ,              0 , {0x0  , 0x0} ,           0  },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_FILTER_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+kal_uint32  LTE_MIPI_FILTER_TPC_EVENT_SIZE_TABLE_SetDefault[] =
+{
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR0, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR1, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR2, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR3, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR4, SetDefault)),
+};
+
+LTE_MIPI_EVENT_TABLE_T*  LTE_MIPI_FILTER_TPC_EVENT_TABLE_SetDefault[] =
+{
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR0, SetDefault),
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR1, SetDefault),
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR2, SetDefault),
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR3, SetDefault),
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR4, SetDefault),
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_TABLE_T LTE_BandNone_MIPI_FILTER_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_FILTER_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_FILTER_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band41_MIPI_FILTER_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+kal_uint32  LTE_MIPI_FILTER_TPC_DATA_SIZE_TABLE_SetDefault[] =
+{
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR0, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR1, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR2, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR3, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR4, SetDefault)),
+};
+
+LTE_MIPI_DATA_TABLE_T*  LTE_MIPI_FILTER_TPC_DATA_TABLE_SetDefault[] =
+{
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR0, SetDefault),
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR1, SetDefault),
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR2, SetDefault),
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR3, SetDefault),
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR4, SetDefault),
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
+{
+   /*8714 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+
+      /*8764 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+
+      /*8784 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+
+      /*8804 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+
+      /*8916 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23250, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23750, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      24000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      24960, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25445, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25930, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26415, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+kal_uint32  LTE_MIPI_FILTER_PA_TPC_SECTION_DATA_SIZE_SetDefault[LTE_FILTER_MAX_SUPPORT_BAND_NUM] =
+{
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault)),
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_DEFAULT  LTE_MIPI_FILTER_PA_TPC_SECTION_DATA_SetDefault[LTE_FILTER_MAX_SUPPORT_BAND_NUM] =
+{
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault), BAND_FILTER_INDICATOR0_CCA_Support_SetDefault},
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault), BAND_FILTER_INDICATOR1_CCA_Support_SetDefault},
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault), BAND_FILTER_INDICATOR2_CCA_Support_SetDefault},
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault), BAND_FILTER_INDICATOR3_CCA_Support_SetDefault},
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault), BAND_FILTER_INDICATOR4_CCA_Support_SetDefault},
+};
+
+
+
+/******************************************************************************************/
+/*   !!! DO NOT MODIFY AREA BELOW, NEED TO INCLUDE TOOL GENERATED FILES !!!               */
+/******************************************************************************************/
+
+/**************************************************************************************************************************************************************************************************/
+
+#include "Toolgen/lte_custom_mipi_ref.c"
+
+/**************************************************************************************************************************************************************************************************/
+
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/ul1_rf/MT6739_UMTS_FDD_MT6177M_CUSTOM/ul1d_custom_rf.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/ul1_rf/MT6739_UMTS_FDD_MT6177M_CUSTOM/ul1d_custom_rf.h	(revision 12506)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/ul1_rf/MT6739_UMTS_FDD_MT6177M_CUSTOM/ul1d_custom_rf.h	(revision 12507)
@@ -1,517 +1,517 @@
-/*******************************************************************************
-*  Copyright Statement:
-*  --------------------
-*  This software is protected by Copyright and the information contained
-*  herein is confidential. The software may not be copied and the information
-*  contained herein may not be used or disclosed except with the written
-*  permission of MediaTek Inc. (C) 2001
-*
-*******************************************************************************/
-
-/*******************************************************************************
- *
- * Filename:
- * ---------
- *	ul1d_custom_rf.h
- *
- * Project:
- * --------
- *   MT6176
- *
- * Description:
- * ------------
- *   MT6176 UMTS FDD RF with ES1B
- *
- * Author:
- * -------
- * -------
- *
-
- *******************************************************************************/
-#ifndef  _UL1D_CUSTOM_RF_SetDefault_H_
-#define  _UL1D_CUSTOM_RF_SetDefault_H_
-/* ------------------------------------------------------------------------- */
-#if !defined(MT6177M_RF)
-   #error "rf files mismatch with compile option!"
-#endif
-
-#include "ul1d_custom_mipi.h"
-
-/*MT6176*/
-/*MT6176*/ #define  PA_SECTION_SetDefault   3
-/*MT6176*/
-/*MT6176*/ /*--------------------------------------------------------*/
-/*MT6176*/ /*   Define MIPI Tool Version Number                      */
-/*MT6176*/ /*--------------------------------------------------------*/
-/*MT6176*/ #define  FDD_MIPI_TOOL_VER_SetDefault    0
-/*MT6176*/
-/*MT6176*/ /*--------------------------------------------------------*/
-/*MT6176*/ /*   Event Timing Define                                  */
-/*MT6176*/ /*--------------------------------------------------------*/
-/*MT6176*/ #define  TC_PR1_SetDefault               MICROSECOND_TO_CHIP(200)
-/*MT6176*/ #define  TC_PR2_SetDefault               MICROSECOND_TO_CHIP(100)
-/*MT6176*/ #define  TC_PR2B_SetDefault              MICROSECOND_TO_CHIP( 50)
-/*MT6176*/ #define  TC_PR3_SetDefault               MICROSECOND_TO_CHIP( 20)
-/*MT6176*/
-/*MT6176*/ #define  TC_PT1_SetDefault               MICROSECOND_TO_CHIP(200)
-/*MT6176*/ #define  TC_PT2_SetDefault               MICROSECOND_TO_CHIP(100)
-/*MT6176*/ #define  TC_PT2B_SetDefault              MICROSECOND_TO_CHIP( 50)
-/*MT6176*/ #define  TC_PT3_SetDefault               MICROSECOND_TO_CHIP( 10)
-/*MT6176*/
-/*MT6176*/
-/*MT6176*/ /* the following parameter is chip resolution */
-/*MT6176*/ #define MAX_OFFSET_SetDefault        (24*4) //this value must be equal to max of the following 4 offset value
-/*MT6176*/ /* Set VM timing same as PGABSI_OFFSET1 */
-/*MT6176*/ // Rich modification for the vm_offset as 37
-/*MT6176*/ #define VM_OFFSET_SetDefault         (42)//(33)   //54 //63 chips
-/*MT6176*/ #define VBIAS_OFFSET_SetDefault      (59)   //59 chips
-/*MT6176*/ #define DC2DC_OFFSET_SetDefault      (24*4)
-/*MT6176*/ #define VGA_OFFSET_SetDefault        (24*4)
-/*MT6176*/
-/*MT6176*/ /*------------------------------------------------------*/
-/*MT6176*/ /*   define  BPI data for MT6176                        */
-/*MT6176*/ /*------------------------------------------------------*/
-/*MT6176*/ /*    PRCB : bit  BPI   pin function                    */
-/*MT6176*/ /*            0    0    Reserved                        */
-/*MT6176*/ /*            1    1    Reserved                        */
-/*MT6176*/ /*            2    2    Reserved                        */
-/*MT6176*/ /*            3    3    Reserved                        */
-/*MT6176*/ /*            4    4    Reserved                        */
-/*MT6176*/ /*            5    5    Reserved                        */
-/*MT6176*/ /*            6    6    W_PA_B5_EN                      */
-/*MT6176*/ /*            7    7    W_PA_B13_EN                     */
-/*MT6176*/ /*            8    8    W_PA_B40_EN                     */
-/*MT6176*/ /*            9    9    W_PA_B1_EN                      */
-/*MT6176*/ /*            10   10   Reserved                        */
-/*MT6176*/ /*            11   11   Reserved                        */
-/*MT6176*/ /*            12   12   Reserved                        */
-/*MT6176*/ /*            13   13   Reserved                        */
-/*MT6176*/ /*            14   14   Reserved                        */
-/*MT6176*/ /*            15   15   DRX_V1                          */
-/*MT6176*/ /*            16   16   DRX_V2                          */
-/*MT6176*/ /*            17   17   DRX_V3                          */
-/*MT6176*/ /*            18   18   W_PA_B2_EN                      */
-/*MT6176*/ /*            19   19   SP3T_V1                         */
-/*MT6176*/ /*            20   20   SP3T_V2                         */
-/*MT6176*/ /*            21   21   ASM_VCTRL_B/Main_V2             */
-/*MT6176*/ /*            22   22   ASM_VCTRL_A/Main_V1             */
-/*MT6176*/ /*            23   23   ASM_VCTRL_C/Main_V3             */
-/*MT6176*/ /*            24   24   WG_GGE_PA_ENABLE                */
-/*MT6176*/ /*            25   25   LTE_RX                          */
-/*MT6176*/ /*            26   26   LTE_RX                          */
-/*MT6176*/ /*            27   27   LTE_RX                          */
-/*MT6176*/ /*            28   28   LTE_RX                          */
-/*MT6176*/ /*            29   29   LTE_RX                          */
-/*MT6176*/ /*            30   30   LTE_RX                          */
-/*MT6176*/ /*------------------------------------------------------*/
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ /* RX Main BPI Data Setting.   */
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ //* --------------------- PDATA_BANDNone Start ---------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBandNone_PR1_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PR2_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PR2B_SetDefault   0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PR3_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PT1_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PT2_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PT2B_SetDefault   0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PT3_SetDefault    0x00000000
-/*MT6176*/ /* --------------------- PDATA_BANDNone End ------------------------------*/
-/*MT6176*/ //* --------------------- PDATA_BAND1 Start ---------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand1_PR1_SetDefault      0x00002000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand1_PR2_SetDefault      0x00002000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand1_PR2B_SetDefault     0x00002000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand1_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand1_PT1_SetDefault      PDATA_UMTSBand1_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand1_PT2_SetDefault      PDATA_UMTSBand1_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand1_PT2B_SetDefault     PDATA_UMTSBand1_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand1_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND1 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND2 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand2_PR1_SetDefault      0x00002060 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand2_PR2_SetDefault      0x00002060 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand2_PR2B_SetDefault     0x00002060 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand2_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand2_PT1_SetDefault      PDATA_UMTSBand2_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand2_PT2_SetDefault      PDATA_UMTSBand2_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand2_PT2B_SetDefault     PDATA_UMTSBand2_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand2_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND2 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND4 Start ---------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand4_PR1_SetDefault      0x00000000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand4_PR2_SetDefault      0x00000000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand4_PR2B_SetDefault     0x00000000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand4_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand4_PT1_SetDefault      PDATA_UMTSBand4_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand4_PT2_SetDefault      PDATA_UMTSBand4_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand4_PT2B_SetDefault     PDATA_UMTSBand4_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand4_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND4 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND5 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand5_PR1_SetDefault      0x00000000 //ANT
-/*MT6176*/ #define    PDATA_UMTSBand5_PR2_SetDefault      0x00000000 //ANT
-/*MT6176*/ #define    PDATA_UMTSBand5_PR2B_SetDefault     0x00000000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand5_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand5_PT1_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand5_PT2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand5_PT2B_SetDefault     PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand5_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND5 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND6 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand6_PR1_SetDefault      PDATA_UMTSBand5_PR1_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PR2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PR2B_SetDefault     PDATA_UMTSBand5_PR2B_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PR3_SetDefault      PDATA_UMTSBand5_PR3_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PT1_SetDefault      PDATA_UMTSBand5_PT1_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PT2_SetDefault      PDATA_UMTSBand5_PT2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PT2B_SetDefault     PDATA_UMTSBand5_PT2B_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PT3_SetDefault      PDATA_UMTSBand5_PT3_SetDefault
-/*MT6176*/ /* --------------------- PDATA_BAND6 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND8 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand8_PR1_SetDefault      0x00001399 //ANT         
-/*MT6176*/ #define    PDATA_UMTSBand8_PR2_SetDefault      0x00001399 //ANT         
-/*MT6176*/ #define    PDATA_UMTSBand8_PR2B_SetDefault     0x00001399 //PDET //ANT  
-/*MT6176*/ #define    PDATA_UMTSBand8_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand8_PT1_SetDefault      PDATA_UMTSBand8_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand8_PT2_SetDefault      PDATA_UMTSBand8_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand8_PT2B_SetDefault     PDATA_UMTSBand8_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand8_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND8 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND19 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand19_PR1_SetDefault      PDATA_UMTSBand5_PR1_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PR2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PR2B_SetDefault     PDATA_UMTSBand5_PR2B_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PR3_SetDefault      PDATA_UMTSBand5_PR3_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PT1_SetDefault      PDATA_UMTSBand5_PT1_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PT2_SetDefault      PDATA_UMTSBand5_PT2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PT2B_SetDefault     PDATA_UMTSBand5_PT2B_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PT3_SetDefault      PDATA_UMTSBand5_PT3_SetDefault
-/*MT6176*/ /* --------------------- PDATA_BAND19 End ------------------------------*/
-/*MT6176*/ 
-/*MT6176*/ #if IS_3G_RXD_FE_CONTROL_SUPPORT
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ /* RX Diversity BPI Data Setting.   */
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ //* --------------------- PDATA_BANDNone RXD Start ---------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBandNone_PR1_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA2_UMTSBandNone_PR2_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA2_UMTSBandNone_PR2B_SetDefault   0x00000000
-/*MT6176*/ #define    PDATA2_UMTSBandNone_PR3_SetDefault    0x00000000
-/*MT6176*/ /* --------------------- PDATA_BANDNone RXD End ------------------------------*/
-/*MT6176*/ //* --------------------- PDATA_BAND1 RXD Start ---------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand1_PR1_SetDefault      0x00000007     
-/*MT6176*/ #define    PDATA2_UMTSBand1_PR2_SetDefault      0x00000007     
-/*MT6176*/ #define    PDATA2_UMTSBand1_PR2B_SetDefault     0x00000007 
-/*MT6176*/ #define    PDATA2_UMTSBand1_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND1 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND2 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand2_PR1_SetDefault      0x00000005     
-/*MT6176*/ #define    PDATA2_UMTSBand2_PR2_SetDefault      0x00000005     
-/*MT6176*/ #define    PDATA2_UMTSBand2_PR2B_SetDefault     0x00000005
-/*MT6176*/ #define    PDATA2_UMTSBand2_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND2 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND4 RXD Start ---------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand4_PR1_SetDefault      0x00000006     
-/*MT6176*/ #define    PDATA2_UMTSBand4_PR2_SetDefault      0x00000006     
-/*MT6176*/ #define    PDATA2_UMTSBand4_PR2B_SetDefault     0x00000006
-/*MT6176*/ #define    PDATA2_UMTSBand4_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND4 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND5 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand5_PR1_SetDefault      0x00000001     
-/*MT6176*/ #define    PDATA2_UMTSBand5_PR2_SetDefault      0x00000001     
-/*MT6176*/ #define    PDATA2_UMTSBand5_PR2B_SetDefault     0x00000001
-/*MT6176*/ #define    PDATA2_UMTSBand5_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND5 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND6 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand6_PR1_SetDefault      PDATA2_UMTSBand5_PR1_SetDefault 
-/*MT6176*/ #define    PDATA2_UMTSBand6_PR2_SetDefault      PDATA2_UMTSBand5_PR2_SetDefault 
-/*MT6176*/ #define    PDATA2_UMTSBand6_PR2B_SetDefault     PDATA2_UMTSBand5_PR2B_SetDefault
-/*MT6176*/ #define    PDATA2_UMTSBand6_PR3_SetDefault      PDATA2_UMTSBand5_PR3_SetDefault 
-/*MT6176*/ /* --------------------- PDATA_BAND6 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND8 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand8_PR1_SetDefault      0x00000008     
-/*MT6176*/ #define    PDATA2_UMTSBand8_PR2_SetDefault      0x00000008     
-/*MT6176*/ #define    PDATA2_UMTSBand8_PR2B_SetDefault     0x00000008
-/*MT6176*/ #define    PDATA2_UMTSBand8_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND8 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND19 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand19_PR1_SetDefault      PDATA2_UMTSBand5_PR1_SetDefault
-/*MT6176*/ #define    PDATA2_UMTSBand19_PR2_SetDefault      PDATA2_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA2_UMTSBand19_PR2B_SetDefault     PDATA2_UMTSBand5_PR2B_SetDefault
-/*MT6176*/ #define    PDATA2_UMTSBand19_PR3_SetDefault      PDATA2_UMTSBand5_PR3_SetDefault
-/*MT6176*/ /* --------------------- PDATA_BAND19 RXD End ------------------------------*/
-/*MT6176*/ #endif
-/*MT6176*/ /***************************************************/
-/*MT6176*/ /*  RX & RXD IO Port Definition & supported freq range  */
-/*MT6176*/ /*  HB1-HB3 => freq: 1805MHz ~ 2690MHz                  */
-/*MT6176*/ /*  MB1,MB2 => freq: 1475MHz ~ 2170MHz                  */
-/*MT6176*/ /*  LB1-LB3 => freq: 734MHz ~ 960MHz                    */
-/*MT6176*/ /***************************************************/
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ /* RX. LNA_PRX1 ~ LNA_PRX14 is configurable, depending on front-end circuits layout  */
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ #define    UMTSBandNone_CHANNEL_SEL_SetDefault    NON_USED_BAND
-/*MT6176*/ #define    UMTSBand1_CHANNEL_SEL_SetDefault       LNA_PRX3
-/*MT6176*/ #define    UMTSBand2_CHANNEL_SEL_SetDefault       LNA_PRX7
-/*MT6176*/ #define    UMTSBand3_CHANNEL_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand4_CHANNEL_SEL_SetDefault       LNA_PRX2
-/*MT6176*/ #define    UMTSBand5_CHANNEL_SEL_SetDefault       LNA_PRX10
-/*MT6176*/ #define    UMTSBand6_CHANNEL_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand8_CHANNEL_SEL_SetDefault       LNA_PRX8
-/*MT6176*/ #define    UMTSBand9_CHANNEL_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand10_CHANNEL_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand11_CHANNEL_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand19_CHANNEL_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/
-/*MT6176*/ /*------------------------------------------------------------------------*/
-/*MT6176*/ /* RXD. LNA_DRX1 ~ LNA_DRX14 is configurable, depending on front-end circuits layout */
-/*MT6176*/ /*------------------------------------------------------------------------*/
-/*MT6176*/ #define    UMTSBandNone_CHANNEL2_SEL_SetDefault   NON_USED_BAND
-/*MT6176*/ #define    UMTSBand1_CHANNEL2_SEL_SetDefault      LNA_DRX1
-/*MT6176*/ #define    UMTSBand2_CHANNEL2_SEL_SetDefault      LNA_DRX2
-/*MT6176*/ #define    UMTSBand3_CHANNEL2_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand4_CHANNEL2_SEL_SetDefault      LNA_DRX1
-/*MT6176*/ #define    UMTSBand5_CHANNEL2_SEL_SetDefault      LNA_DRX9
-/*MT6176*/ #define    UMTSBand6_CHANNEL2_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand8_CHANNEL2_SEL_SetDefault      LNA_DRX8
-/*MT6176*/ #define    UMTSBand9_CHANNEL2_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand10_CHANNEL2_SEL_SetDefault     NON_USED_BAND
-/*MT6176*/ #define    UMTSBand11_CHANNEL2_SEL_SetDefault     NON_USED_BAND
-/*MT6176*/ #define    UMTSBand19_CHANNEL2_SEL_SetDefault     NON_USED_BAND
-/*MT6176*/
-/*MT6176*/ /****************************************************/
-/*MT6176*/ /*  TX IO Port Definition & supported freq range        */
-/*MT6176*/ /*  TX_HB1~HB2 => freq: 1710MHz ~ 2690MHz                  */
-/*MT6176*/ /*  TX_MB1~MB4 => freq: 1400MHz ~ 2025MHz                  */
-/*MT6176*/ /*  TX_LB1~LB4 => freq: 699MHz ~ 915MHz                    */
-/*MT6176*/ /****************************************************/
-/*MT6176*/ #define    UMTSBandNone_OUTPUT_SEL_SetDefault     NON_USED_BAND
-/*MT6176*/ #define    UMTSBand1_OUTPUT_SEL_SetDefault        UL1_TX_MB1
-/*MT6176*/ #define    UMTSBand2_OUTPUT_SEL_SetDefault        UL1_TX_MB1
-/*MT6176*/ #define    UMTSBand3_OUTPUT_SEL_SetDefault        NON_USED_BAND
-/*MT6176*/ #define    UMTSBand4_OUTPUT_SEL_SetDefault        UL1_TX_MB1
-/*MT6176*/ #define    UMTSBand5_OUTPUT_SEL_SetDefault        UL1_TX_LB2
-/*MT6176*/ #define    UMTSBand6_OUTPUT_SEL_SetDefault        NON_USED_BAND
-/*MT6176*/ #define    UMTSBand8_OUTPUT_SEL_SetDefault        UL1_TX_LB2
-/*MT6176*/ #define    UMTSBand9_OUTPUT_SEL_SetDefault        NON_USED_BAND
-/*MT6176*/ #define    UMTSBand10_OUTPUT_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand11_OUTPUT_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand19_OUTPUT_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* For using the V-battery as instead setting               */
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    PMU_PASETTING_SetDefault         KAL_TRUE
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* For RXD single test, customer may use the RXD only,      */
-/*MT6176*/ /* need to write RX_MAIN_PATH_ON & RX_DIVERSITY_PATH_ON to  */
-/*MT6176*/ /* 0xFFFFFFFF after test                               */
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    RX_DIVERSITY_ALWAYS_ON_SetDefault KAL_FALSE
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* For PA drift compensation by different band's PA         */
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    PA_DIRFT_COMPENSATION_SetDefault 0x00000000
-/*MT6176*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* For MPR back off for SAR& lowering PA temerature& UPA/DPA*/
-/*MT6176*/ /* PAPR concern                                             */
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND1_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND2_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND3_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND4_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND5_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND6_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND8_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND9_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND10_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND11_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND19_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND1_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND2_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND3_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND4_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND5_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND6_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND8_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND9_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND10_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND11_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND19_SetDefault  MPRSetting2
-/*MT6176*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* At MT6589+MT6320PMIC, Vrf18_1(MD1) can use bulk/LDO mode */
-/*MT6176*/ /* take bulk mode as default value*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    ULTRA_LOW_COST_EN_SetDefault 0
-/*MT6176*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* Band5 & Band6 support simultaneously flag,*/
-/*MT6176*/ /* If flag enable then RX_BAND_INDICATOR just fill in Band5*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    BAND5_AND_BAND6_INDICATOR_SetDefault 0
-
-
-#if IS_3G_MPR_EXTEND_SUPPORT
-
-#define  R6_MPR_SUB_EN_SetDefault   KAL_FALSE
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_1_SetDefault  MPRSetting_SUB_0
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_2_SetDefault  MPRSetting_SUB_0
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_3_SetDefault  MPRSetting_SUB_0
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_4_SetDefault  MPRSetting_SUB_0
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_5_SetDefault  MPRSetting_SUB_0
-
-#endif/*IS_3G_MPR_EXTEND_SUPPORT*/
-
-
-
-/************************************************************/
-/*      eLNA IDX setting                                    */
-/************************************************************/
-/* ------------------- RX eLNA Idx setting -------------------- */
-#define  UMTSBand1_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand2_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand3_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand4_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand5_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand6_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand7_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand8_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand9_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand10_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand11_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand19_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-
-/* ------------------- RXD eLNA Idx setting ------------------- */
-#define  UMTSBand1_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand2_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand3_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand4_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand5_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand6_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand7_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand8_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand9_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand10_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
-#define  UMTSBand11_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
-#define  UMTSBand19_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
-
-#if(IS_3G_RX_POWER_OFFSET_SUPPORT)
-/************************************************************/
-/*                    For RX Power Offset Feature                         */
-/************************************************************/
-/* ------------------- RX Power Offset setting -------------------- */
-#define RPO_3G_ENABLE_SetDefault                       0
-#define RPO_3G_META_ENABLE_SetDefault                  0
-#endif
-
-/*MT6176*/ #define    RX_BAND_INDICATOR_0_SetDefault UMTSBand1
-/*MT6176*/ #define    RX_BAND_INDICATOR_1_SetDefault UMTSBand2
-/*MT6176*/ #define    RX_BAND_INDICATOR_2_SetDefault UMTSBand4
-/*MT6176*/ #define    RX_BAND_INDICATOR_3_SetDefault UMTSBand5
-/*MT6176*/ #define    RX_BAND_INDICATOR_4_SetDefault UMTSBand8
-/*============================================================================== */
-
-#endif
-
+/*******************************************************************************
+*  Copyright Statement:
+*  --------------------
+*  This software is protected by Copyright and the information contained
+*  herein is confidential. The software may not be copied and the information
+*  contained herein may not be used or disclosed except with the written
+*  permission of MediaTek Inc. (C) 2001
+*
+*******************************************************************************/
+
+/*******************************************************************************
+ *
+ * Filename:
+ * ---------
+ *	ul1d_custom_rf.h
+ *
+ * Project:
+ * --------
+ *   MT6176
+ *
+ * Description:
+ * ------------
+ *   MT6176 UMTS FDD RF with ES1B
+ *
+ * Author:
+ * -------
+ * -------
+ *
+
+ *******************************************************************************/
+#ifndef  _UL1D_CUSTOM_RF_SetDefault_H_
+#define  _UL1D_CUSTOM_RF_SetDefault_H_
+/* ------------------------------------------------------------------------- */
+#if !defined(MT6177M_RF)
+   #error "rf files mismatch with compile option!"
+#endif
+
+#include "ul1d_custom_mipi.h"
+
+/*MT6176*/
+/*MT6176*/ #define  PA_SECTION_SetDefault   3
+/*MT6176*/
+/*MT6176*/ /*--------------------------------------------------------*/
+/*MT6176*/ /*   Define MIPI Tool Version Number                      */
+/*MT6176*/ /*--------------------------------------------------------*/
+/*MT6176*/ #define  FDD_MIPI_TOOL_VER_SetDefault    0
+/*MT6176*/
+/*MT6176*/ /*--------------------------------------------------------*/
+/*MT6176*/ /*   Event Timing Define                                  */
+/*MT6176*/ /*--------------------------------------------------------*/
+/*MT6176*/ #define  TC_PR1_SetDefault               MICROSECOND_TO_CHIP(200)
+/*MT6176*/ #define  TC_PR2_SetDefault               MICROSECOND_TO_CHIP(100)
+/*MT6176*/ #define  TC_PR2B_SetDefault              MICROSECOND_TO_CHIP( 50)
+/*MT6176*/ #define  TC_PR3_SetDefault               MICROSECOND_TO_CHIP( 20)
+/*MT6176*/
+/*MT6176*/ #define  TC_PT1_SetDefault               MICROSECOND_TO_CHIP(200)
+/*MT6176*/ #define  TC_PT2_SetDefault               MICROSECOND_TO_CHIP(100)
+/*MT6176*/ #define  TC_PT2B_SetDefault              MICROSECOND_TO_CHIP( 50)
+/*MT6176*/ #define  TC_PT3_SetDefault               MICROSECOND_TO_CHIP( 10)
+/*MT6176*/
+/*MT6176*/
+/*MT6176*/ /* the following parameter is chip resolution */
+/*MT6176*/ #define MAX_OFFSET_SetDefault        (24*4) //this value must be equal to max of the following 4 offset value
+/*MT6176*/ /* Set VM timing same as PGABSI_OFFSET1 */
+/*MT6176*/ // Rich modification for the vm_offset as 37
+/*MT6176*/ #define VM_OFFSET_SetDefault         (42)//(33)   //54 //63 chips
+/*MT6176*/ #define VBIAS_OFFSET_SetDefault      (59)   //59 chips
+/*MT6176*/ #define DC2DC_OFFSET_SetDefault      (24*4)
+/*MT6176*/ #define VGA_OFFSET_SetDefault        (24*4)
+/*MT6176*/
+/*MT6176*/ /*------------------------------------------------------*/
+/*MT6176*/ /*   define  BPI data for MT6176                        */
+/*MT6176*/ /*------------------------------------------------------*/
+/*MT6176*/ /*    PRCB : bit  BPI   pin function                    */
+/*MT6176*/ /*            0    0    Reserved                        */
+/*MT6176*/ /*            1    1    Reserved                        */
+/*MT6176*/ /*            2    2    Reserved                        */
+/*MT6176*/ /*            3    3    Reserved                        */
+/*MT6176*/ /*            4    4    Reserved                        */
+/*MT6176*/ /*            5    5    Reserved                        */
+/*MT6176*/ /*            6    6    W_PA_B5_EN                      */
+/*MT6176*/ /*            7    7    W_PA_B13_EN                     */
+/*MT6176*/ /*            8    8    W_PA_B40_EN                     */
+/*MT6176*/ /*            9    9    W_PA_B1_EN                      */
+/*MT6176*/ /*            10   10   Reserved                        */
+/*MT6176*/ /*            11   11   Reserved                        */
+/*MT6176*/ /*            12   12   Reserved                        */
+/*MT6176*/ /*            13   13   Reserved                        */
+/*MT6176*/ /*            14   14   Reserved                        */
+/*MT6176*/ /*            15   15   DRX_V1                          */
+/*MT6176*/ /*            16   16   DRX_V2                          */
+/*MT6176*/ /*            17   17   DRX_V3                          */
+/*MT6176*/ /*            18   18   W_PA_B2_EN                      */
+/*MT6176*/ /*            19   19   SP3T_V1                         */
+/*MT6176*/ /*            20   20   SP3T_V2                         */
+/*MT6176*/ /*            21   21   ASM_VCTRL_B/Main_V2             */
+/*MT6176*/ /*            22   22   ASM_VCTRL_A/Main_V1             */
+/*MT6176*/ /*            23   23   ASM_VCTRL_C/Main_V3             */
+/*MT6176*/ /*            24   24   WG_GGE_PA_ENABLE                */
+/*MT6176*/ /*            25   25   LTE_RX                          */
+/*MT6176*/ /*            26   26   LTE_RX                          */
+/*MT6176*/ /*            27   27   LTE_RX                          */
+/*MT6176*/ /*            28   28   LTE_RX                          */
+/*MT6176*/ /*            29   29   LTE_RX                          */
+/*MT6176*/ /*            30   30   LTE_RX                          */
+/*MT6176*/ /*------------------------------------------------------*/
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ /* RX Main BPI Data Setting.   */
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ //* --------------------- PDATA_BANDNone Start ---------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBandNone_PR1_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PR2_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PR2B_SetDefault   0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PR3_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PT1_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PT2_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PT2B_SetDefault   0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PT3_SetDefault    0x00000000
+/*MT6176*/ /* --------------------- PDATA_BANDNone End ------------------------------*/
+/*MT6176*/ //* --------------------- PDATA_BAND1 Start ---------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand1_PR1_SetDefault      0x00002000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand1_PR2_SetDefault      0x00002000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand1_PR2B_SetDefault     0x00002000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand1_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand1_PT1_SetDefault      PDATA_UMTSBand1_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand1_PT2_SetDefault      PDATA_UMTSBand1_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand1_PT2B_SetDefault     PDATA_UMTSBand1_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand1_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND1 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND2 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand2_PR1_SetDefault      0x00002060 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand2_PR2_SetDefault      0x00002060 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand2_PR2B_SetDefault     0x00002060 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand2_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand2_PT1_SetDefault      PDATA_UMTSBand2_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand2_PT2_SetDefault      PDATA_UMTSBand2_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand2_PT2B_SetDefault     PDATA_UMTSBand2_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand2_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND2 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND4 Start ---------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand4_PR1_SetDefault      0x00000000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand4_PR2_SetDefault      0x00000000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand4_PR2B_SetDefault     0x00000000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand4_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand4_PT1_SetDefault      PDATA_UMTSBand4_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand4_PT2_SetDefault      PDATA_UMTSBand4_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand4_PT2B_SetDefault     PDATA_UMTSBand4_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand4_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND4 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND5 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand5_PR1_SetDefault      0x00003000 //ANT
+/*MT6176*/ #define    PDATA_UMTSBand5_PR2_SetDefault      0x00003000 //ANT
+/*MT6176*/ #define    PDATA_UMTSBand5_PR2B_SetDefault     0x00003000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand5_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand5_PT1_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand5_PT2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand5_PT2B_SetDefault     PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand5_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND5 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND6 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand6_PR1_SetDefault      PDATA_UMTSBand5_PR1_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PR2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PR2B_SetDefault     PDATA_UMTSBand5_PR2B_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PR3_SetDefault      PDATA_UMTSBand5_PR3_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PT1_SetDefault      PDATA_UMTSBand5_PT1_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PT2_SetDefault      PDATA_UMTSBand5_PT2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PT2B_SetDefault     PDATA_UMTSBand5_PT2B_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PT3_SetDefault      PDATA_UMTSBand5_PT3_SetDefault
+/*MT6176*/ /* --------------------- PDATA_BAND6 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND8 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand8_PR1_SetDefault      0x00001399 //ANT         
+/*MT6176*/ #define    PDATA_UMTSBand8_PR2_SetDefault      0x00001399 //ANT         
+/*MT6176*/ #define    PDATA_UMTSBand8_PR2B_SetDefault     0x00001399 //PDET //ANT  
+/*MT6176*/ #define    PDATA_UMTSBand8_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand8_PT1_SetDefault      PDATA_UMTSBand8_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand8_PT2_SetDefault      PDATA_UMTSBand8_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand8_PT2B_SetDefault     PDATA_UMTSBand8_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand8_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND8 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND19 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand19_PR1_SetDefault      PDATA_UMTSBand5_PR1_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PR2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PR2B_SetDefault     PDATA_UMTSBand5_PR2B_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PR3_SetDefault      PDATA_UMTSBand5_PR3_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PT1_SetDefault      PDATA_UMTSBand5_PT1_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PT2_SetDefault      PDATA_UMTSBand5_PT2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PT2B_SetDefault     PDATA_UMTSBand5_PT2B_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PT3_SetDefault      PDATA_UMTSBand5_PT3_SetDefault
+/*MT6176*/ /* --------------------- PDATA_BAND19 End ------------------------------*/
+/*MT6176*/ 
+/*MT6176*/ #if IS_3G_RXD_FE_CONTROL_SUPPORT
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ /* RX Diversity BPI Data Setting.   */
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ //* --------------------- PDATA_BANDNone RXD Start ---------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBandNone_PR1_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA2_UMTSBandNone_PR2_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA2_UMTSBandNone_PR2B_SetDefault   0x00000000
+/*MT6176*/ #define    PDATA2_UMTSBandNone_PR3_SetDefault    0x00000000
+/*MT6176*/ /* --------------------- PDATA_BANDNone RXD End ------------------------------*/
+/*MT6176*/ //* --------------------- PDATA_BAND1 RXD Start ---------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand1_PR1_SetDefault      0x00000007     
+/*MT6176*/ #define    PDATA2_UMTSBand1_PR2_SetDefault      0x00000007     
+/*MT6176*/ #define    PDATA2_UMTSBand1_PR2B_SetDefault     0x00000007 
+/*MT6176*/ #define    PDATA2_UMTSBand1_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND1 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND2 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand2_PR1_SetDefault      0x00000005     
+/*MT6176*/ #define    PDATA2_UMTSBand2_PR2_SetDefault      0x00000005     
+/*MT6176*/ #define    PDATA2_UMTSBand2_PR2B_SetDefault     0x00000005
+/*MT6176*/ #define    PDATA2_UMTSBand2_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND2 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND4 RXD Start ---------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand4_PR1_SetDefault      0x00000006     
+/*MT6176*/ #define    PDATA2_UMTSBand4_PR2_SetDefault      0x00000006     
+/*MT6176*/ #define    PDATA2_UMTSBand4_PR2B_SetDefault     0x00000006
+/*MT6176*/ #define    PDATA2_UMTSBand4_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND4 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND5 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand5_PR1_SetDefault      0x00000001     
+/*MT6176*/ #define    PDATA2_UMTSBand5_PR2_SetDefault      0x00000001     
+/*MT6176*/ #define    PDATA2_UMTSBand5_PR2B_SetDefault     0x00000001
+/*MT6176*/ #define    PDATA2_UMTSBand5_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND5 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND6 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand6_PR1_SetDefault      PDATA2_UMTSBand5_PR1_SetDefault 
+/*MT6176*/ #define    PDATA2_UMTSBand6_PR2_SetDefault      PDATA2_UMTSBand5_PR2_SetDefault 
+/*MT6176*/ #define    PDATA2_UMTSBand6_PR2B_SetDefault     PDATA2_UMTSBand5_PR2B_SetDefault
+/*MT6176*/ #define    PDATA2_UMTSBand6_PR3_SetDefault      PDATA2_UMTSBand5_PR3_SetDefault 
+/*MT6176*/ /* --------------------- PDATA_BAND6 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND8 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand8_PR1_SetDefault      0x00000008     
+/*MT6176*/ #define    PDATA2_UMTSBand8_PR2_SetDefault      0x00000008     
+/*MT6176*/ #define    PDATA2_UMTSBand8_PR2B_SetDefault     0x00000008
+/*MT6176*/ #define    PDATA2_UMTSBand8_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND8 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND19 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand19_PR1_SetDefault      PDATA2_UMTSBand5_PR1_SetDefault
+/*MT6176*/ #define    PDATA2_UMTSBand19_PR2_SetDefault      PDATA2_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA2_UMTSBand19_PR2B_SetDefault     PDATA2_UMTSBand5_PR2B_SetDefault
+/*MT6176*/ #define    PDATA2_UMTSBand19_PR3_SetDefault      PDATA2_UMTSBand5_PR3_SetDefault
+/*MT6176*/ /* --------------------- PDATA_BAND19 RXD End ------------------------------*/
+/*MT6176*/ #endif
+/*MT6176*/ /***************************************************/
+/*MT6176*/ /*  RX & RXD IO Port Definition & supported freq range  */
+/*MT6176*/ /*  HB1-HB3 => freq: 1805MHz ~ 2690MHz                  */
+/*MT6176*/ /*  MB1,MB2 => freq: 1475MHz ~ 2170MHz                  */
+/*MT6176*/ /*  LB1-LB3 => freq: 734MHz ~ 960MHz                    */
+/*MT6176*/ /***************************************************/
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ /* RX. LNA_PRX1 ~ LNA_PRX14 is configurable, depending on front-end circuits layout  */
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ #define    UMTSBandNone_CHANNEL_SEL_SetDefault    NON_USED_BAND
+/*MT6176*/ #define    UMTSBand1_CHANNEL_SEL_SetDefault       LNA_PRX3
+/*MT6176*/ #define    UMTSBand2_CHANNEL_SEL_SetDefault       LNA_PRX7
+/*MT6176*/ #define    UMTSBand3_CHANNEL_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand4_CHANNEL_SEL_SetDefault       LNA_PRX2
+/*MT6176*/ #define    UMTSBand5_CHANNEL_SEL_SetDefault       LNA_PRX10
+/*MT6176*/ #define    UMTSBand6_CHANNEL_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand8_CHANNEL_SEL_SetDefault       LNA_PRX8
+/*MT6176*/ #define    UMTSBand9_CHANNEL_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand10_CHANNEL_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand11_CHANNEL_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand19_CHANNEL_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/
+/*MT6176*/ /*------------------------------------------------------------------------*/
+/*MT6176*/ /* RXD. LNA_DRX1 ~ LNA_DRX14 is configurable, depending on front-end circuits layout */
+/*MT6176*/ /*------------------------------------------------------------------------*/
+/*MT6176*/ #define    UMTSBandNone_CHANNEL2_SEL_SetDefault   NON_USED_BAND
+/*MT6176*/ #define    UMTSBand1_CHANNEL2_SEL_SetDefault      LNA_DRX1
+/*MT6176*/ #define    UMTSBand2_CHANNEL2_SEL_SetDefault      LNA_DRX2
+/*MT6176*/ #define    UMTSBand3_CHANNEL2_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand4_CHANNEL2_SEL_SetDefault      LNA_DRX1
+/*MT6176*/ #define    UMTSBand5_CHANNEL2_SEL_SetDefault      LNA_DRX9
+/*MT6176*/ #define    UMTSBand6_CHANNEL2_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand8_CHANNEL2_SEL_SetDefault      LNA_DRX8
+/*MT6176*/ #define    UMTSBand9_CHANNEL2_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand10_CHANNEL2_SEL_SetDefault     NON_USED_BAND
+/*MT6176*/ #define    UMTSBand11_CHANNEL2_SEL_SetDefault     NON_USED_BAND
+/*MT6176*/ #define    UMTSBand19_CHANNEL2_SEL_SetDefault     NON_USED_BAND
+/*MT6176*/
+/*MT6176*/ /****************************************************/
+/*MT6176*/ /*  TX IO Port Definition & supported freq range        */
+/*MT6176*/ /*  TX_HB1~HB2 => freq: 1710MHz ~ 2690MHz                  */
+/*MT6176*/ /*  TX_MB1~MB4 => freq: 1400MHz ~ 2025MHz                  */
+/*MT6176*/ /*  TX_LB1~LB4 => freq: 699MHz ~ 915MHz                    */
+/*MT6176*/ /****************************************************/
+/*MT6176*/ #define    UMTSBandNone_OUTPUT_SEL_SetDefault     NON_USED_BAND
+/*MT6176*/ #define    UMTSBand1_OUTPUT_SEL_SetDefault        UL1_TX_MB1
+/*MT6176*/ #define    UMTSBand2_OUTPUT_SEL_SetDefault        UL1_TX_MB1
+/*MT6176*/ #define    UMTSBand3_OUTPUT_SEL_SetDefault        NON_USED_BAND
+/*MT6176*/ #define    UMTSBand4_OUTPUT_SEL_SetDefault        UL1_TX_MB1
+/*MT6176*/ #define    UMTSBand5_OUTPUT_SEL_SetDefault        UL1_TX_LB2
+/*MT6176*/ #define    UMTSBand6_OUTPUT_SEL_SetDefault        NON_USED_BAND
+/*MT6176*/ #define    UMTSBand8_OUTPUT_SEL_SetDefault        UL1_TX_LB2
+/*MT6176*/ #define    UMTSBand9_OUTPUT_SEL_SetDefault        NON_USED_BAND
+/*MT6176*/ #define    UMTSBand10_OUTPUT_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand11_OUTPUT_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand19_OUTPUT_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* For using the V-battery as instead setting               */
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    PMU_PASETTING_SetDefault         KAL_TRUE
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* For RXD single test, customer may use the RXD only,      */
+/*MT6176*/ /* need to write RX_MAIN_PATH_ON & RX_DIVERSITY_PATH_ON to  */
+/*MT6176*/ /* 0xFFFFFFFF after test                               */
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    RX_DIVERSITY_ALWAYS_ON_SetDefault KAL_FALSE
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* For PA drift compensation by different band's PA         */
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    PA_DIRFT_COMPENSATION_SetDefault 0x00000000
+/*MT6176*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* For MPR back off for SAR& lowering PA temerature& UPA/DPA*/
+/*MT6176*/ /* PAPR concern                                             */
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND1_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND2_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND3_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND4_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND5_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND6_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND8_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND9_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND10_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND11_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND19_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND1_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND2_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND3_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND4_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND5_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND6_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND8_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND9_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND10_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND11_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND19_SetDefault  MPRSetting2
+/*MT6176*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* At MT6589+MT6320PMIC, Vrf18_1(MD1) can use bulk/LDO mode */
+/*MT6176*/ /* take bulk mode as default value*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    ULTRA_LOW_COST_EN_SetDefault 0
+/*MT6176*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* Band5 & Band6 support simultaneously flag,*/
+/*MT6176*/ /* If flag enable then RX_BAND_INDICATOR just fill in Band5*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    BAND5_AND_BAND6_INDICATOR_SetDefault 0
+
+
+#if IS_3G_MPR_EXTEND_SUPPORT
+
+#define  R6_MPR_SUB_EN_SetDefault   KAL_FALSE
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_1_SetDefault  MPRSetting_SUB_0
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_2_SetDefault  MPRSetting_SUB_0
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_3_SetDefault  MPRSetting_SUB_0
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_4_SetDefault  MPRSetting_SUB_0
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_5_SetDefault  MPRSetting_SUB_0
+
+#endif/*IS_3G_MPR_EXTEND_SUPPORT*/
+
+
+
+/************************************************************/
+/*      eLNA IDX setting                                    */
+/************************************************************/
+/* ------------------- RX eLNA Idx setting -------------------- */
+#define  UMTSBand1_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand2_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand3_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand4_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand5_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand6_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand7_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand8_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand9_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand10_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand11_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand19_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+
+/* ------------------- RXD eLNA Idx setting ------------------- */
+#define  UMTSBand1_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand2_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand3_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand4_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand5_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand6_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand7_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand8_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand9_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand10_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
+#define  UMTSBand11_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
+#define  UMTSBand19_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
+
+#if(IS_3G_RX_POWER_OFFSET_SUPPORT)
+/************************************************************/
+/*                    For RX Power Offset Feature                         */
+/************************************************************/
+/* ------------------- RX Power Offset setting -------------------- */
+#define RPO_3G_ENABLE_SetDefault                       0
+#define RPO_3G_META_ENABLE_SetDefault                  0
+#endif
+
+/*MT6176*/ #define    RX_BAND_INDICATOR_0_SetDefault UMTSBand1
+/*MT6176*/ #define    RX_BAND_INDICATOR_1_SetDefault UMTSBand2
+/*MT6176*/ #define    RX_BAND_INDICATOR_2_SetDefault UMTSBand4
+/*MT6176*/ #define    RX_BAND_INDICATOR_3_SetDefault UMTSBand5
+/*MT6176*/ #define    RX_BAND_INDICATOR_4_SetDefault UMTSBand8
+/*============================================================================== */
+
+#endif
+
Index: build/target/product/languages_full.mk
===================================================================
--- build/target/product/languages_full.mk	(revision 12506)
+++ build/target/product/languages_full.mk	(revision 12507)
@@ -21,4 +21,4 @@
 
 # These are all the locales that have translations and are displayable
 # by TextView in this branch.
-PRODUCT_LOCALES := en_US en_AU en_IN fr_FR it_IT es_ES et_EE de_DE nl_NL cs_CZ pl_PL ja_JP zh_TW zh_CN zh_HK ru_RU ko_KR nb_NO es_US da_DK el_GR tr_TR pt_PT pt_BR sv_SE bg_BG ca_ES en_GB fi_FI hi_IN hr_HR hu_HU in_ID iw_IL lt_LT lv_LV ro_RO sk_SK sl_SI sr_RS uk_UA vi_VN tl_PH ar_EG fa_IR th_TH sw_TZ ms_MY af_ZA zu_ZA am_ET en_XA ar_XB fr_CA km_KH lo_LA ne_NP si_LK mn_MN hy_AM az_AZ ka_GE my_MM mr_IN ml_IN is_IS mk_MK ky_KG eu_ES gl_ES bn_BD ta_IN kn_IN te_IN uz_UZ ur_PK kk_KZ sq_AL gu_IN pa_IN be_BY bs_BA
+PRODUCT_LOCALES :=es_MX es_US en_ES en_US en_GB pt_BR pt_PT fr_FR
Index: build/target/product/locales_full.mk
===================================================================
--- build/target/product/locales_full.mk	(revision 12506)
+++ build/target/product/locales_full.mk	(revision 12507)
@@ -1,3 +1 @@
-PRODUCT_LOCALES := en_US cs_CZ da_DK de_AT de_CH de_DE de_LI el_GR en_AU en_CA en_GB en_NZ en_SG eo_EU es_ES fr_CA fr_CH fr_BE fr_FR it_CH it_IT ja_JP ko_KR nb_NO nl_BE nl_NL pl_PL pt_PT ru_RU sv_SE tr_TR zh_CN zh_HK zh_TW am_ET hi_IN
-
-$(call inherit-product, build/target/product/languages_full.mk)
+PRODUCT_LOCALES :=es_MX es_US en_ES en_US en_GB pt_BR pt_PT fr_FR
\ No newline at end of file
Index: build/target/product/core.mk
===================================================================
--- build/target/product/core.mk	(revision 12506)
+++ build/target/product/core.mk	(revision 12507)
@@ -33,7 +33,6 @@
     DeskClock \
     DocumentsUI \
     DownloadProviderUi \
-    Email \
     ExternalStorageProvider \
     FusedLocation \
     InputDevices \
@@ -57,11 +56,8 @@
     TeleService \
     VpnDialogs \
     MmsService \
-    ChromeCustomizations \
-	fcimini
-	
+    ChromeCustomizations 
 
-
 $(call inherit-product, $(SRC_TARGET_DIR)/product/core_base.mk)
 $(call inherit-product, vendor/customer/custom.mk)
 $(call inherit-product, vendor/customer/Customer_res/custom_res.mk)
\ No newline at end of file
Index: build/target/product/full_base.mk
===================================================================
--- build/target/product/full_base.mk	(revision 12506)
+++ build/target/product/full_base.mk	(revision 12507)
@@ -49,8 +49,8 @@
     ro.config.alarm_alert=Galactic.mp3\
     ro.config.notification_sound=Success.mp3
 
-# Put en_US first in the list, so make it default.
-PRODUCT_LOCALES := en_US
+# Put en_ES first in the list, so make it default.
+PRODUCT_LOCALES :=es_MX es_US en_ES en_US en_GB pt_BR pt_PT fr_FR
 
 # Get some sounds
 $(call inherit-product-if-exists, frameworks/base/data/sounds/AllAudio.mk)
Index: build/target/product/languages_small.mk
===================================================================
--- build/target/product/languages_small.mk	(revision 12506)
+++ build/target/product/languages_small.mk	(revision 12507)
@@ -21,4 +21,4 @@
 
 # This is the list of languages that originally shipped on ADP1
 
-PRODUCT_LOCALES := en_US en_GB fr_FR it_IT de_DE es_ES
+PRODUCT_LOCALES :=es_MX es_US en_ES en_US en_GB pt_BR pt_PT fr_FR
Index: build/core/Makefile
===================================================================
--- build/core/Makefile	(revision 12506)
+++ build/core/Makefile	(revision 12507)
@@ -146,8 +146,7 @@
   else
     BF_BUILD_NUMBER := $(BUILD_NUMBER)
   endif
-  #BUILD_FINGERPRINT := $(PRODUCT_BRAND)/$(TARGET_PRODUCT)/$(TARGET_DEVICE):$(PLATFORM_VERSION)/$(BUILD_ID)/$(BF_BUILD_NUMBER):$(TARGET_BUILD_VARIANT)/$(BUILD_VERSION_TAGS)
-  BUILD_FINGERPRINT := $(FINGER_PRINT_BRAND)/$(FINGER_PRINT_NAME)/$(FINGER_PRINT_DEVICE):$(PLATFORM_VERSION)/$(BUILD_ID)/$(FINGER_PRINT_SOFTWARE_VERSION):$(TARGET_BUILD_VARIANT)/$(FINGER_PRINT_BUILD_VERSION_TAGS)
+  BUILD_FINGERPRINT := $(PRODUCT_BRAND)/$(TARGET_PRODUCT)/$(TARGET_DEVICE):$(PLATFORM_VERSION)/$(BUILD_ID)/$(BF_BUILD_NUMBER):$(TARGET_BUILD_VARIANT)/$(BUILD_VERSION_TAGS)
   endif
 ifneq ($(words $(BUILD_FINGERPRINT)),1)
   $(error BUILD_FINGERPRINT cannot contain spaces: "$(BUILD_FINGERPRINT)")
Index: build/tools/buildinfo.sh
===================================================================
--- build/tools/buildinfo.sh	(revision 12506)
+++ build/tools/buildinfo.sh	(revision 12507)
@@ -3,12 +3,12 @@
 echo "# autogenerated by buildinfo.sh"
 
 echo "ro.build.id=$BUILD_ID"
-echo "ro.build.display.id=5058A_LATAM_V2.0_180111"
-echo "ro.build.version.custintid=5058A_LATAM_V2.1_180111"
-echo "ro.build.version.incremental=LATAM_5058A_L030_S15A_180115"
-echo "ro.tct.sys.ver=O58AWE01"
+echo "ro.build.display.id=5058A_LATAM_V3.6_180403"
+echo "ro.build.version.custintid=5058A_LATAM_V3.6_180403"
+echo "ro.build.version.incremental=LATAM_5058A_L030_S33_180403"
+echo "ro.tct.sys.ver=O58AWE16"
 echo "ro.build.hardware.version=V1"
-echo "ro.build.display.factoryid=Plat:5058A_LATAM_S15A_180115Outer:5058A_LATAM_V2.0_180111End"
+echo "ro.build.display.factoryid=Plat:LATAM_5058A_L030_S33_180403Outer:5058A_LATAM_V3.6_180403End"
 echo "ro.build.version.sdk=$PLATFORM_SDK_VERSION"
 echo "ro.build.version.preview_sdk=$PLATFORM_PREVIEW_SDK_VERSION"
 echo "ro.build.version.codename=$PLATFORM_VERSION_CODENAME"
@@ -16,7 +16,7 @@
 echo "ro.build.version.release=$PLATFORM_VERSION"
 echo "ro.build.version.security_patch=$PLATFORM_SECURITY_PATCH"
 echo "ro.build.version.base_os=$PLATFORM_BASE_OS"
-echo "ro.build.date=`$DATE`"
+echo "ro.build.date=`$DATE "+%Y-%m-%d %H:%M:%S"`"
 echo "ro.build.date.utc=`$DATE +%s`"
 echo "ro.build.type=$TARGET_BUILD_TYPE"
 echo "ro.build.user=$USER"
@@ -47,7 +47,7 @@
 echo "ro.product.cpu.abilist32=$TARGET_CPU_ABI_LIST_32_BIT"
 echo "ro.product.cpu.abilist64=$TARGET_CPU_ABI_LIST_64_BIT"
 
-echo "ro.product.manufacturer= TCT"
+echo "ro.product.manufacturer= TCL"
 if [ -n "$PRODUCT_DEFAULT_LOCALE" ] ; then
   echo "ro.product.locale=$PRODUCT_DEFAULT_LOCALE"
 fi
@@ -60,7 +60,7 @@
 echo "# Do not try to parse description, fingerprint, or thumbprint"
 echo "ro.build.description=$PRIVATE_BUILD_DESC"
 #echo "ro.build.fingerprint=$BUILD_FINGERPRINT"
-echo "ro.build.fingerprint=TCL/5058A/A3A_PLUS:7.1.1/N6F26Q/5058A_LATAM_V2.0_180110:user/release-keys"
+echo "ro.build.fingerprint=TCL/5058A/A3A_PLUS:7.1.1/N6F26Q/5058A_LATAM_V3.6:user/release-keys"
 if [ -n "$BUILD_THUMBPRINT" ] ; then
   echo "ro.build.thumbprint=$BUILD_THUMBPRINT"
 fi
Index: device/mediatek/common/custom.conf
===================================================================
--- device/mediatek/common/custom.conf	(revision 12506)
+++ device/mediatek/common/custom.conf	(revision 12507)
@@ -13,19 +13,19 @@
 # CR/LF used as only delimiter of each configuaration items, both LINUX/MAC/DOS format supported
 # character set: ASCII, encoding type: UTF8
 
-#browser.UserAgent = Athens15_TD/V2 Linux/3.0.13 Android/4.0 Release/02.15.2012 Browser/AppleWebKit534.30 Mobile Safari/534.30 System/Android 4.0.1;
-browser.UAProfileURL = http://218.249.47.94/Xianghe/MTK_Phone_KK_UAprofile.xml
-mms.UserAgent = Android-Mms/0.1
-mms.UAProfileURL = http://www.google.com/oha/rdf/ua-profile-kila.xml 
+browser.UserAgent = Mozilla/5.0 (Linux; Android 7.1.1;en-us;5058A Build/N6F26Q) AppleWebKit/537.36 (KHTML, like Gecko) Version/4.0 Chrome/59.0.3071.125 Mobile Safari/537.36 Hawk/TurboBrowser/v2.0.0.1.0177.0_0818;
+browser.UAProfileURL = http://www-ccpp.tcl-ta.com/files/5058a.xml
+mms.UserAgent = 5058A-MMS/2.0
+mms.UAProfileURL = http://www-ccpp.tcl-ta.com/files/5058a.xml 
 http_streaming.UserAgent = stagefright/1.2 (Linux;Android @ro.build.version.release )
 rtsp_streaming.UserAgent = stagefright/1.2 (Linux;Android @ro.build.version.release )
 #http_streaming.UAProfileURL = http://218.249.47.94/Xianghe/MTK_Athens15_UAProfile.xml
 #rtsp_streaming.UAProfileURL = http://218.249.47.94/Xianghe/MTK_Athens15_UAProfile.xml
 dm.Manufacturer = ALCATEL
-dm.Model = 980CN1
-bluetooth.HostName = TCL 980CN1
-fmtransmitter.RDSValue = TCL 980CN1
-wlan.SSID = TCL 980CN1
+dm.Model = 5058A
+bluetooth.HostName = Alcatel 3X
+fmtransmitter.RDSValue = Alcatel 3X
+wlan.SSID = Alcatel 3X
 Setting.Model=@ro.product.model@
 Setting.SWVerno= 01001
 
Index: device/mediatek/common/apns-conf.xml
===================================================================
--- device/mediatek/common/apns-conf.xml	(revision 12506)
+++ device/mediatek/common/apns-conf.xml	(revision 12507)
@@ -141,7 +141,7 @@
   <apn carrier="Nexttel internet" mcc="624" mnc="04" apn="n-internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="T-Mobile US" mcc="310" mnc="260" apn="fast.t-mobile.com" spn="" user="" password="" server="" proxy="" port="" mmsc="http://mms.msg.eng.t-mobile.com/mms/wapenc" mmsproxy="" mmsport="" type="default,mms,supl" authtype="0" protocol="IPV4V6" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="IMS" mcc="310" mnc="260" apn="ims" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="ims" authtype="0" protocol="IPV6" roaming_protocol="IPV6" bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18" mvno_type="" mvno_match_data="" csdnum="0"/>
-  <apn carrier="Internet" mcc="219" mnc="01" apn="internet.ht.hr" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
+  <apn carrier="Internet" mcc="219" mnc="01" apn="internet.ht.hr" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default,,supl" authtype="1" protocol="IPV4V6" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="IMS"
       mcc="219"
       mnc="01"
@@ -150,6 +150,7 @@
       protocol="IPV4V6"
       bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
   />
+
   <apn carrier="HOS"
       mcc="219"
       mnc="01"
@@ -157,7 +158,8 @@
       type="xcap"
       protocol="IPV4V6"
       roaming_protocol="IP"
-  />
+  /> 
+  
   <apn carrier="NRJMMS" mcc="208" mnc="26" apn="mmsnrj" spn="Credit Mutuel" user="" password="" server="" proxy="" port="" mmsc="http://mmsnrj" mmsproxy="10.143.156.5" mmsport="8080" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="spn" mvno_match_data="Credit Mutuel" csdnum="0"/>
   <apn carrier="NRJWEB" mcc="208" mnc="26" apn="fnetnrj" spn="EI Telecom" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default,dun" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="spn" mvno_match_data="EI Telecom" csdnum="0"/>
   <apn carrier="Tigo WAP" mcc="630" mnc="89" apn="blackberry.net" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
@@ -564,6 +566,9 @@
       roaming_protocol="IP"
       bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
   />
+  
+  
+  
   <apn carrier="Sun Broadband" mcc="515" mnc="05" apn="fbband" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" authtype="3" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Telekom Internet" mcc="262" mnc="01" apn="internet.telekom" spn="" user="telekom" password="telekom" server="" proxy="" port="" mmsc="http://mms.t-mobile.de/servlets/mms" mmsproxy="109.237.176.193" mmsport="8008" type="default,mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Velcom MMS" mcc="257" mnc="01" apn="mms.velcom.by" spn="" user="mms" password="mms" server="" proxy="" port="" mmsc="http://mmsc" mmsproxy="10.200.15.15" mmsport="8080" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
@@ -696,7 +701,6 @@
   <apn carrier="mptnet" mcc="414" mnc="01" apn="mptnet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="1O1O" mcc="454" mnc="00" apn="mobile" spn="" user="" password="" server="http://m.1010.com.hk/home" proxy="" port="" mmsc="http://192.168.58.171:8002" mmsproxy="192.168.59.51" mmsport="8080" type="default,mms,hipri" authtype="3" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Orange entreprises" mcc="208" mnc="01" apn="orange-mib" spn="Orange F" user="orange" password="orange" server="http://accueil.orangemib.net" proxy="172.16.2.8" port="8000" mmsc="" mmsproxy="" mmsport="" type="default" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="spn" mvno_match_data="Orange F" csdnum="0"/>
-  <apn carrier="Orange entreprises" mcc="208" mnc="01" apn="orange-mib" spn="Orange F" user="orange" password="orange" server="" proxy="172.016.002.008" port="8000" mmsc="" mmsproxy="" mmsport="" type="default" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="DARTY MMS" mcc="208" mnc="10" apn="mms68" spn="Darty" user="" password="" server="" proxy="" port="" mmsc="http://mms68/" mmsproxy="10.143.156.11" mmsport="8080" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="spn" mvno_match_data="Darty" csdnum="0"/>
   <apn carrier="Darty Surf&amp;Mails" mcc="208" mnc="10" apn="wap68" spn="Darty" user="" password="" server="http://" proxy="192.168.21.11" port="8080" mmsc="" mmsproxy="" mmsport="" type="default" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="spn" mvno_match_data="Darty" csdnum="0"/>
   <apn carrier="Orange Internet ML" mcc="610" mnc="02" apn="wap" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
@@ -752,6 +756,7 @@
   <apn carrier="Idea_Internet" mcc="404" mnc="56" apn="Internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Idea_Internet" mcc="404" mnc="89" apn="Internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Idea_Internet" mcc="404" mnc="87" apn="Internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
+  <apn carrier="Idea_Internet" mcc="404" mnc="22" apn="Internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Idea_Internet" mcc="404" mnc="78" apn="Internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Idea_Internet" mcc="404" mnc="19" apn="Internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Idea_Internet" mcc="404" mnc="82" apn="Internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
@@ -1524,7 +1529,8 @@
   <apn carrier="T-Mobile MMS" mcc="231" mnc="02" apn="mms" spn="" user="mms" password="mms" server="" proxy="" port="" mmsc="http://mms" mmsproxy="192.168.1.1" mmsport="8080" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="T-Mobile Internet" mcc="231" mnc="02" apn="internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="T-Mobile MMS" mcc="204" mnc="16" apn="mms" spn="" user="tmobilemms" password="tmobilemms" server="" proxy="" port="" mmsc="http://t-mobilemms" mmsproxy="10.10.10.11" mmsport="8080" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
-  <apn carrier="MMS" mcc="219" mnc="01" apn="mms.htgprs" spn="" user="" password="" server="" proxy="" port="" mmsc="http://mms.t-mobile.hr/servlets/mms" mmsproxy="10.12.0.4" mmsport="8080" type="mms" authtype="1" protocol="IPV4V6" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>  <apn carrier="Telekom MMS" mcc="216" mnc="30" apn="mms" spn="" user="mms" password="mms" server="" proxy="" port="" mmsc="http://mms.t-mobile.hu/servlets/mms" mmsproxy="212.51.126.10" mmsport="8080" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
+  <apn carrier="MMS" mcc="219" mnc="01" apn="mms.htgprs" spn="" user="" password="" server="" proxy="" port="" mmsc="http://mms.t-mobile.hr/servlets/mms" mmsproxy="10.12.0.4" mmsport="8080" type="mms" authtype="1" protocol="IPV4V6" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
+  <apn carrier="Telekom MMS" mcc="216" mnc="30" apn="mms" spn="" user="mms" password="mms" server="" proxy="" port="" mmsc="http://mms.t-mobile.hu/servlets/mms" mmsproxy="212.51.126.10" mmsport="8080" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="T-Mobile MMS" mcc="230" mnc="01" apn="mms.t-mobile.cz" spn="" user="mms" password="mms" server="" proxy="" port="" mmsc="http://mms" mmsproxy="10.0.0.10" mmsport="80" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="T-mobile MMS" mcc="232" mnc="03" apn="gprsmms" spn="" user="t-mobile" password="tm" server="" proxy="" port="" mmsc="http://mmsc.t-mobile.at/servlets/mms" mmsproxy="10.12.0.20" mmsport="80" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="T-mobile internet" mcc="232" mnc="03" apn="gprsinternet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
@@ -1753,15 +1759,6 @@
       protocol="IPV4V6"
       roaming_protocol="IPV4V6"
   />
-  <apn carrier="IMS"
-      mcc="238"
-      mnc="77"
-      apn="ims"
-      type="ims"
-      protocol="IP"
-      roaming_protocol="IP"
-      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
   <apn carrier="Multimedia Pelephone" mcc="425" mnc="03" apn="mms.pelephone.net.il" spn="" user="pcl@3g" password="pcl" server="" proxy="" port="" mmsc="http://mmsu.pelephone.net.il" mmsproxy="10.170.252.104" mmsport="9093" type="mms" authtype="2" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="csl" mcc="454" mnc="19" apn="mobile" spn="" user="" password="" server="http://m.hkcsl.com/home" proxy="" port="" mmsc="http://mms.hkcsl.com:8080" mmsproxy="10.140.14.10" mmsport="8080" type="default,mms,hipri" authtype="3" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Telenor MMS" mcc="216" mnc="01" apn="mms" spn="" user="" password="" server="" proxy="" port="" mmsc="http://mmsc.telenor.hu/" mmsproxy="84.225.255.1" mmsport="8080" type="mms" authtype="1" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
@@ -2059,7 +2056,7 @@
   <apn carrier="3 AU MMS" mcc="505" mnc="06" apn="3services" spn="" user="" password="" server="" proxy="" port="" mmsc="http://mmsc.three.net.au:10021/mmsc" mmsproxy="mmsprox.three.net.au" mmsport="8799" type="mms" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="La Poste Mobile Internet" mcc="208" mnc="10" apn="sl2sfr" spn="La Poste Mobile" user="" password="" server="http://m.lapostemobile.fr" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default,hipri,mms,supl" authtype="0" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="spn" mvno_match_data="La Poste Mobile" csdnum="0"/>
   <apn carrier="3 AU" mcc="505" mnc="06" apn="3netaccess" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default,supl" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
-  <apn carrier="2degrees MMS" mcc="530" mnc="24" apn="mms" spn="" user="" password="" server="" proxy="" port="" mmsc="http://mms.2degreesmobile.net.nz:48090" mmsproxy="118.148.1.118" mmsport="8080" type="mms" authtype="0" protocol="IP" roaming_protocol="IP" bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19" mvno_type="" mvno_match_data="" csdnum="0"/>
+  <apn carrier="2degrees MMS" mcc="530" mnc="24" apn="mms" spn="" user="" password="" server="" proxy="" port="" mmsc="http://mms.2degreesmobile.net.nz:48090" mmsproxy="118.148.1.118" mmsport="8080" type="mms" authtype="0" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="2degrees" mcc="530" mnc="24" apn="internet" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Turkcell MMS" mcc="286" mnc="01" apn="mms" spn="" user="mms" password="mms" server="" proxy="" port="" mmsc="http://mms.turkcell.com.tr/servlets/mms" mmsproxy="212.252.169.217" mmsport="8080" type="mms" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
   <apn carrier="Turkcell WAP" mcc="286" mnc="01" apn="wap" spn="" user="gprs" password="gprs" server="" proxy="212.252.234.168" port="8080" mmsc="" mmsproxy="" mmsport="" type="" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
@@ -2581,923 +2578,4 @@
   <apn carrier="DIGI Mobil Italia" mcc="226" mnc="05" apn="digi.mobile" spn="Digi.Mobil" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default,supl" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="spn" mvno_match_data="Digi.Mobil" csdnum="0"/>
   <apn carrier="internet" mcc="226" mnc="05" apn="internet" spn="Digi.Mobil" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="default,supl" protocol="IP" roaming_protocol="IP" bearer_bitmask="" mvno_type="spn" mvno_match_data="Digi.Mobil" csdnum="0"/>
   <apn carrier="Emergency" mcc="" mnc="" apn="" spn="" user="" password="" server="" proxy="" port="" mmsc="" mmsproxy="" mmsport="" type="emergency" protocol="IPV4V6" roaming_protocol="IPV4V6" bearer_bitmask="" mvno_type="" mvno_match_data="" csdnum="0"/>
-  <apn carrier="Telenor VoLTE"
-      mcc="284"
-      mnc="05"
-      apn="ims"
-      type="ims"
-  />
-  <apn carrier="MoviStar IMS"
-      mcc="334"
-      mnc="03"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="Fastlink Internet"
-      mcc="418"
-      mnc="66"
-      apn="fastlink"
-      type="default,supl,xcap"
-  />
-
-  <apn carrier="ims"
-      mcc="418"
-      mnc="66"
-      apn="ims"
-      type="ims"
-      protocol="IP"
-      roaming_protocol="IP"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="Viettel IMS"
-      mcc="452"
-      mnc="04"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Viettel XCAP"
-      mcc="452"
-      mnc="04"
-      apn="xcap"
-      type="xcap"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="Vodafone AU"
-      mcc="505"
-      mnc="06"
-      apn="live.vodafone.com"
-      mmsc="http://pxt.vodafone.net.au/pxtsend"
-      mmsproxy="10.202.2.60"
-      mmsport="8080"
-      type="default,supl,mms"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-  />
-
-  <apn carrier="IMS"
-      mcc="505"
-      mnc="06"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="ims"
-      mcc="505"
-      mnc="71"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="ims"
-      mcc="505"
-      mnc="72"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="IMS"
-      mcc="530"
-      mnc="24"
-      apn="ims"
-      type="ims"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="hos"
-      mcc="530"
-      mnc="24"
-      apn="hos"
-      type="xcap"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="IMS"
-      mcc="653"
-      mnc="02"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="VHA XCAP"
-      mcc="505"
-      mnc="06"
-      apn="hos"
-      type="xcap,mms"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="Bouygues telecom" 
-		mcc="208" 
-		mnc="20" 
-		apn="ebouygtel.com" 
-		spn="Bouygues Telecom" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="" 
-		mmsproxy="" 
-		mmsport="" 
-		type="default" 
-		bearer_bitmask="" 
-		mvno_type="" 
-		mvno_match_data="" />
-  
-  <apn carrier="Iliad" 
-		mcc="222" 
-		mnc="50" 
-		apn="iliad" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="http://mms.iliad-italia.it" 
-		mmsproxy="" 
-		mmsport="" 
-		type="default,supl,hipri,mms,dun" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="GID" 
-		mvno_match_data="F003" 
-		csdnum="0"/>
-		
-  <apn carrier="Iliad Int" 
-		mcc="208" 
-		mnc="15" 
-		apn="iliad" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="http://mms.iliad-italia.it" 
-		mmsproxy="" 
-		mmsport="" 
-		type="default,supl,hipri,mms,dun" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="GID" 
-		mvno_match_data="F003" 
-		csdnum="0"/>
-		
- <apn carrier="Internet" 
-		mcc="340" 
-		mnc="02" 
-		apn="internet.sfr" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="http://mmsc.only.fr:9091" 
-		mmsproxy="mmsc.only.fr" 
-		mmsport="9091" 
-		type="default, hipri, mms" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="" 
-		mvno_match_data="" 
-		csdnum="0"/>
-		
- <apn carrier="Modem" 
-		mcc="340" 
-		mnc="02" 
-		apn="web.sfr" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="" 
-		mmsproxy="" 
-		mmsport="" 
-		type="DUN" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="" 
-		mvno_match_data="" 
-		csdnum="0"/>
-		
-	<apn carrier="Digicel FR WEB" 
-		mcc="340" 
-		mnc="20" 
-		apn="web.digicelfr.com" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="" 
-		mmsproxy="" 
-		mmsport="" 
-		type="Default" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="" 
-		mvno_match_data="" 
-		csdnum="0"/>
-	
-	<apn carrier="Digicel FR MMS" 
-		mcc="340" 
-		mnc="20" 
-		apn="wap.digicelfr.com" 
-		spn="" 
-		user="wap" 
-		password="wap" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="http://mmc.digicelfr.com/servlets/mms" 
-		mmsproxy="172.24.16.12" 
-		mmsport="9201" 
-		type="mms" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="" 
-		mvno_match_data="" 
-		csdnum="0"/>
-  
-   <apn carrier="Web La Poste Mobile" 
-		mcc="208" 
-		mnc="10" 
-		apn="sl2sfr" 
-		spn="La Poste Mobile" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="http://mmsdebitel" 
-		mmsproxy="10.143.156.003" 
-		mmsport="8080" 
-		type="default,hipri,mms,supl,dun" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="" 
-		mvno_match_data="" 
-		csdnum="0"/>
-	
-	<apn carrier="NRJWEB" 
-		mcc="208" 
-		mnc="26" 
-		apn="fnetnrj" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="" 
-		mmsproxy="" 
-		mmsport="" 
-		type="default,dun" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="GID" 
-		mvno_match_data="GID1: 0x4E 52 4A 31" 
-		csdnum="0"/>
-		
-	<apn carrier="NRJWEB" 
-		mcc="208" 
-		mnc="01" 
-		apn="ofnew.fr" 
-		spn="" 
-		user="orange" 
-		password="orange" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="" 
-		mmsproxy="" 
-		mmsport="" 
-		type="default,dun" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="GID" 
-		mvno_match_data="GID1: 0x4E 52 4A 31" 
-		csdnum="0"/>
-		
-	<apn carrier="Proximus Web" 
-		mcc="206" 
-		mnc="01" 
-		apn="internet.proximus.be" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="" 
-		mmsproxy="" 
-		mmsport="" 
-		type="default,dun" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="GID" 
-		mvno_match_data="GID1: 0x4E 52 4A 31" 
-		csdnum="0"/>
-		
-	<apn carrier="NRJWEB" 
-		mcc="208" 
-		mnc="10" 
-		apn="fnetnrj" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="" 
-		mmsproxy="" 
-		mmsport="" 
-		type="default,dun" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="GID" 
-		mvno_match_data="GID1: 0x4E 52 4A 31" 
-		csdnum="0"/>
-		
-	<apn carrier="internetcoriolis" 
-		mcc="208" 
-		mnc="10" 
-		apn="sl2sfr" 
-		spn="CORIOLIS" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="http://mms1" 
-		mmsproxy="10.151.0.1" 
-		mmsport="8080" 
-		type="internet, mms,dun" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="" 
-		mvno_match_data="" 
-		csdnum="0"/>
-		
-	<apn carrier="NRJMM" 
-		mcc="208" 
-		mnc="26" 
-		apn="mmsnrj" 
-		spn="" 
-		user="" 
-		password="" 
-		server="" 
-		proxy="" 
-		port="" 
-		mmsc="http://mmsnrj" 
-		mmsproxy="10.143.156.5" 
-		mmsport="8080" 
-		type="mms" 
-		authtype="1" 
-		protocol="IP" 
-		roaming_protocol="IP" 
-		bearer_bitmask="" 
-		mvno_type="" 
-		mvno_match_data="" 
-		csdnum="0"/>
-		
-		<apn carrier="IMS"
-      mcc="248"
-      mnc="01"
-      apn="ims"
-      type="ims"
-      protocol="IPV6"
-      roaming_protocol="IPV6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="hos"
-      mcc="248"
-      mnc="01"
-      apn="hos"
-      type="xcap"
-      protocol="IPV6"
-      roaming_protocol="IPV6"
-  />
-  
-  <apn carrier="Internet"
-      mcc="404"
-      mnc="04"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-  <apn carrier="IMS"
-      mcc="404"
-      mnc="04"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-		
-		  <apn carrier="Internet"
-      mcc="404"
-      mnc="07"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-    <apn carrier="IMS"
-      mcc="404"
-      mnc="07"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-   <apn carrier="Internet"
-      mcc="404"
-      mnc="12"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
- <apn carrier="IMS"
-      mcc="404"
-      mnc="12"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-    <apn carrier="Internet"
-      mcc="404"
-      mnc="14"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-    <apn carrier="IDEA MMS"
-      mcc="404"
-      mnc="14"
-      apn="mmsc"
-      mmsc="http://10.4.42.21:8002/"
-      mmsproxy="10.4.42.15"
-      mmsport="8080"
-      type="mms"
-  />
-
-  <apn carrier="IMS"
-      mcc="404"
-      mnc="14"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-    <apn carrier="Internet"
-      mcc="404"
-      mnc="19"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-    <apn carrier="IMS"
-      mcc="404"
-      mnc="19"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  
-  <apn carrier="Internet"
-      mcc="404"
-      mnc="22"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
- <apn carrier="IMS"
-      mcc="404"
-      mnc="22"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="404"
-      mnc="24"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-    <apn carrier="IMS"
-      mcc="404"
-      mnc="24"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="Internet"
-      mcc="404"
-      mnc="44"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-  
-  <apn carrier="IDEA MMS"
-      mcc="404"
-      mnc="44"
-      apn="mmsc"
-      mmsc="http://10.4.42.21:8002/"
-      mmsproxy="10.4.42.15"
-      mmsport="8080"
-      type="mms"
-      protocol="IP"
-      roaming_protocol="IP"
-  />
-    <apn carrier="IMS"
-      mcc="404"
-      mnc="44"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  
-  <apn carrier="Internet"
-      mcc="404"
-      mnc="56"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-   <apn carrier="IMS"
-      mcc="404"
-      mnc="56"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
- <apn carrier="IMS"
-      mcc="404"
-      mnc="56"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  
-  <apn carrier="Internet"
-      mcc="404"
-      mnc="78"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-<apn carrier="IMS"
-      mcc="404"
-      mnc="78"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-  <apn carrier="Internet"
-      mcc="404"
-      mnc="82"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-    <apn carrier="IMS"
-      mcc="404"
-      mnc="82"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-    <apn carrier="Internet"
-      mcc="404"
-      mnc="87"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-  <apn carrier="IMS"
-      mcc="404"
-      mnc="87"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-   <apn carrier="Internet"
-      mcc="404"
-      mnc="89"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-  <apn carrier="IMS"
-      mcc="404"
-      mnc="89"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-<apn carrier="Internet"
-      mcc="405"
-      mnc="70"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-    <apn carrier="IMS"
-      mcc="405"
-      mnc="70"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-    <apn carrier="Internet"
-      mcc="405"
-      mnc="799"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-		  <apn carrier="IMS"
-      mcc="405"
-      mnc="799"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="845"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-  <apn carrier="IMS"
-      mcc="405"
-      mnc="845"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="846"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-   <apn carrier="IMS"
-      mcc="405"
-      mnc="846"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="847"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-   <apn carrier="IMS"
-      mcc="405"
-      mnc="847"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="848"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-   <apn carrier="IMS"
-      mcc="405"
-      mnc="848"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="849"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-   <apn carrier="IMS"
-      mcc="405"
-      mnc="849"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="850"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  /> 
-   <apn carrier="IMS"
-      mcc="405"
-      mnc="850"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="851"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-   <apn carrier="IMS"
-      mcc="405"
-      mnc="851"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="852"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-  <apn carrier="IMS"
-      mcc="405"
-      mnc="852"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="853"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-  <apn carrier="IMS"
-      mcc="405"
-      mnc="853"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-   <apn carrier="IMS"
-      mcc="405"
-      mnc="910"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="Internet"
-      mcc="405"
-      mnc="911"
-      apn="Internet"
-      type="default,supl,xcap"
-      protocol="IPV4V6"
-  />
-   <apn carrier="IMS"
-      mcc="405"
-      mnc="911"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="IMS"
-      mcc="525"
-      mnc="01"
-      apn="ims"
-      type="ims"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  <apn carrier="SingTel XCAP"
-      mcc="525"
-      mnc="01"
-      apn="stm-ut"
-      type="xcap"
-      protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
-      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
-  />
-
-  </apns>
-
+</apns>
Index: device/mediatek/common/spn-conf.xml
===================================================================
--- device/mediatek/common/spn-conf.xml	(revision 12506)
+++ device/mediatek/common/spn-conf.xml	(revision 12507)
@@ -25,8 +25,10 @@
 <spnOverride numeric="21210" spn="Monaco"/>
 <spnOverride numeric="21303" spn="ANDORRA-MOBILAND"/>
 <spnOverride numeric="21401" spn="vodafone ES"/>
+<spnOverride numeric="21402" spn="Movistar"/>
 <spnOverride numeric="21403" spn="Orange SP"/>
 <spnOverride numeric="21404" spn="YOIGO"/>
+<spnOverride numeric="21405" spn="Movistar"/>
 <spnOverride numeric="21407" spn="Movistar"/>
 <spnOverride numeric="21601" spn="Telenor HU"/>
 <spnOverride numeric="21603" spn="Digi.Mobile Hungary"/>
@@ -238,6 +240,7 @@
 <spnOverride numeric="310032" spn="IT&amp;E"/>
 <spnOverride numeric="310050" spn="GCI"/>
 <spnOverride numeric="310070" spn="AT&amp;T"/>
+<spnOverride numeric="310080" spn="Corr"/>
 <spnOverride numeric="310090" spn="AT&amp;T"/>
 <spnOverride numeric="310100" spn="US PLATEAU"/>
 <spnOverride numeric="310110" spn="IT&amp;E"/>
@@ -269,9 +272,9 @@
 <spnOverride numeric="310380" spn="AT&amp;T"/>
 <spnOverride numeric="310400" spn="USA iCAN"/>
 <spnOverride numeric="310410" spn="AT&amp;T"/>
-<spnOverride numeric="310420" spn="Cinti Bell"/>
+<spnOverride numeric="310420" spn="Cincinnati Bell USA"/>
 <spnOverride numeric="310450" spn="Cell One of NE Colorado"/>
-<spnOverride numeric="310460" spn="USA1L"/>
+<spnOverride numeric="310460" spn="Simmetry"/>
 <spnOverride numeric="310470" spn="USA DOCOMO PACIFIC"/>
 <spnOverride numeric="310480" spn="iCONNECT ADVANCED"/>
 <spnOverride numeric="310490" spn="T-Mobile"/>
@@ -290,7 +293,8 @@
 <spnOverride numeric="310710" spn="USA ASTAC"/>
 <spnOverride numeric="310730" spn="U.S.Cellular"/>
 <spnOverride numeric="310740" spn="USA OTZ"/>
-<spnOverride numeric="310770" spn="Iowa Wireless USA"/>
+<spnOverride numeric="31077" spn="i wireless"/>
+<spnOverride numeric="310770" spn="i wireless"/>
 <spnOverride numeric="31080" spn="Corr Wireless"/>
 <spnOverride numeric="310800" spn="T-Mobile"/>
 <spnOverride numeric="310840" spn="telna Mobile"/>
@@ -297,6 +301,7 @@
 <spnOverride numeric="310870" spn="US"/>
 <spnOverride numeric="310880" spn="USAACSI"/>
 <spnOverride numeric="310890" spn="Verizon"/>
+<spnOverride numeric="310980" spn="AT&amp;T"/>
 <spnOverride numeric="310990" spn="Worldcall"/>
 <spnOverride numeric="311030" spn="Indigo"/>
 <spnOverride numeric="311040" spn="USA - Commnet"/>
@@ -303,6 +308,7 @@
 <spnOverride numeric="311080" spn="Pine Cellular"/>
 <spnOverride numeric="311090" spn="USASXLP"/>
 <spnOverride numeric="311150" spn="Wilkes USA"/>
+<spnOverride numeric="311180" spn="AT&amp;T"/>
 <spnOverride numeric="311190" spn="USAC1ECI"/>
 <spnOverride numeric="311240" spn="USACWCI"/>
 <spnOverride numeric="311270" spn="Verizon"/>
@@ -334,32 +340,34 @@
 <spnOverride numeric="31260" spn="CoverageCo"/>
 <spnOverride numeric="312630" spn="NetGenuity"/>
 <spnOverride numeric="312870" spn="GigSky"/>
-<spnOverride numeric="330110" spn="PR Claro"/>
+<spnOverride numeric="330110" spn="Claro PR"/>
 <spnOverride numeric="330120" spn="Open Mob PRI"/>
-<spnOverride numeric="334020" spn="TELCEL"/>
+<spnOverride numeric="334020" spn="TELCEL "/>
 <spnOverride numeric="334030" spn="Movistar"/>
 <spnOverride numeric="33403" spn="Movistar"/>
 <spnOverride numeric="334050" spn="AT&amp;T"/>
-<spnOverride numeric="334090" spn="Nextel"/>
+<spnOverride numeric="334090" spn="AT&amp;T"/>
 <spnOverride numeric="33420" spn="TELCEL"/>
 <spnOverride numeric="33450" spn="AT&amp;T"/>
 <spnOverride numeric="33490" spn="AT&amp;T"/>
-<spnOverride numeric="338050" spn="Digicel"/>
-<spnOverride numeric="338180" spn="FLOW"/>
+<spnOverride numeric="33503" spn="Movistar 3G"/>
+<spnOverride numeric="338050" spn="DIGICEL"/>
+<spnOverride numeric="338070" spn="Claro JAM"/>
+<spnOverride numeric="338180" spn="Lime"/>
 <spnOverride numeric="33850" spn="DIGICEL"/>
 <spnOverride numeric="34001" spn="F-Orange"/>
 <spnOverride numeric="34002" spn="SFR"/>
 <spnOverride numeric="34003" spn="CHIPPIE"/>
 <spnOverride numeric="34008" spn="DAUPHIN"/>
-<spnOverride numeric="34020" spn="Digicel"/>
-<spnOverride numeric="342600" spn="FLOW"/>
+<spnOverride numeric="34020" spn="BOUYG-C"/>
+<spnOverride numeric="342600" spn="Lime"/>
 <spnOverride numeric="342750" spn="DIGICEL"/>
 <spnOverride numeric="344030" spn="APUA imobile"/>
 <spnOverride numeric="34430" spn="APUA imobile"/>
-<spnOverride numeric="344920" spn="FLOW"/>
+<spnOverride numeric="344920" spn="Lime"/>
 <spnOverride numeric="344930" spn="Cingular"/>
-<spnOverride numeric="346140" spn="FLOW"/>
-<spnOverride numeric="348170" spn="FLOW"/>
+<spnOverride numeric="346140" spn="Lime"/>
+<spnOverride numeric="348170" spn="Lime"/>
 <spnOverride numeric="348570" spn="CCT Boatphone"/>
 <spnOverride numeric="35000" spn="CELLONE"/>
 <spnOverride numeric="350000" spn="CELLONE"/>
@@ -366,39 +374,41 @@
 <spnOverride numeric="350010" spn="Cingular"/>
 <spnOverride numeric="35010" spn="Cingular"/>
 <spnOverride numeric="352030" spn="DIGICEL"/>
-<spnOverride numeric="352110" spn="FLOW"/>
+<spnOverride numeric="352110" spn="Lime"/>
 <spnOverride numeric="35230" spn="DIGICEL"/>
-<spnOverride numeric="354860" spn="FLOW"/>
-<spnOverride numeric="356110" spn="FLOW"/>
+<spnOverride numeric="354860" spn="Lime"/>
+<spnOverride numeric="356110" spn="Lime"/>
 <spnOverride numeric="358050" spn="DIGICEL"/>
-<spnOverride numeric="358110" spn="FLOW"/>
+<spnOverride numeric="358110" spn="Lime"/>
 <spnOverride numeric="35850" spn="DIGICEL"/>
 <spnOverride numeric="360070" spn="DIGICEL"/>
-<spnOverride numeric="360110" spn="FLOW"/>
+<spnOverride numeric="360110" spn="Lime"/>
 <spnOverride numeric="36070" spn="DIGICEL"/>
 <spnOverride numeric="36278" spn="Kla"/>
 <spnOverride numeric="36251" spn="Telcell GSM"/>
-<spnOverride numeric="36269" spn="Digicel"/>
+<spnOverride numeric="36269" spn="DIGICEL"/>
 <spnOverride numeric="36278" spn="Kla"/>
 <spnOverride numeric="36291" spn="CHIPPIE"/>
 <spnOverride numeric="36301" spn="SETAR"/>
 <spnOverride numeric="36320" spn="DIGICEL"/>
 <spnOverride numeric="36302" spn="AW Digicel"/>
+<spnOverride numeric="363020" spn="DIGICEL"/>
 <spnOverride numeric="36439" spn="BTC"/>
 <spnOverride numeric="36449" spn="aliv"/>
-<spnOverride numeric="365840" spn="FLOW"/>
+<spnOverride numeric="365840" spn="Lime"/>
 <spnOverride numeric="366020" spn="Cingular"/>
-<spnOverride numeric="366110" spn="FLOW"/>
+<spnOverride numeric="366110" spn="Lime"/>
 <spnOverride numeric="36620" spn="Cingular"/>
 <spnOverride numeric="36801" spn="CUBACEL"/>
 <spnOverride numeric="37001" spn="Orange"/>
-<spnOverride numeric="37002" spn="CLARO DOM"/>
-<spnOverride numeric="37004" spn="Viva DO"/>
+<spnOverride numeric="37002" spn="Claro DOM"/>
+<spnOverride numeric="37004" spn="Viva"/>
 <spnOverride numeric="37201" spn="COMCEL"/>
+<spnOverride numeric="372020" spn="DIGICEL"/>
 <spnOverride numeric="37203" spn="Natcom"/>
 <spnOverride numeric="37412" spn="TSTT"/>
-<spnOverride numeric="374130" spn="Digicel"/>
-<spnOverride numeric="376350" spn="FLOW"/>
+<spnOverride numeric="374130" spn="DIGICEL"/>
+<spnOverride numeric="376350" spn="Lime"/>
 <spnOverride numeric="376360" spn="IslandCom TCI"/>
 <spnOverride numeric="40001" spn="AZEAC"/>
 <spnOverride numeric="40002" spn="BAKCELL AZ"/>
@@ -829,7 +839,7 @@
 <spnOverride numeric="50218" spn="U MOBILE"/>
 <spnOverride numeric="50219" spn="MY CELCOM"/>
 <spnOverride numeric="50501" spn="Telstra Mobile"/>
-<spnOverride numeric="50502" spn="Optus AU"/>
+<spnOverride numeric="50502" spn="YES OPTUS"/>
 <spnOverride numeric="50503" spn="vodafone AU"/>
 <spnOverride numeric="50506" spn="3TELSTRA"/>
 <spnOverride numeric="50510" spn="Norfolk Telecom"/>
@@ -1068,64 +1078,66 @@
 <spnOverride numeric="65906" spn="ZAIN SS"/>
 <spnOverride numeric="70267" spn="BTL"/>
 <spnOverride numeric="70269" spn="Smart"/>
-<spnOverride numeric="70401" spn="CLARO GTM"/>
+<spnOverride numeric="70401" spn="Claro GTM"/>
 <spnOverride numeric="70402" spn="TIGO"/>
 <spnOverride numeric="70403" spn="Movistar"/>
-<spnOverride numeric="70601" spn="CLARO SLV"/>
+<spnOverride numeric="70601" spn="Claro SLV"/>
 <spnOverride numeric="70602" spn="Digicel"/>
-<spnOverride numeric="70603" spn="Tigo SV"/>
+<spnOverride numeric="70603" spn="TIGO"/>
 <spnOverride numeric="70604" spn="Movistar"/>
-<spnOverride numeric="708001" spn="CLARO HND"/>
+<spnOverride numeric="708001" spn="Claro HND"/>
 <spnOverride numeric="70801" spn="CLARO HND"/>
-<spnOverride numeric="70802" spn="TIGOHND"/>
+<spnOverride numeric="70802" spn="TIGO"/>
 <spnOverride numeric="708030" spn="HND"/>
 <spnOverride numeric="70830" spn="HND"/>
-<spnOverride numeric="71021" spn="CLARO NIC"/>
+<spnOverride numeric="71021" spn="Claro NIC"/>
 <spnOverride numeric="710300" spn="Movistar"/>
-<spnOverride numeric="71073" spn="CLARO NIC"/>
+<spnOverride numeric="71073" spn="Claro NIC"/>
 <spnOverride numeric="71201" spn="I.C.E."/>
 <spnOverride numeric="71202" spn="I.C.E."/>
-<spnOverride numeric="71203" spn="CLARO CR"/>
+<spnOverride numeric="71203" spn="Claro"/>
 <spnOverride numeric="71204" spn="Movistar"/>
 <spnOverride numeric="71401" spn="+Movil - C&amp;W PAN"/>
 <spnOverride numeric="714020" spn="Movistar"/>
-<spnOverride numeric="71403" spn="CLARO PA"/>
+<spnOverride numeric="71402" spn="Movistar"/>
+<spnOverride numeric="71403" spn="Claro PA"/>
 <spnOverride numeric="71404" spn="DIGICEL"/>
 <spnOverride numeric="71420" spn="Movistar"/>
-<spnOverride numeric="71606" spn="MOVISTAR"/>
-<spnOverride numeric="71610" spn="CLARO PER"/>
-<spnOverride numeric="71615" spn="Viettel Peru"/>
-<spnOverride numeric="71617" spn="Entel"/>
+<spnOverride numeric="71606" spn="Movistar"/>
+<spnOverride numeric="71610" spn="Claro"/>
+<spnOverride numeric="71615" spn="bitel"/>
+<spnOverride numeric="71617" spn="entel"/>
 <spnOverride numeric="722010" spn="AR - TEFMVNO"/>
-<spnOverride numeric="72207" spn="AR - Movistar"/>
+<spnOverride numeric="72207" spn="Movistar"/>
 <spnOverride numeric="72210" spn="Movistar"/>
-<spnOverride numeric="722310" spn="CLARO ARGENTINA"/>
-<spnOverride numeric="72234" spn="AR PERSONAL"/>
+<spnOverride numeric="722310" spn="Claro AR"/>
+<spnOverride numeric="72234" spn="Personal"/>
+<spnOverride numeric="72235" spn="PORTHABLE"/>
 <spnOverride numeric="722341" spn="AR PERSONAL"/>
 <spnOverride numeric="72236" spn="AR PERSONAL"/>
-<spnOverride numeric="72402" spn="TIM BRA"/>
-<spnOverride numeric="72403" spn="TIM BRA"/>
-<spnOverride numeric="72404" spn="TIM BRA"/>
-<spnOverride numeric="72405" spn="Claro BRA"/>
+<spnOverride numeric="72402" spn="TIM"/>
+<spnOverride numeric="72403" spn="TIM"/>
+<spnOverride numeric="72404" spn="TIM"/>
+<spnOverride numeric="72405" spn="Claro"/>
 <spnOverride numeric="72406" spn="VIVO"/>
 <spnOverride numeric="72410" spn="VIVO"/>
 <spnOverride numeric="72411" spn="VIVO"/>
 <spnOverride numeric="72415" spn="BRA SCTL"/>
-<spnOverride numeric="72416" spn="Oi"/>
+<spnOverride numeric="72416" spn="BrT"/>
 <spnOverride numeric="72423" spn="VIVO"/>
-<spnOverride numeric="72424" spn="Oi"/>
+<spnOverride numeric="72424" spn="AMAZONIA"/>
 <spnOverride numeric="72431" spn="Oi"/>
-<spnOverride numeric="72432" spn="Algar Telecom"/>
-<spnOverride numeric="72433" spn="Algar Telecom"/>
-<spnOverride numeric="72434" spn="Algar Telecom"/>
+<spnOverride numeric="72432" spn="CTBC"/>
+<spnOverride numeric="72433" spn="CTBC"/>
+<spnOverride numeric="72434" spn="CTBC"/>
 <spnOverride numeric="72439" spn="Nextel Brasil"/>
-<spnOverride numeric="73001" spn="ENTEL PCS"/>
+<spnOverride numeric="73001" spn="Entel PCS"/>
 <spnOverride numeric="73002" spn="Movistar"/>
-<spnOverride numeric="73003" spn="CLARO CHL"/>
+<spnOverride numeric="73003" spn="Claro CHL"/>
 <spnOverride numeric="73007" spn="Movistar"/>
 <spnOverride numeric="73008" spn="CHL VTR"/>
 <spnOverride numeric="73009" spn="WOM"/>
-<spnOverride numeric="73010" spn="ENTEL PCS"/>
+<spnOverride numeric="73010" spn="Entel PCS"/>
 <spnOverride numeric="732101" spn="Claro"/>
 <spnOverride numeric="732103" spn="TIGO"/>
 <spnOverride numeric="732111" spn="TIGO"/>
@@ -1132,28 +1144,30 @@
 <spnOverride numeric="732123" spn="Movistar"/>
 <spnOverride numeric="732130" spn="Avantel"/>
 <spnOverride numeric="732187" spn="ETB 4G"/>
+<spnOverride numeric="73401" spn="DIGITEL"/>
 <spnOverride numeric="73402" spn="DIGITEL"/>
+<spnOverride numeric="73403" spn="DIGITEL"/>
 <spnOverride numeric="73404" spn="Movistar"/>
-<spnOverride numeric="73406" spn="VE_MOVILNET"/>
+<spnOverride numeric="73406" spn="Movilnet"/>
 <spnOverride numeric="73601" spn="VIVA"/>
 <spnOverride numeric="73602" spn="BOMOV"/>
 <spnOverride numeric="73603" spn="TIGO"/>
 <spnOverride numeric="738002" spn="GUY GTT + Do More"/>
-<spnOverride numeric="73801" spn="Digicel"/>
+<spnOverride numeric="73801" spn="U MOBILE"/>
 <spnOverride numeric="73802" spn="GUY CLNK PLS"/>
 <spnOverride numeric="74000" spn="Movistar"/>
-<spnOverride numeric="74001" spn="CLARO"/>
+<spnOverride numeric="74001" spn="Claro"/>
 <spnOverride numeric="74002" spn="CNT"/>
-<spnOverride numeric="74401" spn="HOLA PARAGUAY S.A."/>
-<spnOverride numeric="74402" spn="CLARO PY"/>
-<spnOverride numeric="74404" spn="TIGO PY"/>
-<spnOverride numeric="74405" spn="PY Personal"/>
+<spnOverride numeric="74401" spn="VOX"/>
+<spnOverride numeric="74402" spn="Claro PY"/>
+<spnOverride numeric="74404" spn="TIGO"/>
+<spnOverride numeric="74405" spn="Personal"/>
 <spnOverride numeric="74602" spn="SR.TELESUR.GSM"/>
 <spnOverride numeric="74603" spn="DIGICEL"/>
 <spnOverride numeric="74604" spn="UNIQA"/>
 <spnOverride numeric="74801" spn="Antel"/>
 <spnOverride numeric="74807" spn="Movistar"/>
-<spnOverride numeric="74810" spn="CLARO URUGUAY"/>
+<spnOverride numeric="74810" spn="Claro LTE"/>
 <spnOverride numeric="750001" spn="Sure FLK"/>
 <spnOverride numeric="75001" spn="Sure FLK"/>
 <spnOverride numeric="90111" spn="Inmarsat"/>
Index: device/mediatek/mt6739/device.mk
===================================================================
--- device/mediatek/mt6739/device.mk	(revision 12506)
+++ device/mediatek/mt6739/device.mk	(revision 12507)
@@ -112,7 +112,6 @@
 PRODUCT_PACKAGES += DeskClock
 PRODUCT_PACKAGES += AlarmProvider
 PRODUCT_PACKAGES += Bluetooth
-PRODUCT_PACKAGES += Calculator
 PRODUCT_PACKAGES += Calendar
 PRODUCT_PACKAGES += CertInstaller
 PRODUCT_PACKAGES += DrmProvider
@@ -441,7 +440,6 @@
 PRODUCT_PACKAGES += perfservscntbl.txt
 PRODUCT_PACKAGES += perfservboosttbl.txt
 PRODUCT_PACKAGES += perfcontable.txt
-PRODUCT_PACKAGES += Videos
 PRODUCT_PACKAGES += sn
 PRODUCT_PACKAGES += lcdc_screen_cap
 PRODUCT_PACKAGES += libJniAtvService
@@ -460,29 +458,10 @@
 endif
 
 PRODUCT_PACKAGES += libjni_koreanime.so
-
-# Only build ATCI when it's eng/userdebug load, internal user load, or EM ATCI forcely enabled
-ifneq ($(TARGET_BUILD_VARIANT),user)
-    PRODUCT_PACKAGES += atcid
-    PRODUCT_PACKAGES += atci_service
-    PRODUCT_PACKAGES += libatciserv_jni
-    PRODUCT_PACKAGES += AtciService
-else
-    ifeq ($(MTK_INTERNAL), yes)
-        PRODUCT_PACKAGES += atcid
-        PRODUCT_PACKAGES += atci_service
-        PRODUCT_PACKAGES += libatciserv_jni
-        PRODUCT_PACKAGES += AtciService
-    else
-        ifeq ($(strip $(MTK_CUSTOM_USERLOAD_ENGINEERMODE)), yes)
-            PRODUCT_PACKAGES += atcid
-            PRODUCT_PACKAGES += atci_service
-            PRODUCT_PACKAGES += libatciserv_jni
-            PRODUCT_PACKAGES += AtciService
-        endif
-    endif
-endif
-
+PRODUCT_PACKAGES += atcid
+PRODUCT_PACKAGES += atci_service
+PRODUCT_PACKAGES += libatciserv_jni
+PRODUCT_PACKAGES += AtciService
 PRODUCT_PACKAGES += wpa_supplicant
 PRODUCT_PACKAGES += wpa_cli
 PRODUCT_PACKAGES += wpa_supplicant.conf
@@ -1179,7 +1158,6 @@
   PRODUCT_PACKAGES += pre_meta
   PRODUCT_COPY_FILES += vendor/mediatek/proprietary/hardware/meta/misc/wifion/meta_connect_wifi.sh:$(TARGET_COPY_OUT_VENDOR)/etc/meta_connect_wifi.sh
   PRODUCT_COPY_FILES += vendor/mediatek/proprietary/hardware/meta/misc/wifion/meta_wpa_supplicant.conf:$(TARGET_COPY_OUT_VENDOR)/etc/meta_wpa_supplicant.conf
-  PRODUCT_COPY_FILES += vendor/mediatek/proprietary/hardware/meta/misc/wifion/meta_poll_disconnect_wifi.sh:$(TARGET_COPY_OUT_VENDOR)/etc/meta_poll_disconnect_wifi.sh
 else
   PRODUCT_PROPERTY_OVERRIDES += ro.mtk_rebootmeta_support=0
 endif
@@ -1416,6 +1394,8 @@
 PRODUCT_COPY_FILES += 	vendor/mediatek/proprietary/trustzone/microtrust/source/platform/mt6739/teei/uTAgent:$(TARGET_COPY_OUT_VENDOR)/thh/uTAgent:mtk
 PRODUCT_COPY_FILES += 	vendor/mediatek/proprietary/trustzone/microtrust/source/platform/mt6739/teei/alipayapp:$(TARGET_COPY_OUT_VENDOR)/thh/alipayapp:mtk
 PRODUCT_COPY_FILES += 	vendor/mediatek/proprietary/trustzone/microtrust/source/platform/mt6739/teei/init_thh:$(TARGET_COPY_OUT_VENDOR)/bin/init_thh:mtk
+
+
 PRODUCT_PACKAGES   += 	keystore.mt6739
 PRODUCT_PACKAGES   += 	gatekeeper.mt6739
 endif
@@ -1533,7 +1513,6 @@
 # for fpsgo fbt game
 ifeq (yes, $(strip $(MTK_AFPSGO_FBT_GAME)))
   PRODUCT_PACKAGES += fpsgo-user.ko fpsgo-eng.ko
-  PRODUCT_PACKAGES += fpsgo.ko
 endif
 
 #For fingerprint function
Index: device/ausshine/aus6739_66_n1/ProjectConfig.mk
===================================================================
--- device/ausshine/aus6739_66_n1/ProjectConfig.mk	(revision 12506)
+++ device/ausshine/aus6739_66_n1/ProjectConfig.mk	(revision 12507)
@@ -26,7 +26,7 @@
 CUSTOM_HAL_MAIN_BACKUP_LENS =
 CUSTOM_HAL_MAIN_IMGSENSOR = s5k3l8_mipi_raw s5k3l9_mipi_raw
 CUSTOM_HAL_MAIN_LENS = dw9714af
-CUSTOM_HAL_MSENSORLIB = mmc328x akm8975 ami304 yamaha530 mag3110 akmd8963 bmm050 mc6420 mmc3416x s62xd lsm303md qmc5983 akmd09911 mc64xx bmm056 mc41xx akmd09918 memsicd3680x
+CUSTOM_HAL_MSENSORLIB = mmc328x akm8975 ami304 yamaha530 mag3110 akmd8963 bmm050 mc6420 mmc3416x s62xd lsm303md qmc5983 akmd09911 mc64xx bmm056 mc41xx akmd09912 akmd09918 memsicd3680x
 CUSTOM_HAL_SENSORS = sensor
 CUSTOM_HAL_SUB_BACKUP_IMGSENSOR =
 CUSTOM_HAL_SUB_BACKUP_LENS =
@@ -64,7 +64,7 @@
 CUSTOM_KERNEL_MAIN_IMGSENSOR = s5k3l8_mipi_raw s5k3l9_mipi_raw
 CUSTOM_KERNEL_MAIN_LENS = dw9714af
 CUSTOM_KERNEL_MOTION_DETECT =
-CUSTOM_KERNEL_ORIENTATION_SENSOR = no
+CUSTOM_KERNEL_ORIENTATION_SENSOR = yes
 CUSTOM_KERNEL_PDR_SENSOR = no
 CUSTOM_KERNEL_PEDOMETER = no
 CUSTOM_KERNEL_PICK_UP_SENSOR = no
@@ -224,9 +224,9 @@
 MTK_BT_SUPPORT = yes
 MTK_BT_WIFI_COEX_RADIO_MODIFY = no
 MTK_BUFFER_COMPRESSION_SUPPORT = no
-MTK_BUILD_VERNO = alps-mp-n1.mp18-V1_aus6739.66.n1_P78
+MTK_BUILD_VERNO = alps-mp-n1.mp18-V1_aus6739.66.n1_P77
 MTK_BWC_SUPPORT = yes
-MTK_C2K_LTE_MODE = 2
+MTK_C2K_LTE_MODE = 0
 MTK_CACHE_MERGE_SUPPORT = no
 MTK_CALENDAR_IMPORTER_APP = yes
 MTK_CAMCORDER_PROFILE_MID_MP4 = no
@@ -276,7 +276,7 @@
 MTK_CHKIMGSIZE_SUPPORT = yes
 MTK_CIP_SUPPORT = no
 MTK_CLEARMOTION_SUPPORT = no
-MTK_CMAS_SUPPORT = no
+MTK_CMAS_SUPPORT = yes
 MTK_CMCC_FT_PRECHECK_SUPPORT = no
 MTK_CMCC_RCS_QRCODE_SUPPORT = no
 MTK_COMBO_CHIP = CONSYS_6739
@@ -293,7 +293,7 @@
 MTK_CTSC_MTBF_INTERNAL_SUPPORT = no
 MTK_CT_VOLTE_SUPPORT = no
 MTK_CUSTOMERSERVICE_APP = no
-MTK_CUSTOM_USERLOAD_ENGINEERMODE = no
+MTK_CUSTOM_USERLOAD_ENGINEERMODE = yes
 MTK_DAL_SUPPORT = no
 MTK_DATADIALOG_APP = no
 MTK_DEFAULT_DATA_OFF = no
@@ -333,7 +333,7 @@
 MTK_DYNAMIC_SBP_SUPPORT = yes
 MTK_EAP_SIM_AKA = yes
 MTK_ECCCI_C2K = yes
-MTK_EFUSE_WRITER_SUPPORT = no
+MTK_EFUSE_WRITER_SUPPORT = yes
 MTK_EMBMS_SUPPORT = no
 MTK_EMCAMERA_APP = yes
 MTK_EMMC_DISCARD = no
@@ -355,7 +355,7 @@
 MTK_EPDG_SUPPORT = yes
 MTK_ESN_TRACK_APP = no
 MTK_ETHERNET_SUPPORT = no
-MTK_ETWS_SUPPORT = yes
+MTK_ETWS_SUPPORT = no
 MTK_EXTERNAL_DONGLE_SUPPORT = no
 MTK_EXTERNAL_LDO = no
 MTK_EXTERNAL_MODEM_SLOT = 0
@@ -439,7 +439,7 @@
 MTK_IPV6_SUPPORT = yes
 MTK_IPV6_TETHER_NDP_MODE = no
 MTK_IPV6_TETHER_PD_MODE = no
-MTK_IRAT_SUPPORT = yes
+MTK_IRAT_SUPPORT = no
 MTK_IRTX_PWM_SUPPORT = no
 MTK_IRTX_SUPPORT = no
 MTK_JEITA_STANDARD_SUPPORT = no
@@ -460,9 +460,9 @@
 MTK_M4U_SUPPORT = no
 MTK_MAGICONFERENCE_SUPPORT = no
 MTK_MASS_STORAGE = no
-MTK_MD1_SUPPORT = 12
+MTK_MD1_SUPPORT = 10
 MTK_MD2_SUPPORT = 4
-MTK_MD3_SUPPORT = 2
+MTK_MD3_SUPPORT = 0
 MTK_MD5_SUPPORT = 5
 MTK_MDLOGGER_SUPPORT = yes
 MTK_MDM_APP = no
@@ -498,7 +498,7 @@
 MTK_MULTIPLE_TDLS_SUPPORT = no
 MTK_MULTI_PARTITION_MOUNT_ONLY_SUPPORT = no
 MTK_MULTI_PS_SUPPORT = yes
-MTK_MULTI_SIM_SUPPORT = dsds
+MTK_MULTI_SIM_SUPPORT = ss
 MTK_MULTI_STORAGE_SUPPORT = yes
 MTK_MULTI_WINDOW_SUPPORT = no
 MTK_MUX_CHANNEL = 64
@@ -557,7 +557,7 @@
 MTK_PRIVACY_PROTECTION_LOCK = no
 MTK_PRODUCER_PARTIAL_UPDATE_SUPPORT = no
 MTK_PRODUCT_INFO_SUPPORT = yes
-MTK_PROTOCOL1_RAT_CONFIG = C/Lf/Lt/W/T/G
+MTK_PROTOCOL1_RAT_CONFIG = Lf/Lt/W/T/G
 MTK_PROTOCOL2_RAT_CONFIG = G
 MTK_PROTOCOL3_RAT_CONFIG = G
 MTK_PUMP_EXPRESS_PLUS_20_SUPPORT = no
@@ -597,7 +597,7 @@
 MTK_SENSOR_SUPPORT = yes
 MTK_SHARED_SDCARD = yes
 MTK_SHOW_MSENSOR_TOAST_SUPPORT = no
-MTK_SIGNATURE_CUSTOMIZATION = no
+MTK_SIGNATURE_CUSTOMIZATION = yes
 MTK_SIGNMODEM_SUPPORT = no
 MTK_SIM1_SOCKET_TYPE = 1
 MTK_SIM2_SOCKET_TYPE = 1
@@ -677,7 +677,7 @@
 MTK_WAPI_SUPPORT = yes
 MTK_WAPPUSH_SUPPORT = yes
 MTK_WB_SPEECH_SUPPORT = yes
-MTK_WEEK_NO = W18.15
+MTK_WEEK_NO = W18.14
 MTK_WFC_SUPPORT = no
 MTK_WFD_HDCP_RX_SVP_SUPPORT = no
 MTK_WFD_HDCP_TX_SUPPORT = no
@@ -710,7 +710,7 @@
 SIM_ME_LOCK_MODE = 0
 SIM_REFRESH_RESET_BY_MODEM = yes
 SPM_FW_USE_PARTITION = yes
-#ST_NFC_FM_SE_CONFIG = 3
+ST_NFC_FM_SE_CONFIG = 3
 TRUSTONIC_TEE_SUPPORT = no
 USE_FRAUNHOFER_AAC = yes
 USE_XML_AUDIO_POLICY_CONF = 1
@@ -719,6 +719,9 @@
 DMNR_COMPLEX_ARCH_SUPPORT = yes
 BUILD_GMS = yes
 
+TCL_LSCREEN_SUPPORT = yes
 MTK_FULLSCREEN_SWITCH_SUPPORT = yes
+TCL_LED_SUPPORT = no
 OP01SOUNDRECORDER_APP = yes
-TCT_DIAGNOSTIC = no
\ No newline at end of file
+TCT_DIAGNOSTIC = yes
+BOOT_DEFAULT_LOCALE_BY_SIM = yes
Index: device/ausshine/aus6739_66_n1/system.prop
===================================================================
--- device/ausshine/aus6739_66_n1/system.prop	(revision 12506)
+++ device/ausshine/aus6739_66_n1/system.prop	(revision 12507)
@@ -75,4 +75,23 @@
 # disable ipo for development
 sys.ipo.disable=1
 
-ro.mtk_gemini_support = 1
+# shutdown audio
+ro.operator.optr=CUST
+# shutdown animation
+persist.operator.optr=CUST
+
+ro.customer.commercial.name=5058A
+ro.product.hardware.id=Proto
+ro.tct.curef.default=5058A-2*OFUS1
+ro.def.software.version=010 01
+ro.mtk_default_ime=com.android.inputmethod.latin
+ro.business.name=Alcatel 3X
+ro.mtk_gemini_support = 0
+
+ro.camera_default_picture_size=0x0010
+
+# add customer client id
+ro.com.google.clientidbase=android-alcatel
+
+# add api information
+ro.product.first_api_level=25
\ No newline at end of file
Index: device/ausshine/aus6739_66_n1/full_aus6739_66_n1.mk
===================================================================
--- device/ausshine/aus6739_66_n1/full_aus6739_66_n1.mk	(revision 12506)
+++ device/ausshine/aus6739_66_n1/full_aus6739_66_n1.mk	(revision 12507)
@@ -19,18 +19,18 @@
 
 # set locales & aapt config.
 include $(MTK_TARGET_PROJECT_FOLDER)/ProjectConfig.mk
-ifneq (,$(filter OP01%, $(OPTR_SPEC_SEG_DEF)))
-  ifeq ($(OP01_COMPATIBLE), yes)
-    PRODUCT_LOCALES:=zh_CN en_US zh_TW ja_JP en_GB fr_FR
-  else
-    PRODUCT_LOCALES:=zh_CN en_US zh_TW
-  endif
-else ifneq (,$(filter OP09%, $(OPTR_SPEC_SEG_DEF)))
-  PRODUCT_LOCALES:=zh_CN zh_HK zh_TW en_US pt_BR pt_PT en_GB fr_FR ja_JP
-else
-  PRODUCT_LOCALES := en_US zh_CN zh_TW es_ES pt_BR ru_RU fr_FR de_DE tr_TR vi_VN ms_MY in_ID th_TH it_IT ar_EG hi_IN bn_IN ur_PK fa_IR pt_PT nl_NL el_GR hu_HU tl_PH ro_RO cs_CZ ko_KR km_KH iw_IL my_MM pl_PL es_US bg_BG hr_HR lv_LV lt_LT sk_SK uk_UA de_AT da_DK fi_FI nb_NO sv_SE en_GB hy_AM zh_HK et_EE ja_JP kk_KZ sr_RS sl_SI ca_ES
-endif
-
+#ifneq (,$(filter OP01%, $(OPTR_SPEC_SEG_DEF)))
+  #ifeq ($(OP01_COMPATIBLE), yes)
+    #PRODUCT_LOCALES:=zh_CN en_US zh_TW ja_JP en_GB fr_FR
+  #else
+   # PRODUCT_LOCALES:=zh_CN en_US zh_TW
+  #endif
+#else ifneq (,$(filter OP09%, $(OPTR_SPEC_SEG_DEF)))
+  #PRODUCT_LOCALES:=zh_CN zh_HK zh_TW en_US pt_BR pt_PT en_GB fr_FR ja_JP
+#else
+  #PRODUCT_LOCALES := en_US zh_CN zh_TW es_ES pt_BR ru_RU fr_FR de_DE tr_TR vi_VN ms_MY in_ID th_TH it_IT ar_EG hi_IN bn_IN ur_PK fa_IR pt_PT nl_NL el_GR hu_HU tl_PH ro_RO cs_CZ ko_KR km_KH iw_IL my_MM pl_PL es_US bg_BG hr_HR lv_LV lt_LT sk_SK uk_UA de_AT da_DK fi_FI nb_NO sv_SE en_GB hy_AM zh_HK et_EE ja_JP kk_KZ sr_RS sl_SI ca_ES
+#endif
+PRODUCT_LOCALES :=es_MX es_US es en_US en_GB pt_BR pt_PT fr_FR
 # Set those variables here to overwrite the inherited values.
 PRODUCT_MANUFACTURER := alps
 PRODUCT_NAME := full_aus6739_66_n1
Index: packages/apps/Email/AndroidManifest.xml
===================================================================
--- packages/apps/Email/AndroidManifest.xml	(revision 12506)
+++ packages/apps/Email/AndroidManifest.xml	(revision 12507)
@@ -53,7 +53,6 @@
     <!-- M: add permission for Dex opt -->
     <uses-permission android:name="android.permission.UPDATE_DEVICE_STATS"/>
 
-
     <!-- This needs to be present when we are doing unbundled releases. -->
     <uses-sdk android:targetSdkVersion="24" android:minSdkVersion="14" />
 
Index: packages/apps/Email/src/com/android/email/activity/setup/AccountSettingsFragment.java
===================================================================
--- packages/apps/Email/src/com/android/email/activity/setup/AccountSettingsFragment.java	(revision 12506)
+++ packages/apps/Email/src/com/android/email/activity/setup/AccountSettingsFragment.java	(revision 12507)
@@ -729,29 +729,25 @@
         mAccountName.setSummary(senderName);
         mAccountName.setText(senderName);
         mAccountName.setOnPreferenceChangeListener(this);
-        String accountSignature = mAccount.getSignature();
-		/*
-		String defaultSignature;
+        //String accountSignature = mAccount.getSignature();
+        String defaultSignature;
         if (null == mAccount.getSignature() || mAccount.getSignature().isEmpty() ) {
-            defaultSignature = mContext.getResources().getString(R.string.preferences_signature_content);
+            defaultSignature = mContext.getResources().getString(R.string.preferences_signature_content_reference);
         } else {
             defaultSignature = mAccount.getSignature();
         }
         String accountSignature = defaultSignature;
-        */
-		boolean bFrBug119814 = getResources().getBoolean(com.android.internal.R.bool.FR_EMAIL_SAME_SIGNATURE_BUG);
+        
         mAccountSignature = (EditTextPreference) findPreference(PREFERENCE_SIGNATURE);
-		if(accountSignature==null || TextUtils.isEmpty(accountSignature)){
-			if(bFrBug119814){
-				accountSignature=mContext.getResources().getString(R.string.preferences_signature_content_default);
-			}else{
-				accountSignature=SystemProperties.get("ro.business.name");;
-			}
-		}
+        if(accountSignature==null || TextUtils.isEmpty(accountSignature)){
+            accountSignature=mContext.getResources().getString(R.string.preferences_signature_content);
+        }
+
         mAccountSignature.setText(accountSignature);
         mAccountSignature.setOnPreferenceChangeListener(this);
         SettingsUtils.updatePreferenceSummary(mAccountSignature, accountSignature,
                 R.string.preferences_signature_summary_not_set);
+
         /** M: Insert oof preference to fragment when the account is EasAccount @{ */
         boolean showOof = true;
         showOof = protocol.equalsIgnoreCase("eas");
Index: packages/apps/Email/UnifiedEmail/src/com/android/mail/compose/ComposeActivity.java
===================================================================
--- packages/apps/Email/UnifiedEmail/src/com/android/mail/compose/ComposeActivity.java	(revision 12506)
+++ packages/apps/Email/UnifiedEmail/src/com/android/mail/compose/ComposeActivity.java	(revision 12507)
@@ -2258,7 +2258,6 @@
     protected String getEmailAttachmentProviderAuthority() {
         throw new UnsupportedOperationException("unimplemented, EmailAttachmentProvider unknown");
     }
-
     /**
      * Helper function to handle a list of uris to attach.
      * @return the total size of all successfully attached files.
@@ -2280,9 +2279,7 @@
                             }
                     } else if (ContentResolver.SCHEME_CONTENT.equals(uri.getScheme())) {
                         // disallow attachments from our own EmailProvider (b/27308057)
-                        if (getEmailProviderAuthority().equals(uri.getAuthority())
-                                || getEmailAttachmentProviderAuthority().equals(
-                                        uri.getAuthority()))  {
+                        if (getEmailProviderAuthority().equals(uri.getAuthority())) {
                             showErrorToast(getString(R.string.attachment_permission_denied));
                             Analytics.getInstance().sendEvent(ANALYTICS_CATEGORY_ERRORS,
                                     "send_intent_attachment", "email_provider", 0);
@@ -4239,12 +4236,7 @@
     private void appendSignature() {
         String newSignature = mCachedSettings != null ? mCachedSettings.signature : null;
         if (null == newSignature || newSignature.isEmpty()) {
-            boolean bFrBug119814 = getResources().getBoolean(com.android.internal.R.bool.FR_EMAIL_SAME_SIGNATURE_BUG);
-			if(bFrBug119814){
-				newSignature = getResources().getString(R.string.preferences_signature_content_default);
-			}else{
-				newSignature = getResources().getString(R.string.preferences_signature_content);
-			}            
+            newSignature = getResources().getString(R.string.preferences_signature_content_reference);
         }
 
         final int signaturePos = getSignatureStartPosition(mSignature, mBodyView.getText().toString());
Index: packages/apps/Dialer/InCallUI/src/com/android/incallui/InCallPresenter.java
===================================================================
--- packages/apps/Dialer/InCallUI/src/com/android/incallui/InCallPresenter.java	(revision 12506)
+++ packages/apps/Dialer/InCallUI/src/com/android/incallui/InCallPresenter.java	(revision 12507)
@@ -836,7 +836,8 @@
         }
 
         if (isActivityStarted()) {
-            final boolean hasCall = callList.getActiveOrBackgroundCall() != null ||
+			//modified by ruyi.guo, don't dismiss keyguard when call is not outgoing call.
+            final boolean hasCall = /*callList.getActiveOrBackgroundCall() != null ||*/
                     callList.getOutgoingCall() != null;
             mInCallActivity.dismissKeyguard(hasCall);
 
Index: packages/apps/Settings/src/com/android/settings/MasterClear.java
===================================================================
--- packages/apps/Settings/src/com/android/settings/MasterClear.java	(revision 12506)
+++ packages/apps/Settings/src/com/android/settings/MasterClear.java	(revision 12507)
@@ -52,6 +52,7 @@
 import android.content.DialogInterface;
 import com.android.settings.NvRAMAgent;
 import android.provider.Settings;
+
 import android.os.BatteryManager;
 import android.widget.Toast;
 import java.util.List;
@@ -75,9 +76,8 @@
 	private static final String TAG_SELECT_ACCT_FRAGMENT = "tag_select_acct_fragment";
 	private static final int CALL_INFO_NV_POS = 850;
     private static final int CALL_INFO_STEP = 15; 
-    private static final String PRODUCT_INFO_NVRAM_PATH = "/data/nvram/APCFG/APRDEB/PRODUCT_INFO";
+	private static final String PRODUCT_INFO_NVRAM_PATH = "/data/nvram/APCFG/APRDEB/PRODUCT_INFO";
     private static final int LOW_BATTERY_TO_RESET = 30;
-
     static final String ERASE_EXTERNAL_EXTRA = "erase_sd";
 
     private View mContentView;
@@ -137,7 +137,8 @@
                 ad.setMessage(res.getString(R.string.reset_attention));  
                 ad.setButton(res.getString(R.string.reset_confirm), new DialogInterface.OnClickListener() {
                     @Override  
-                    public void onClick(DialogInterface dialog, int which) { 
+                    public void onClick(DialogInterface dialog, int which) {
+
                         BatteryManager batteryManager = (BatteryManager) getActivity()
                             .getSystemService(Context.BATTERY_SERVICE);
                         int batteryCapacity = batteryManager
@@ -146,10 +147,8 @@
                             Toast.makeText(getActivity(), R.string.battery_low_to_reset, Toast.LENGTH_LONG)
                             .show();
                             return;
-                        }                   
+                        } 					
                         doMasterClear();
-						resetHandleCallTimes();
-						/*
 						String action=MasterClear.this.getActivity().getIntent().getStringExtra("reset_factory");
 						ContentResolver contentResolver=MasterClear.this.getActivity().getContentResolver();
 						String reset=Settings.Global.getString(contentResolver,"reset_factory");
@@ -156,7 +155,6 @@
 						if("1".equals(reset) && "com.android.settings.RESET_FACTORY".equals(action)){
 							resetHandleCallTimes();
 						}
-						*/
                     }  
                 });  
                 ad.setButton2(res.getString(R.string.reset_cancel), new DialogInterface.OnClickListener() {       
Index: packages/apps/Settings/src/com/android/settings/datausage/CellDataPreference.java
===================================================================
--- packages/apps/Settings/src/com/android/settings/datausage/CellDataPreference.java	(revision 12506)
+++ packages/apps/Settings/src/com/android/settings/datausage/CellDataPreference.java	(revision 12507)
@@ -155,18 +155,36 @@
         updateChecked();
     }
 
-    private void updateChecked() {
-        SubscriptionInfo sir = mSubscriptionManager.getDefaultDataSubscriptionInfo();
-        SubscriptionManager subscriptionManager = SubscriptionManager.from(getContext());
-        int subId = subscriptionManager.getDefaultDataSubscriptionId();
-        if (sir == null) {
-            setChecked(false);
-        } else if (subId == mSubId) {
-            setChecked(mTelephonyManager.getDataEnabled(mSubId));
-        } else {
-            setChecked(false);
-        }
+    private void updateChecked() {        
+        setChecked(mTelephonyManager.getDataEnabled(mSubId));
     }
+    
+    private void createRoamingDialog(boolean enabled) {
+        AlertDialog.Builder builder = new AlertDialog.Builder(getContext());
+		builder.setTitle(R.string.warning);
+		builder.setMessage(R.string.data_roam_warning_message);
+		builder.setIcon(com.android.internal.R.drawable.stat_sys_warning);		
+		builder.setPositiveButton(R.string.ok, new DialogInterface.OnClickListener() {
+			
+			@Override
+			public void onClick(DialogInterface dialog, int which) {
+				// TODO Auto-generated method stub
+				mTelephonyManager.setDataEnabled(mSubId, enabled);
+                setChecked(enabled);
+                Global.putInt(getContext().getContentResolver(), Global.DATA_ROAMING, 1);
+			}
+		});
+		builder.setNegativeButton(R.string.cacel, new DialogInterface.OnClickListener() {
+			
+			@Override
+			public void onClick(DialogInterface dialog, int which) {
+				// TODO Auto-generated method stub
+				dialog.dismiss();
+			}
+		});
+		AlertDialog d = builder.create();
+		d.show();
+    }
 
     @Override
     protected void performClick(View view) {
@@ -229,8 +247,17 @@
     private void setMobileDataEnabled(boolean enabled) {
         if (DataUsageSummary.LOGD) log("setMobileDataEnabled(" + enabled + ","
                 + mSubId + ")");
-        mTelephonyManager.setDataEnabled(mSubId, enabled);
-        setChecked(enabled);
+        
+        boolean isRoam = mTelephonyManager.isNetworkRoaming();        
+        boolean isDataRoamingEnabled = Global.getInt(getContext().getContentResolver(), Global.DATA_ROAMING, 0) == 1;//if data roaming switch open
+
+        log("xiawei isRoam = " + isRoam + ",isDataRoamingEnabled = "+ isDataRoamingEnabled);
+        if (isRoam && !isDataRoamingEnabled && enabled) {
+            createRoamingDialog(true);
+        } else {
+            mTelephonyManager.setDataEnabled(mSubId, enabled);
+            setChecked(enabled);
+        }
     }
 
     private void setChecked(boolean checked) {
Index: packages/apps/Settings/src/com/android/settings/applications/ProcessStatsSummary.java
===================================================================
--- packages/apps/Settings/src/com/android/settings/applications/ProcessStatsSummary.java	(revision 12506)
+++ packages/apps/Settings/src/com/android/settings/applications/ProcessStatsSummary.java	(revision 12507)
@@ -28,17 +28,9 @@
 import com.android.settings.Utils;
 import com.android.settings.applications.ProcStatsData.MemInfo;
 import com.android.settings.dashboard.SummaryLoader;
-import com.android.settings.search.BaseSearchIndexProvider;
-import com.android.settings.search.Indexable;
-import android.provider.SearchIndexableResource;
-import com.android.settings.search.SearchIndexableRaw;
-import java.util.ArrayList;
-import java.util.List;
 
+public class ProcessStatsSummary extends ProcessStatsBase implements OnPreferenceClickListener {
 
-
-public class ProcessStatsSummary extends ProcessStatsBase implements OnPreferenceClickListener ,Indexable{
-
     private static final String KEY_STATUS_HEADER = "status_header";
 
     private static final String KEY_PERFORMANCE = "performance";
@@ -80,8 +72,7 @@
         double freeRam = memInfo.realFreeRam;
         BytesResult usedResult = Formatter.formatBytes(context.getResources(), (long) usedRam,
                 Formatter.FLAG_SHORTER);
-        //String totalString = Formatter.formatShortFileSize(context, (long) totalRam);
-		String totalString = context.getResources().getString(R.string.ram_storage_customer_3g_size);
+        String totalString = Formatter.formatShortFileSize(context, (long) totalRam);
         String freeString = Formatter.formatShortFileSize(context, (long) freeRam);
 		
 		if (context.getResources().getBoolean(R.bool.config_ram_storage_customer_size)) {
@@ -148,9 +139,8 @@
                 MemInfo memInfo = statsManager.getMemInfo();
                 String usedResult = Formatter.formatShortFileSize(mContext,
                         (long) memInfo.realUsedRam);
-                /*String totalResult = Formatter.formatShortFileSize(mContext,
-                        (long) memInfo.realTotalRam);*/
-				String totalResult =mContext.getResources().getString(R.string.ram_storage_customer_3g_size);
+                String totalResult = Formatter.formatShortFileSize(mContext,
+                        (long) memInfo.realTotalRam);
 				if (mContext.getResources().getBoolean(R.bool.config_ram_storage_customer_size)) {
 					totalResult = mContext.getResources().getString(R.string.ram_storage_customer_size);
 				}
@@ -169,19 +159,4 @@
         }
     };
 
-	//add for search
-	 public static final SearchIndexProvider SEARCH_INDEX_DATA_PROVIDER =
-            new BaseSearchIndexProvider() {
-                @Override
-                public List<SearchIndexableResource> getXmlResourcesToIndex(Context context,
-                        boolean enabled) {
-                    ArrayList<SearchIndexableResource> result =
-                            new ArrayList<SearchIndexableResource>();
-                    SearchIndexableResource sir = new SearchIndexableResource(context);
-                    sir.xmlResId = R.xml.process_stats_summary;
-                    result.add(sir);
-                    return result;
-                }
-     };
-
 }
Index: packages/apps/Settings/src/com/android/settings/ApnSettings.java
===================================================================
--- packages/apps/Settings/src/com/android/settings/ApnSettings.java	(revision 12506)
+++ packages/apps/Settings/src/com/android/settings/ApnSettings.java	(revision 12507)
@@ -432,7 +432,7 @@
                         && mApnExt.isSelectable(type);
                 pref.setSelectable(selectable);
                 Log.d(TAG, "mSelectedKey = " + mSelectedKey + " key = " + key + " name = " + name +
-                        " selectable = " + selectable);
+                        " selectable=" + selectable);
                 if (selectable) {
                     /// M: select prefer APN later, as the apn list are not solid now @{
                     /*
Index: packages/apps/Settings/res/values/bools.xml
===================================================================
--- packages/apps/Settings/res/values/bools.xml	(revision 12506)
+++ packages/apps/Settings/res/values/bools.xml	(revision 12507)
@@ -55,7 +55,7 @@
 	<bool name="guest_cannot_open_hotspot">false</bool>
 	<bool name="config_remove_snooze_enabled">false</bool>
 
-    <bool name="def_settings_informed_consent_show">false</bool>
+    <bool name="def_settings_informed_consent_show">true</bool>
     <bool name="def_show_diagnostics">false</bool>
     <bool name="def_auto_open_Diagnostics">false</bool>
 </resources>
Index: packages/apps/Settings/res/values/config.xml
===================================================================
--- packages/apps/Settings/res/values/config.xml	(revision 12506)
+++ packages/apps/Settings/res/values/config.xml	(revision 12507)
@@ -57,8 +57,8 @@
 
     <!-- If the Storage Manager settings are enabled. -->
     <bool name="config_storage_manager_settings_enabled">false</bool>
-	<bool name="config_ram_storage_customer_size">false</bool>
+	
     <!-- if Ram show customer size -->
+    <bool name="config_ram_storage_customer_size">true</bool>
     <string name="ram_storage_customer_size" translatable="false">2.0 GB</string>
-	<string name="ram_storage_customer_3g_size" translatable="false">3.0 GB</string>
 </resources>
Index: packages/apps/SoundRecorder/src/com/android/soundrecorder/SoundRecorder.java
===================================================================
--- packages/apps/SoundRecorder/src/com/android/soundrecorder/SoundRecorder.java	(revision 12506)
+++ packages/apps/SoundRecorder/src/com/android/soundrecorder/SoundRecorder.java	(revision 12507)
@@ -403,7 +403,7 @@
                     getApplicationContext(),
                     com.mediatek.internal.R.string.denied_required_permission,
                     Toast.LENGTH_SHORT).show();
-                return;
+                //return;
             }
             String[] mPermissionList = new String[mPermissionStrings.size()];
             mPermissionList = mPermissionStrings.toArray(mPermissionList);
@@ -511,14 +511,14 @@
 
     @Override
     public void onStop() {
-        mRecorder.stop();
+        //mRecorder.stop();
         super.onStop();
     }
 
     @Override
     protected void onPause() {
-        mSampleInterrupted = mRecorder.state() == Recorder.RECORDING_STATE;
-        mRecorder.stop();
+        //mSampleInterrupted = mRecorder.state() == Recorder.RECORDING_STATE;
+        //mRecorder.stop();
         
         super.onPause();
     }
Index: packages/services/Telephony/src/com/android/phone/settings/fdn/FdnList.java
===================================================================
--- packages/services/Telephony/src/com/android/phone/settings/fdn/FdnList.java	(revision 12506)
+++ packages/services/Telephony/src/com/android/phone/settings/fdn/FdnList.java	(revision 12507)
@@ -34,6 +34,13 @@
 import com.android.phone.R;
 import com.android.phone.SubscriptionInfoHelper;
 
+import android.telecom.PhoneAccountHandle;
+import com.android.phone.PhoneUtils;
+import android.content.DialogInterface;
+import android.app.AlertDialog;
+import android.telecom.PhoneAccount;
+import android.telecom.TelecomManager;
+
 /**
  * Fixed Dialing Number (FDN) List UI for the Phone app. FDN is a feature of the service provider
  * that allows a user to specify a limited set of phone numbers that the SIM can dial.
@@ -49,7 +56,6 @@
 
     private static final Uri FDN_CONTENT_URI = Uri.parse("content://icc/fdn");
     private static final String FDN_CONTENT_PATH_WITH_SUB_ID = "content://icc/fdn/subId/";
-
     private SubscriptionInfoHelper mSubscriptionInfoHelper;
 
     @Override
@@ -139,9 +145,55 @@
     @Override
     public void onListItemClick(ListView l, View v, int position, long id) {
         // TODO: is this what we really want?
-        editSelected(position);
+        //editSelected(position);
+        showItemDialog(position);
+
     }
 
+    private void showItemDialog(int positon) {
+        String name = "";
+        if (mCursor.moveToPosition(positon)) {
+            name = mCursor.getString(NAME_COLUMN);
+        }
+
+        final String[] items = new String []{getResources().getString(R.string.fdn_list_dialog_call),
+                                            getResources().getString(R.string.fdn_list_dialog_edit)};
+        AlertDialog dialog = new AlertDialog.Builder(this).setTitle(name)
+            .setItems(items, new DialogInterface.OnClickListener() {
+
+                @Override
+                public void onClick(DialogInterface dialog, int which) {
+                    switch(which) {
+                        case 0:
+                            callTheItem(positon);
+                            break;
+                        case 1:
+                            editSelected(positon);
+                            break;
+                    }
+                }
+            }).create();
+        dialog.show();
+    }
+
+    private void callTheItem (int position) {
+        if (mCursor.moveToPosition(position)) {
+
+            String number = mCursor.getString(NUMBER_COLUMN);
+
+            PhoneAccountHandle phoneAccountHandle = PhoneUtils.makePstnPhoneAccountHandle(mSubscriptionInfoHelper.getPhone());
+            Uri uri = Uri.fromParts(PhoneAccount.SCHEME_SIP, number, null);
+            final Intent intent = new Intent(Intent.ACTION_CALL, uri);
+
+            final Bundle b = new Bundle();
+            b.putInt("com.android.dialer.EXTRA_CALL_INITIATION_TYPE", 2);
+            intent.putExtra(TelecomManager.EXTRA_OUTGOING_CALL_EXTRAS, b);
+            intent.putExtra(TelecomManager.EXTRA_PHONE_ACCOUNT_HANDLE, phoneAccountHandle);
+            startActivity(intent);
+        }
+
+    }
+
     private void addContact() {
         //If there is no INTENT_EXTRA_NAME provided, EditFdnContactScreen treats it as an "add".
         Intent intent = mSubscriptionInfoHelper.getIntent(EditFdnContactScreen.class);
Index: external/icu/icu4c/source/stubdata/icudt56l.dat
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: kernel-4.4/drivers/usb/gadget/android.c
===================================================================
--- kernel-4.4/drivers/usb/gadget/android.c	(revision 12506)
+++ kernel-4.4/drivers/usb/gadget/android.c	(revision 12507)
@@ -2550,8 +2550,8 @@
 	device_desc.iProduct = id;
 
 	/* Default strings - should be updated by userspace */
-	strncpy(manufacturer_string, "ALCATEL A3A PLUS", sizeof(manufacturer_string)-1);
-	strncpy(product_string, "ALCATEL A3A PLUS", sizeof(product_string) - 1);
+	strncpy(manufacturer_string, "Alcatel 3X", sizeof(manufacturer_string)-1);
+	strncpy(product_string, "Alcatel 3X", sizeof(product_string) - 1);
 	strncpy(serial_string, "0123456789ABCDEF", sizeof(serial_string) - 1);
 
 	id = usb_string_id(cdev);
Index: kernel-4.4/arch/arm64/configs/aus6739_66_n1_defconfig
===================================================================
--- kernel-4.4/arch/arm64/configs/aus6739_66_n1_defconfig	(revision 12506)
+++ kernel-4.4/arch/arm64/configs/aus6739_66_n1_defconfig	(revision 12507)
@@ -200,9 +200,9 @@
 CONFIG_MTK_FLASHLIGHT=y
 CONFIG_MTK_FLASHLIGHT_OCP8137=y
 CONFIG_MTK_FLASHLIGHT_DUMMY_GPIO=y
-# CONFIG_MTK_FLASHLIGHT_PT is not set
-# CONFIG_MTK_FLASHLIGHT_PT_STRICT is not set
-# CONFIG_MTK_FLASHLIGHT_DLPT is not set
+#CONFIG_MTK_FLASHLIGHT_PT=y
+#CONFIG_MTK_FLASHLIGHT_PT_STRICT=y
+#CONFIG_MTK_FLASHLIGHT_DLPT=y
 CONFIG_MTK_GPU_SUPPORT=y
 CONFIG_MTK_GPU_VERSION="rgx auckland 1.8ED"
 CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT=y
@@ -240,10 +240,9 @@
 CONFIG_MTK_MMC3630X=y
 # CONFIG_MTK_HALL_SUPPORT is not set
 CONFIG_MTK_BTIF=y
-CONFIG_MTK_MD1_SUPPORT=12
-CONFIG_MTK_MD3_SUPPORT=2
-CONFIG_MTK_C2K_LTE_MODE=2
-CONFIG_MTK_IRAT_SUPPORT=y
+CONFIG_MTK_MD1_SUPPORT=10
+CONFIG_MTK_MD3_SUPPORT=0
+CONFIG_MTK_C2K_LTE_MODE=0
 CONFIG_MTK_COMBO=y
 CONFIG_MTK_COMBO_CHIP_CONSYS_6739=y
 CONFIG_MTK_COMBO_BT=y
@@ -535,10 +534,10 @@
 CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
 CONFIG_LIBCRC32C=y
 CONFIG_MTK_CDFINGER=y
-CONFIG_DTV_FC8180=y
+# CONFIG_DTV_FC8180 is not set
 CONFIG_MTK_EMMC_SUPPORT_OTP=y
 CONFIG_MTK_WAPI_SUPPORT=y
-
 CONFIG_MICROTRUST_TEE_SUPPORT=y
+CONFIG_MTK_TEE_SUPPORT=y
 CONFIG_MTK_ROUND_CORNER_SUPPORT=y
 CONFIG_MTK_SECURITY_SW_SUPPORT=y
\ No newline at end of file
Index: kernel-4.4/arch/arm64/configs/aus6739_66_n1_debug_defconfig
===================================================================
--- kernel-4.4/arch/arm64/configs/aus6739_66_n1_debug_defconfig	(revision 12506)
+++ kernel-4.4/arch/arm64/configs/aus6739_66_n1_debug_defconfig	(revision 12507)
@@ -205,9 +205,9 @@
 CONFIG_MTK_FLASHLIGHT=y
 CONFIG_MTK_FLASHLIGHT_OCP8137=y
 CONFIG_MTK_FLASHLIGHT_DUMMY_GPIO=y
-# CONFIG_MTK_FLASHLIGHT_PT is not set
-# CONFIG_MTK_FLASHLIGHT_PT_STRICT is not set
-# CONFIG_MTK_FLASHLIGHT_DLPT is not set
+#CONFIG_MTK_FLASHLIGHT_PT=y
+#CONFIG_MTK_FLASHLIGHT_PT_STRICT=y
+#CONFIG_MTK_FLASHLIGHT_DLPT=y
 CONFIG_MTK_GPU_SUPPORT=y
 CONFIG_MTK_GPU_VERSION="rgx auckland 1.8ED"
 CONFIG_MTK_GPU_COMMON_DVFS_SUPPORT=y
@@ -245,10 +245,9 @@
 CONFIG_MTK_MMC3630X=y
 # CONFIG_MTK_HALL_SUPPORT is not set
 CONFIG_MTK_BTIF=y
-CONFIG_MTK_MD1_SUPPORT=12
-CONFIG_MTK_MD3_SUPPORT=2
-CONFIG_MTK_C2K_LTE_MODE=2
-CONFIG_MTK_IRAT_SUPPORT=y
+CONFIG_MTK_MD1_SUPPORT=10
+CONFIG_MTK_MD3_SUPPORT=0
+CONFIG_MTK_C2K_LTE_MODE=0
 CONFIG_MTK_COMBO=y
 CONFIG_MTK_COMBO_CHIP_CONSYS_6739=y
 CONFIG_MTK_COMBO_BT=y
@@ -556,10 +555,10 @@
 CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
 CONFIG_LIBCRC32C=y
 CONFIG_MTK_CDFINGER=y
-CONFIG_DTV_FC8180=y
+# CONFIG_DTV_FC8180 is not set
 CONFIG_MTK_EMMC_SUPPORT_OTP=y
 CONFIG_MTK_WAPI_SUPPORT=y
-
 CONFIG_MICROTRUST_TEE_SUPPORT=y
+CONFIG_MTK_TEE_SUPPORT=y
 CONFIG_MTK_ROUND_CORNER_SUPPORT=y
 CONFIG_MTK_SECURITY_SW_SUPPORT=y
\ No newline at end of file
Index: vendor/branch/5058A_Etecsa_Cuba/branchsetup.sh
===================================================================
--- vendor/branch/5058A_Etecsa_Cuba/branchsetup.sh	(revision 0)
+++ vendor/branch/5058A_Etecsa_Cuba/branchsetup.sh	(revision 12507)
@@ -0,0 +1 @@
+echo $1. 5058A_Etecsa_Cuba

Property changes on: vendor/branch/5058A_Etecsa_Cuba/branchsetup.sh
___________________________________________________________________
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: vendor/customer/custom.mk
===================================================================
--- vendor/customer/custom.mk	(revision 12506)
+++ vendor/customer/custom.mk	(revision 12507)
@@ -1,6 +1,7 @@
 # Add Custom Apps and Services
 PRODUCT_PACKAGES += ActivateLATAM \
                     Apps \
+                    AppsOverlay \
                     BrowserTcl \
                     BrowserOverlay \
                     CompassTcl \
@@ -15,7 +16,7 @@
                     Officesuit \
                     SuperCleaner \
                     SetupWizardTcl \
-                    SimpleLauncher \
+					SimpleLauncher \
                     SingleLogin \
                     UserCare \
                     UserCareOverlay \
@@ -25,6 +26,7 @@
                     JoyLauncher \
                     Gallery_Global \
                     ThemeCenter \
+                    ThemeCenterOverlay \
                     CameraTcl \
                     CameraOverlay \
                     EnjoyNowOverlay \
@@ -37,7 +39,7 @@
                     MotocrossTrialExtreme \
                     PuzzlePets \
                     ModernCombat4 \
-                    Gboard
+                    Toolkit
 
 # Overrides
 PRODUCT_PROPERTY_OVERRIDES +=
Index: vendor/mediatek/proprietary/packages/apps/Mms/res/values/config.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/res/values/config.xml	(revision 12506)
+++ vendor/mediatek/proprietary/packages/apps/Mms/res/values/config.xml	(revision 12507)
@@ -14,8 +14,8 @@
     xmlns:xliff="urn:oasis:names:tc:xliff:document:1.2">
     <bool name="isTablet">false</bool>
     <bool name="isWVGAScreen">false</bool>
-	<bool name="def_mms_cb_popup_and_toneAlert_vibrate_for_919_921_chile">false</bool>
-	<bool name="config_cellBroadcastAppLinks_cmas">false</bool>
+	<bool name="def_mms_cb_popup_and_toneAlert_vibrate_for_919_921_chile">true</bool>
+	<bool name="config_cellBroadcastAppLinks_cmas">true</bool>
 	<bool name="def_cb_russia_req">false</bool>
 	<bool name="def_cb_alwe_req">false</bool>
 </resources>
Index: vendor/mediatek/proprietary/packages/apps/ELabelOverlay/res/values/isdm_ElabelRes_defaults.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/ELabelOverlay/res/values/isdm_ElabelRes_defaults.xml	(revision 12506)
+++ vendor/mediatek/proprietary/packages/apps/ELabelOverlay/res/values/isdm_ElabelRes_defaults.xml	(revision 12507)
@@ -23,7 +23,7 @@
 TIME: 07:48:22 (G7T)
 -->
 <resources>
-    <string name="def_jrdelabel_ift">"IFT:TBD"</string>
+    <string name="def_jrdelabel_ift">"IFT:RTIAL5018-0189"</string>
     <string name="def_jrdelabel_ifetel">"México"</string>
     <string name="def_jrdelabel_manufacturer_name">"TCL Communication Ltd."</string>
     <string name="def_jrdelabel_bluetooth_qdid_lable">"Bluetooth Declaration ID D038401"</string>
@@ -30,6 +30,11 @@
     <string name="def_jrdelabel_sarfcc_headvalue">"0.41"</string>
     <string name="def_jrdelabel_sarfcc_bodyvalue">"0.90"</string>
     <string name="def_jrdelabel_sarfcc_distancevalue">"10"</string>
-    <string name="feature_jrdelabel_celogo_index">"2"</string>
+    <bool name="feature_jrdelabel_ce_on">false</bool>
+    <bool name="feature_jrdelabel_sarfcc_on">true</bool>
+    <string name="def_jrdelabel_fcc">"FCC ID:2ACCJB099"</string>
+    <bool name="feature_jrdelabel_eac_on">false</bool>
+    <bool name="def_jrdelabel_use_new_sar_description">true</bool>
+    <string name="def_jrdelabel_ecc_web_site_3s">"www.alcatel-mobile.com"</string>
     <string name="def_jrdelabel_manufacturer_address">"5/F, Building 22E, 22 Science Park East Avenue, Hong Kong Science Park, Shatin, NT, Hong Kong"</string>
 </resources>
Index: vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/MMITestDevice.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/MMITestDevice.java	(revision 12506)
+++ vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/MMITestDevice.java	(revision 12507)
@@ -73,6 +73,7 @@
  import com.android.mmi.dtv.Dtv;
  import com.android.mmi.batterylevel.BatteryLevel;
  import com.android.mmi.frontcameraflasher.FrontCameraFlasher;
+ import com.android.mmi.efuse.Efuse;
 	
 
 
@@ -138,6 +139,7 @@
   	public static final int TESTITEM_DTV = 40;
 	public static final int TESTITEM_BATTERY_LEVERl = 41;
 	public static final int TESTITEM_CAMERA_SUBMAIN = 42;
+	public static final int TESTITEM_EFUSE = 43;
 
 	private static int currentTestMode = 0;
 	public static int currenttestitem = TESTITEM_TRACABILITY;
@@ -191,8 +193,9 @@
   			TESTITEM_CALLING,
 			TESTITEM_FACTORY_RESET,
 			TESTITEM_BATTERY_LEVERl,
+			TESTITEM_EFUSE
   		//	TESTITEM_HALL,
-			TESTITEM_NFC
+  		//	TESTITEM_NFC,
   		//	TESTITEM_TPRAWDATA,
 		
 //			TESTITEM_TATOL 
@@ -236,10 +239,11 @@
 		TESTITEM_WIFI, 
 		TESTITEM_GPS, 
 		TESTITEM_FINGER,
-  		TESTITEM_CALLING,
+//		TESTITEM_EFUSE
+ // 	TESTITEM_CALLING,
  // 	TESTITEM_GYRO
  // 	TESTITEM_HALL,
-  		TESTITEM_NFC,
+ // 	TESTITEM_NFC,
  // 	TESTITEM_TPRAWDATA,
 //		TESTITEM_FACTORY_RESET,
 //		TESTITEM_TATOL 
@@ -293,6 +297,7 @@
 			if (hasFailItem) {
 				goToAutoTestResultView();
 			}else{
+				Tracability.setMMITestResult((byte)1);
 				startAutoTest();
 			}
 			break;
@@ -352,11 +357,15 @@
 			}
 			if (currenttestitem == autotestitem.length) {
 				saveTestReport();
-				if (!allTestSeccuss) {
+				getTestReport();
+				if (hasFailItem) {
 					goToAutoTestResultView();
 					Tracability.setMMITestResult((byte)0);
 				}else{
 					Tracability.setMMITestResult((byte)1);
+					Intent i =new Intent();
+					i.setClass(this, AutoTestFinish.class);
+					startActivity(i);
 				}
 			} else {
 				TestSelectedItem(autotestitem[currenttestitem]);
@@ -532,6 +541,9 @@
 		case TESTITEM_BATTERY_LEVERl:
   			str = getString(R.string.battery_level_name);
   			break;	
+		case TESTITEM_EFUSE:
+			str = getString(R.string.efuse_name);
+  			break;	
 		}
 		
 		return str;
@@ -674,48 +686,52 @@
 			break;
   		case TESTITEM_CALLING:
   			intent.setClass(this, Call.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_CALLING);
   			break;
   		case TESTITEM_GYRO:
   			intent.setClass(this, Gyro.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_GYRO);
   			break;	
   		case TESTITEM_HALL:
   			intent.setClass(this, Hall.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_HALL);
   			break;		
   		case TESTITEM_NFC:
   			intent.setClass(this, Nfc.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_NFC);
   			break;	
   		case TESTITEM_FINGER:
   			intent.setClass(this, Fingerprint.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_FINGER);
   			break;
   		case TESTITEM_FRONTCAMERAFLASHER:
   			intent.setClass(this, FrontCameraFlasher.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_FRONTCAMERAFLASHER);
   			break;			
   		case TESTITEM_COMPASS:
   			intent.setClass(this, Compass.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_COMPASS);
   			break;			
   		case TESTITEM_TPRAWDATA:
   			intent.setClass(this, TpRawData.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_TPRAWDATA);
   			break;			
   		case TESTITEM_TPLOCK:
   			intent.setClass(this, TpLock.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_TPLOCK);
   			break;		
   		case TESTITEM_DTV:
   			intent.setClass(this, Dtv.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_DTV);
   			break;				
  		case TESTITEM_BATTERY_LEVERl:
   			intent.setClass(this, BatteryLevel.class);
-  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
+  			startActivityForResult(intent, TESTITEM_BATTERY_LEVERl);
   			break;			
+		case TESTITEM_EFUSE:
+			intent.setClass(this, Efuse.class);
+			startActivityForResult(intent, TESTITEM_EFUSE);
+			break;	
 		}
 	}
 
Index: vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/simcard/SimCard.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/simcard/SimCard.java	(revision 12506)
+++ vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/simcard/SimCard.java	(revision 12507)
@@ -52,8 +52,7 @@
 		bt_base_right.getBackground().setAlpha(100);
 		bt_base_left.getBackground().setAlpha(100);
 
-		if (//FeatureOption.MTK_GEMINI_SUPPORT == 
-				true) {
+		if (FeatureOption.MTK_GEMINI_SUPPORT == true) {
 			try {
 				Sim1Exist = (mTelephonyManager
 						.getSimState(PhoneConstants.SIM_ID_1) != TelephonyManager.SIM_STATE_ABSENT);
Index: vendor/mediatek/proprietary/packages/apps/BrowserOverlay/res/values/isdm_BrowserRes_defaults.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/BrowserOverlay/res/values/isdm_BrowserRes_defaults.xml	(revision 12506)
+++ vendor/mediatek/proprietary/packages/apps/BrowserOverlay/res/values/isdm_BrowserRes_defaults.xml	(revision 12507)
@@ -25,7 +25,9 @@
 <resources>
     <string name="def_browser_homepage_base">"http://www.alcatel-mobile.com"</string>
     <string name="def_browser_bookmark1_name">"Alcatel Portal"</string>
-    <string name="def_browser_bookmark1_url">"http://3g.my-alcatel.com"</string>
+    <string name="def_browser_bookmark1_url">"http://portal.fly2tech.com/#/ O76"</string>
     <string name="def_uaProfUrl_forBrowser">"http://www-ccpp.tcl-ta.com/files/5058a.xml"</string>
     <bool name="def_browser_ua_appVersion_on">false</bool>
+    <string name="def_ua_language_is_customized">"1"</string>
+    <string name="def_browser_bookmark2_value">"0"</string>
 </resources>
Index: vendor/mediatek/proprietary/packages/apps/EngineerMode/src/com/mediatek/engineermode/PrefsFragment.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/EngineerMode/src/com/mediatek/engineermode/PrefsFragment.java	(revision 12506)
+++ vendor/mediatek/proprietary/packages/apps/EngineerMode/src/com/mediatek/engineermode/PrefsFragment.java	(revision 12507)
@@ -156,7 +156,7 @@
         if ( !( ChipSupport.isFeatureSupported(ChipSupport.MTK_USERLOAD_SUPPORT)
                 || FeatureSupport.isEngLoad() || FeatureSupport.isUserDebugLoad() ) ) {
                 Log.d("@M_" + TAG,"it is customer user load!");
-                removePreference(screen, "atci");
+            //    removePreference(screen, "atci");
                 removePreference(screen, "bip");
                 removePreference(screen, "voice_settings");
                 removePreference(screen, "md_log_filter");
Index: vendor/mediatek/proprietary/frameworks/base/packages/FwkPlugin/src/com/mediatek/op/telephony/GsmDCTExt.java
===================================================================
--- vendor/mediatek/proprietary/frameworks/base/packages/FwkPlugin/src/com/mediatek/op/telephony/GsmDCTExt.java	(revision 12506)
+++ vendor/mediatek/proprietary/frameworks/base/packages/FwkPlugin/src/com/mediatek/op/telephony/GsmDCTExt.java	(revision 12507)
@@ -76,7 +76,7 @@
 
     public boolean isFdnEnableSupport() {
         // Default is return false, set to true if needed
-        return false;
+        return true;
     }
 
     /** IPV6RA feature. */
Index: vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/custom_MemoryDevice.h
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/custom_MemoryDevice.h	(revision 12506)
+++ vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/custom_MemoryDevice.h	(revision 12507)
@@ -105,9 +105,9 @@
 #define BOARD_ID                MT6739_EVB
 
 //#define CS_PART_NUMBER[0]       H9CCNNNBJTMLAR_1GB
-//#define CS_PART_NUMBER[0]        KMQE60013M_B318
-#define CS_PART_NUMBER[0]        MT29TZZZ7D7DKLAH_107
-#define CS_PART_NUMBER[1]        KMGX6001BM_B514
-#define CS_PART_NUMBER[2]        H9TQ26ADFTBCUR
+#define CS_PART_NUMBER[0]        KMQE60013M_B318
+#define CS_PART_NUMBER[1]        TYE0HH221668RA
+#define CS_PART_NUMBER[2]        H9TQ17ABJTCCUR
+//#define CS_PART_NUMBER[0]        MT29TZZZ7D7DKLAH_107
 
 #endif /* __CUSTOM_MEMORYDEVICE__ */
Index: vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/cust_usb.h
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/cust_usb.h	(revision 12506)
+++ vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/cust_usb.h	(revision 12507)
@@ -41,8 +41,8 @@
 /*=======================================================================*/
 /* USB Control                                                           */	
 /*=======================================================================*/
-#define USBD_MANUFACTURER               "MediaTek"
-#define USBD_PRODUCT_NAME               "MT65xx Preloader"
+#define USBD_MANUFACTURER               "Alcatel 3X"
+#define USBD_PRODUCT_NAME               "Alcatel 3X"
 #define USBD_VENDORID                   (0x0E8D)
 #define USBD_PRODUCTID                  (0x2000)
 
Index: vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/aus6739_66_n1.mk
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/aus6739_66_n1.mk	(revision 12506)
+++ vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/aus6739_66_n1.mk	(revision 12507)
@@ -28,4 +28,4 @@
 MTK_GOOGLE_TRUSTY_SUPPORT = no
 CUSTOM_CONFIG_MAX_DRAM_SIZE=0x80000000
 MTK_TEST_TMODE = no
-export MTK_PLATFORM MTK_MT6333_SUPPORT MTK_FAN5405_SUPPORT MTK_EMMC_SUPPORT MTK_8193_SUPPORT MTK_SECURITY_SW_SUPPORT MTK_SEC_CHIP_SUPPORT MTK_SEC_USBDL MTK_SEC_BOOT MTK_SEC_MODEM_AUTH MTK_SEC_SECRO_AC_SUPPORT CUSTOM_SEC_AUTH_SUPPORT MTK_KERNEL_POWER_OFF_CHARGING MTK_EMMC_SUPPORT_OTP MTK_COMBO_NAND_SUPPORT MTK_DISABLE_POWER_ON_OFF_VOLTAGE_LIMITATION MTK_BQ24160_SUPPORT MTK_SEC_VIDEO_PATH_SUPPORT MTK_FACTORY_LOCK_SUPPORT MTK_TINYSYS_SSPM_SUPPORT MTK_TEE_SUPPORT TRUSTONIC_TEE_SUPPORT MICROTRUST_TEE_SUPPORT MTK_GOOGLE_TRUSTY_SUPPORT MTK_TEST_TMODE
+export MTK_PLATFORM MTK_MT6333_SUPPORT MTK_FAN5405_SUPPORT MTK_EMMC_SUPPORT MTK_8193_SUPPORT MTK_SECURITY_SW_SUPPORT MTK_SEC_CHIP_SUPPORT MTK_SEC_USBDL MTK_SEC_BOOT MTK_SEC_MODEM_AUTH MTK_SEC_SECRO_AC_SUPPORT CUSTOM_SEC_AUTH_SUPPORT MTK_KERNEL_POWER_OFF_CHARGING MTK_EMMC_SUPPORT_OTP MTK_COMBO_NAND_SUPPORT MTK_DISABLE_POWER_ON_OFF_VOLTAGE_LIMITATION MTK_BQ24160_SUPPORT MTK_SEC_VIDEO_PATH_SUPPORT MTK_FACTORY_LOCK_SUPPORT MTK_TINYSYS_SSPM_SUPPORT MTK_TEE_SUPPORT TRUSTONIC_TEE_SUPPORT MICROTRUST_TEE_SUPPORT MTK_GOOGLE_TRUSTY_SUPPORT MTK_TEST_TMODE
\ No newline at end of file
Index: vendor/mediatek/proprietary/bootable/bootloader/lk/project/aus6739_66_n1.mk
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/lk/project/aus6739_66_n1.mk	(revision 12506)
+++ vendor/mediatek/proprietary/bootable/bootloader/lk/project/aus6739_66_n1.mk	(revision 12507)
@@ -37,7 +37,8 @@
 MTK_TINYSYS_SSPM_SUPPORT = no
 #DEFINES += NO_POWER_OFF=y
 #DEFINES += FPGA_BOOT_FROM_LK=y
-MTK_PROTOCOL1_RAT_CONFIG=C/Lf/Lt/W/T/G
+MTK_PROTOCOL1_RAT_CONFIG = Lf/Lt/W/T/G
 MTK_GOOGLE_TRUSTY_SUPPORT = no
 MCUPM_FW_USE_PARTITION = yes
-DEFINES += MTK_ROUND_CORNER_SUPPORT
\ No newline at end of file
+DEFINES += MTK_ROUND_CORNER_SUPPORT
+MTK_EFUSE_WRITER_SUPPORT=yes
Index: vendor/mediatek/proprietary/bootable/bootloader/lk/target/aus6739_66_n1/include/target/cust_usb.h
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/lk/target/aus6739_66_n1/include/target/cust_usb.h	(revision 12506)
+++ vendor/mediatek/proprietary/bootable/bootloader/lk/target/aus6739_66_n1/include/target/cust_usb.h	(revision 12507)
@@ -6,9 +6,9 @@
 #define USB_VENDORID		(0x0BB4)
 #define USB_PRODUCTID		(0x0C01)
 #define USB_VERSIONID		(0x0100)
-#define USB_MANUFACTURER	"MediaTek"
-#define USB_PRODUCT_NAME	"Android"
-#define FASTBOOT_DEVNAME	"mt6752_device"
+#define USB_MANUFACTURER	"Alcatel 3X"
+#define USB_PRODUCT_NAME	"Alcatel 3X"
+#define FASTBOOT_DEVNAME	"Alcatel 3X"
 #define SN_BUF_LEN		19
 
 #endif /* __CUST_USB_H__ */
