// Seed: 3470654315
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input wire id_7
);
  always @(posedge id_0) id_3 = id_5 - 1;
  assign module_1.type_4 = 0;
endmodule
module module_0 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    output supply0 id_4,
    output uwire id_5,
    output wand module_1,
    output supply0 id_7,
    output wor id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11
);
  wire id_13;
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_8,
      id_4,
      id_1,
      id_11,
      id_4,
      id_9
  );
endmodule
