Info: Starting: Create testbench Platform Designer system
Info: D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII.ipx
Info: qsys-generate D:\intelFPGA\18.1\Lab2\Lab2\Top\niosII.qsys --testbench=SIMPLE --output-directory=D:\intelFPGA\18.1\Lab2\Lab2\Top --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Top/niosII.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module mem
Progress: Adding sem [semafor 1.0]
Progress: Parameterizing module sem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index K:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: K:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index K:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: K:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\intelFPGA\18.1\Lab2\Lab2\Top\niosII\testbench\niosII.ipx
Progress: Loading Top/niosII.qsys
Progress: Loading Top/sem_hw.tcl
Info: D:/intelFPGA/18.1/Lab2/Lab2/Top/* matched 20 files in 0,03 seconds
Info: D:/intelFPGA/18.1/Lab2/Lab2/Top/ip/**/* matched 0 files in 0,00 seconds
Info: D:/intelFPGA/18.1/Lab2/Lab2/Top/*/* matched 355 files in 0,01 seconds
Info: D:\intelFPGA\18.1\Lab2\Lab2\Top\niosII\testbench\niosII.ipx described 0 plugins, 3 paths, in 0,04 seconds
Progress: Loading testbench/niosII_tb.qsys
Info: D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/* matched 12 files in 0,04 seconds
Info: D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/*/* matched 9 files in 0,00 seconds
Info: C:/Users/123/.altera.quartus/ip/18.1/**/* matched 0 files in 0,00 seconds
Info: K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index K:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: K:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0,11 seconds
Info: K:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0,11 seconds
Info: K:/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index K:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: K:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,02 seconds
Info: K:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0,03 seconds
Info: Reading index K:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: K:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,01 seconds
Info: K:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0,01 seconds
Info: K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: K:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,20 seconds
Info: K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,20 seconds
Progress: 
Progress: (2274) searching c:\intelfpga\18.1\probnik\oqpsk_mod (Quartus IP Search Path)
Info: C:/intelfpga/18.1/probnik/oqpsk_mod matched 1 files in 0,00 seconds
Progress: 
Progress: (2274) searching c:\intelfpga_lite\16.1\clk (Quartus IP Search Path)
Info: C:/intelfpga_lite/16.1/clk matched 1 files in 0,00 seconds
Progress: 
Progress: 
Progress: 
Progress: 
Progress: 
Info: Running script K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: niosII
Info: TB_Gen: System design is: niosII
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_assignment clk testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_assignment clk testbench.partner.map.clk_in_reset
Info: get_interface_property sem_export EXPORT_OF
Info: get_instance_property sem CLASS_NAME
Info: get_instance_assignment sem testbench.partner.map.sem
Info: send_message Info TB_Gen: Creating testbench system : niosII_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : niosII_tb with clock and reset BFMs
Info: create_system niosII_tb
Info: add_instance niosII_inst niosII 
Info: set_use_testbench_naming_pattern true niosII
Info: get_instance_interfaces niosII_inst
Info: get_instance_interface_property niosII_inst clk CLASS_NAME
Info: get_instance_interface_property niosII_inst reset CLASS_NAME
Info: get_instance_interface_property niosII_inst sem_export CLASS_NAME
Info: get_instance_interface_property niosII_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property niosII_inst clk CLASS_NAME
Info: add_instance niosII_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property niosII_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value niosII_inst clk clockRate
Info: set_instance_parameter_value niosII_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value niosII_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property niosII_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property niosII_inst clk CLASS_NAME
Info: get_instance_interfaces niosII_inst_clk_bfm
Info: get_instance_interface_property niosII_inst_clk_bfm clk CLASS_NAME
Info: add_connection niosII_inst_clk_bfm.clk niosII_inst.clk
Info: get_instance_interface_property niosII_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property niosII_inst reset CLASS_NAME
Info: add_instance niosII_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property niosII_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports niosII_inst reset
Info: get_instance_interface_port_property niosII_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property niosII_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value niosII_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value niosII_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property niosII_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces niosII_inst_reset_bfm
Info: get_instance_interface_property niosII_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property niosII_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property niosII_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value niosII_inst reset associatedClock
Info: get_instance_interfaces niosII_inst_clk_bfm
Info: get_instance_interface_property niosII_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: niosII_inst_reset_bfm is not associated to any clock; connecting niosII_inst_reset_bfm to 'niosII_inst_clk_bfm.clk'
Warning: TB_Gen: niosII_inst_reset_bfm is not associated to any clock; connecting niosII_inst_reset_bfm to 'niosII_inst_clk_bfm.clk'
Info: add_connection niosII_inst_clk_bfm.clk niosII_inst_reset_bfm.clk
Info: get_instance_interface_property niosII_inst reset CLASS_NAME
Info: get_instance_interfaces niosII_inst_reset_bfm
Info: get_instance_interface_property niosII_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property niosII_inst_reset_bfm reset CLASS_NAME
Info: add_connection niosII_inst_reset_bfm.reset niosII_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: niosII_tb.qsys
Info: TB_Gen: Saving testbench system: niosII_tb.qsys
Info: save_system niosII_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb.qsys
Info: Done
Info: qsys-generate D:\intelFPGA\18.1\Lab2\Lab2\Top\niosII.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=D:\intelFPGA\18.1\Lab2\Lab2\Top\niosII\testbench\niosII_tb\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/niosII_tb.qsys
Progress: Reading input file
Progress: Adding niosII_inst [niosII 1.0]
Progress: Parameterizing module niosII_inst
Progress: Adding niosII_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module niosII_inst_clk_bfm
Progress: Adding niosII_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module niosII_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_tb.niosII_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosII_tb.niosII_inst_clk_bfm: Elaborate: altera_clock_source
Info: niosII_tb.niosII_inst_clk_bfm:            $Revision: #1 $
Info: niosII_tb.niosII_inst_clk_bfm:            $Date: 2018/07/18 $
Info: niosII_tb.niosII_inst_reset_bfm: Elaborate: altera_reset_source
Info: niosII_tb.niosII_inst_reset_bfm:            $Revision: #1 $
Info: niosII_tb.niosII_inst_reset_bfm:            $Date: 2018/07/18 $
Info: niosII_tb.niosII_inst_reset_bfm: Reset is negatively asserted.
Warning: niosII_tb.niosII_inst: niosII_inst.sem_export must be exported, or connected to a matching conduit.
Info: niosII_tb: Generating niosII_tb "niosII_tb" for SIM_VERILOG
Info: niosII_inst: "niosII_tb" instantiated niosII "niosII_inst"
Info: niosII_inst_clk_bfm: "niosII_tb" instantiated altera_avalon_clock_source "niosII_inst_clk_bfm"
Info: niosII_inst_reset_bfm: "niosII_tb" instantiated altera_avalon_reset_source "niosII_inst_reset_bfm"
Info: Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/verbosity_pkg.sv
Info: cpu: "niosII_inst" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'niosII_jtag_uart'
Info: jtag_uart:   Generation command is [exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0111_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0111_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0111_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'niosII_jtag_uart'
Info: jtag_uart: "niosII_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mem: Starting RTL generation for module 'niosII_mem'
Info: mem:   Generation command is [exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_mem --dir=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0112_mem_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0112_mem_gen//niosII_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0112_mem_gen/  ]
Info: mem: Done RTL generation for module 'niosII_mem'
Info: mem: "niosII_inst" instantiated altera_avalon_onchip_memory2 "mem"
Info: sem: "niosII_inst" instantiated semafor "sem"
Info: sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0114_sys_clk_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0114_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0114_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer'
Info: sys_clk_timer: "niosII_inst" instantiated altera_avalon_timer "sys_clk_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosII_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosII_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosII_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosII_cpu_cpu'
Info: cpu:   Generation command is [exec K:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0117_cpu_gen/ --quartus_bindir=K:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0117_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0117_cpu_gen/  ]
Info: cpu: # 2022.01.03 21:30:45 (*) Starting Nios II generation
Info: cpu: # 2022.01.03 21:30:45 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.03 21:30:46 (*)   Couldn't query license setup in Quartus directory K:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.01.03 21:30:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.01.03 21:30:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.01.03 21:30:46 (*)   Plaintext license not found.
Info: cpu: # 2022.01.03 21:30:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.01.03 21:30:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.03 21:30:46 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.03 21:30:47 (*)   Creating 'C:/Users/123/AppData/Local/Temp/alt8995_3469601134181037505.dir/0117_cpu_gen//niosII_cpu_cpu_nios2_waves.do'
Info: cpu: # 2022.01.03 21:30:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.03 21:30:47 (*)   Creating plain-text RTL
Info: cpu: # 2022.01.03 21:30:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosII_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosII_tb: Done "niosII_tb" with 32 modules, 54 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=D:\intelFPGA\18.1\Lab2\Lab2\Top\niosII_tb.spd --output-directory=D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\intelFPGA\18.1\Lab2\Lab2\Top\niosII_tb.spd --output-directory=D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
