simulate.sh - RecoNIC simulation with RoCEv2 packets
INFO: Start xsim simulation
current director: /home/gexl/Desktop/test2/RecoNIC/sim/scripts
INFO: testcase data path: /home/gexl/Desktop/test2/RecoNIC/sim/testcases/write_2rdma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_read_verify.sv" into library reco
INFO: [VRFC 10-311] analyzing module axi_read_verify
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_stimulus.sv" into library reco
INFO: [VRFC 10-311] analyzing module axil_reg_stimulus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv" into library reco
INFO: [VRFC 10-311] analyzing module axil_reg_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_3to1_crossbar_wrapper.sv" into library reco
INFO: [VRFC 10-311] analyzing module axil_3to1_crossbar_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/init_mem.sv" into library reco
INFO: [VRFC 10-311] analyzing module init_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rdma_rn_wrapper.sv" into library reco
INFO: [VRFC 10-311] analyzing module rdma_rn_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_pkg.sv" into library reco
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_generator.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_driver.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_checker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_top.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_top
INFO: [VRFC 10-2458] undeclared symbol axi_qdma_mm_awqos, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_top.sv:1045]
INFO: [VRFC 10-2458] undeclared symbol axi_qdma_mm_arqos, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_top.sv:1079]
INFO: [VRFC 10-2458] undeclared symbol golden_data_loaded, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_top.sv:1845]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/cl_tb_top.sv" into library reco
INFO: [VRFC 10-311] analyzing module cl_tb_top
INFO: [VRFC 10-2458] undeclared symbol finish_config_ctl_cmd, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/cl_tb_top.sv:229]
INFO: [VRFC 10-2458] undeclared symbol start_axi_veri_dev_read, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/cl_tb_top.sv:717]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_2rdma_top
INFO: [VRFC 10-2458] undeclared symbol axi_from_sys_to_dev_crossbar_awregion, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2038]
INFO: [VRFC 10-2458] undeclared symbol axi_from_sys_to_dev_crossbar_arregion, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2059]
INFO: [VRFC 10-2458] undeclared symbol axi_qdma_mm_awqos, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2690]
INFO: [VRFC 10-2458] undeclared symbol axi_qdma_mm_arqos, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2691]
INFO: [VRFC 10-2458] undeclared symbol golden_data_loaded, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2880]
INFO: [VRFC 10-2458] undeclared symbol s_rx_pkt_hndler_o_rq_db_rdy, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:3025]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_3to1_interconnect_to_dev_mem.sv" into library reco
INFO: [VRFC 10-311] analyzing module axi_3to1_interconnect_to_dev_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv" into library reco
INFO: [VRFC 10-311] analyzing module axi_5to2_interconnect_to_sys_mem
INFO: [VRFC 10-2458] undeclared symbol m_axi_awregion, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv:673]
INFO: [VRFC 10-2458] undeclared symbol m_axi_arregion, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv:694]
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --relax --debug typical --mt auto -L reco -L ernic_v3_1_1 -L xilinx_vip -L xpm -L cam_v2_2_2 -L vitis_net_p4_v1_0_2 -L -L axi_protocol_checker_v2_0_8 -L unisims_ver -L unimacro_ver -L secureip --snapshot rn_tb_2rdma_top_opt reco.rn_tb_2rdma_top reco.glbl -log xsim_elaborate.log 
Multi-threading is on. Using 3 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'wr_data_count_axis' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:52872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'm_axis_tkeep' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34033]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'm_axis_tstrb' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_data_count_axis' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34073]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 's_axis_tkeep' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 's_axis_tstrb' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_q_depth' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:45267]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_q_depth' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:45783]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'injectdbiterr_rdch' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'injectdbiterr_wdch' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51472]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'injectsbiterr_rdch' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'injectsbiterr_wdch' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51474]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'm_axi_arprot' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:16153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'm_axi_awprot' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:16167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arprot' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:16332]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_awprot' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:16346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dina' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:21669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'douta' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:21672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'ip2bus_len' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:48581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_q_depth' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:48850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [/home/gexl/Desktop/test2/RecoNIC/shell/plugs/rdma_onic_plugin/reconic_address_map.sv:193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [/home/gexl/Desktop/test2/RecoNIC/shell/plugs/rdma_onic_plugin/reconic_address_map.sv:204]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'dest_out' [/home/gexl/Desktop/test2/RecoNIC/shell/top/reconic.sv:646]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axi_qdma_mm_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1456]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axi_qdma_mm_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1465]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_compute_logic_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1474]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_compute_logic_bid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1490]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_compute_logic_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1494]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_compute_logic_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1503]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 's_axi_from_sys_crossbar_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1512]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 's_axi_from_sys_crossbar_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1532]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1709]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1729]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axi_dev_mem_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1758]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axi_dev_mem_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1779]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axi_rdma_completion_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1874]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_axi_sys_to_dev_crossbar_awregion' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2038]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axi_sys_to_dev_crossbar_bid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_axi_sys_to_dev_crossbar_arregion' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2059]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axi_sys_to_dev_crossbar_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axi_awregion' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv:673]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axi_arregion' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv:694]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_rdma_rsp_payload_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_rdma_rsp_payload_bid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2129]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_rdma_rsp_payload_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2133]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_rdma_rsp_payload_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2142]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2189]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axi_dev_mem_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axi_dev_mem_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2259]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2386]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2406]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'golden_num_pkt' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2817]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'm_axi_veri_dev_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2834]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'm_axi_veri_dev_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2845]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'm_axi_veri_sys_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2854]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'm_axi_veri_sys_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2865]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'm_axi_init_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2913]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axi_awprot' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_3to1_crossbar_wrapper.sv:145]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 's_axi_wstrb' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_3to1_crossbar_wrapper.sv:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axi_arprot' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_3to1_crossbar_wrapper.sv:156]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:133]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:175]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:339]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:380]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:473]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/base_nics/open-nic-shell/src/utility/generic_reset.sv:45]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/base_nics/open-nic-shell/src/utility/generic_reset.sv:48]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/base_nics/open-nic-shell/src/utility/generic_reset.sv:51]
WARNING: [VRFC 10-5021] port 'i_explicit_ack_set' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51190]
WARNING: [VRFC 10-5021] port 'i_out_errsts_q_ba' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:52104]
WARNING: [VRFC 10-5021] port 'sleep' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:32966]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv:301]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv:347]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv:519]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv:541]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_read_verify.sv:187]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 133, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 175, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 339, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 380, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 473, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 301, File /home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 347, File /home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 187, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axi_read_verify.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 519, File /home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 541, File /home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_top_pkg.sv" Line 1. Module packet_parser_top_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_top_pkg.sv" Line 1. Module packet_parser_top_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/synth/rdma_core.sv" Line 53. Module rdma_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser.sv" Line 52. Module packet_parser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_top.sv" Line 1. Module packet_parser_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/vitis_net_p4_v1_0/hdl/vitis_net_p4_v1_0_rfs.sv" Line 1. Module ltcc(ENABLE=1,GCS_INIT=64'b1000000000000000000000000001011100101001010001110010011110000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/vitis_net_p4_v1_0/hdl/vitis_net_p4_v1_0_rfs.sv" Line 1. Module pkt_rate_limiter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_parser_engine.sv" Line 1. Module packet_parser_parser_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_parser_engine.sv" Line 1. Module packet_parser_axis_pow2_upsizer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_header_sequence_identifier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_cluster_012 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_start doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_vlan doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_vlan_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_ipv4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_ipv6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_ipv4_options doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_dispatch_on_protocol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_udp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_reth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_aeth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_ieth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_immdt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_error_check_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_start doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_vlan doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_vlan_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_ipv4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_ipv6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_ipv4_options doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_dispatch_on_protocol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_udp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_reth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_aeth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_ieth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_immdt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_header_field_extractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_cluster_012 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_start doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_vlan doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_vlan_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_ipv4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_ipv6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_ipv4_options doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_dispatch_on_protocol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_udp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_reth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_aeth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_ieth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_immdt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv" Line 1. Module packet_parser_match_action_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional0_node_45 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional1_node_46 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional2_node_50 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional3_node_52 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional4_node_54 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional5_node_56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional6_node_58 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/vitis_net_p4_v1_0/hdl/vitis_net_p4_v1_0_rfs.sv" Line 1. Module booleanFunc(WIDTH_A=3,WIDTH_B=1,MODE="!=") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table0_tbl_act doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table1_tbl_act_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table2_tbl_act_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table3_tbl_act_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table4_tbl_act_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table5_tbl_act_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table6_tbl_act_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table7_tbl_act_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table8_tbl_act_7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table9_tbl_act_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table10_tbl_act_9 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_action0_act_op0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_action0_act_op1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_action1_act_0_op0 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package std.std
Compiling package reco.rn_tb_pkg
Compiling package reco.packet_parser_top_pkg
Compiling package reco.sc_util_v1_0_4_pkg
Compiling module reco.rn_tb_generator
Compiling module reco.axil_reg_stimulus
Compiling module reco.axil_reg_control
Compiling module reco.rn_tb_driver
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module reco.generic_reset(NUM_INPUT_CLK=2)
Compiling module xpm.xpm_cdc_array_single(WIDTH=9)
Compiling module xpm.xpm_cdc_array_single(WIDTH=11)
Compiling module xpm.xpm_cdc_array_single_default
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=8)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=9)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=81...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=52...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=179...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,WR...
Compiling module xpm.xpm_memory_spram(WRITE_DATA_WIDT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=102...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=86...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=41...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=640,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=64...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=28...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=53...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_INIT_PARA...
Compiling module xpm.xpm_memory_tdpram(MEMORY_INIT_PA...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axil(CLOCKING_MODE="ind...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=864,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=86...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=864,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=86...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=960,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=96...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=768,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=768,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=6144...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=61...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8192...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=81...
Compiling module xpm.xpm_memory_base(WRITE_DATA_WIDTH...
Compiling module xpm.xpm_memory_tdpram(WRITE_DATA_WID...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=4096...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=40...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=320,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=96,W...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=96...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(WRITE_DATA_WIDTH...
Compiling module xpm.xpm_memory_tdpram(WRITE_DATA_WID...
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity reco.sync_fifo_fg [\sync_fifo_fg(c_family="virtex7"...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity reco.sync_fifo_fg [\sync_fifo_fg(c_family="virtex7"...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=21...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=52...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=6...
Compiling module xpm.xpm_fifo_sync(WRITE_DATA_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=17...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=160,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=16...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=90...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=81...
Compiling module reco.rdma_core
Compiling module reco.rdma_subsystem
Compiling module reco.rdma_subsystem_wrapper
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.generic_baseblocks_v2_1_0_carry_...
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.axi_crossbar_v2_1_26_splitter(C_...
Compiling module reco.axi_crossbar_v2_1_26_splitter
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_decerr_slav...
Compiling module reco.axi_crossbar_v2_1_26_crossbar_sa...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.reconic_axil_crossbar
Compiling module reco.reconic_address_map
Compiling module reco.rn_reg_control
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module unisims_ver.RAM64X1S(INIT=64'b10000000000000...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module reco.packet_parser
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module reco.packet_filter
Compiling module reco.packet_classification
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,REA...
Compiling module xpm.xpm_fifo_async(WR_DATA_COUNT_WID...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WR_...
Compiling module xpm.xpm_fifo_async(READ_MODE="fwft",...
Compiling module reco.control_command_processor_defaul...
Compiling module reco.cl_box_cmd_array_RAM_AUTO_1R1W
Compiling module reco.cl_box_flow_control_loop_pipe_se...
Compiling module reco.cl_box_cl_box_Pipeline_1
Compiling module reco.cl_box_cl_box_Pipeline_VITIS_LOO...
Compiling module reco.cl_box
Compiling module reco.mmult_localA_RAM_AUTO_1R1W
Compiling module reco.mmult_flow_control_loop_pipe_seq...
Compiling module reco.mmult_mmult_Pipeline_1
Compiling module reco.mmult_mmult_Pipeline_2
Compiling module reco.mmult_mul_32s_32s_32_2_1(NUM_STA...
Compiling module reco.mmult_mmult_Pipeline_systolic1
Compiling module reco.mmult_mux_164_32_1_1(ID=1,din16_...
Compiling module reco.mmult_mmult_Pipeline_4
Compiling module reco.mmult_systolic_m_axi_reg_slice(N...
Compiling module reco.mmult_systolic_m_axi_fifo(DATA_B...
Compiling module reco.mmult_systolic_m_axi_buffer(DATA...
Compiling module reco.mmult_systolic_m_axi_fifo(DEPTH=...
Compiling module reco.mmult_systolic_m_axi_fifo(DATA_B...
Compiling module reco.mmult_systolic_m_axi_fifo(DATA_B...
Compiling module reco.mmult_systolic_m_axi_write(NUM_W...
Compiling module reco.mmult_systolic_m_axi_buffer(DATA...
Compiling module reco.mmult_systolic_m_axi_reg_slice(N...
Compiling module reco.mmult_systolic_m_axi_read(NUM_RE...
Compiling module reco.mmult_systolic_m_axi_throttle(AD...
Compiling module reco.mmult_systolic_m_axi(NUM_READ_OU...
Compiling module reco.mmult
Compiling module reco.compute_logic_wrapper
Compiling module xpm.xpm_cdc_single(SIM_ASSERT_CHK=1)
Compiling module xpm.xpm_cdc_array_single(SIM_ASSERT_...
Compiling module reco.reconic
Compiling module reco.rdma_onic_plugin
Compiling module reco.box_250mhz
Compiling module reco.rdma_rn_wrapper
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.axi_crossbar_v2_1_26_arbiter_res...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module reco.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.axi_crossbar_v2_1_26_wdata_route...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.axi_infrastructure_v1_1_0_axi2ve...
Compiling module reco.axi_infrastructure_v1_1_0_vector...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axi_r...
Compiling module reco.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.axi_crossbar_v2_1_26_decerr_slav...
Compiling module reco.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.dev_mem_3to1_axi_crossbar
Compiling module reco.axi_3to1_interconnect_to_dev_mem
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.axi_infrastructure_v1_1_0_axi2ve...
Compiling module reco.axi_infrastructure_v1_1_0_vector...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axi_r...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.axi_crossbar_v2_1_26_decerr_slav...
Compiling module reco.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.dev_mem_axi_crossbar
Compiling module reco.axi_interconnect_to_dev_mem
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.axi_crossbar_v2_1_26_wdata_route...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.axi_infrastructure_v1_1_0_axi2ve...
Compiling module reco.axi_infrastructure_v1_1_0_vector...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axi_r...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.axi_crossbar_v2_1_26_decerr_slav...
Compiling module reco.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.sys_mem_5to2_axi_crossbar
Compiling module reco.axi_5to2_interconnect_to_sys_mem
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,US...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_axi_data_width=512,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=19,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=5,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=19,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=19,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=19,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=4194...
ERROR: [XSIM 43-3315] Signal SIGINT received.
