Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ramtest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ramtest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ramtest"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : ramtest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Administrator-\Desktop\ram\ram\digseg_driver.v" into library work
Parsing module <digseg_driver>.
Analyzing Verilog file "C:\Users\Administrator-\Desktop\ram\ram\ramtest.v" into library work
Parsing module <ramtest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ramtest>.

Elaborating module <digseg_driver>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ramtest>.
    Related source file is "C:\Users\Administrator-\Desktop\ram\ram\ramtest.v".
    Found 1-bit register for signal <baseram_ce>.
    Found 1-bit register for signal <baseram_we>.
    Found 1-bit register for signal <baseram_oe>.
    Found 20-bit register for signal <baseram_addr>.
    Found 32-bit register for signal <data_latch>.
    Found 4-bit register for signal <data_out>.
    Found 3-bit register for signal <state>.
    Found 1-bit tristate buffer for signal <baseram_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<0>> created at line 30
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  62 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <ramtest> synthesized.

Synthesizing Unit <digseg_driver>.
    Related source file is "C:\Users\Administrator-\Desktop\ram\ram\digseg_driver.v".
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <digseg_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Registers                                            : 7
 1-bit register                                        : 3
 20-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 22
 3-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <data_latch_12> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_13> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_14> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_15> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_16> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_17> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_18> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_19> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_20> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_21> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_22> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_23> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_24> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_25> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_26> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_27> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_28> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_29> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_30> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_31> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_8> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_9> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_10> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_11> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_12> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_13> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_14> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_15> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_16> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_17> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_18> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <baseram_addr_19> (without init value) has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_4> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_5> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_6> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_7> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_8> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_9> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_10> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_11> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <baseram_addr<19:8>> (without init value) have a constant value of 0 in block <ramtest>.

Synthesizing (advanced) Unit <digseg_driver>.
INFO:Xst:3231 - The small RAM <Mram_seg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <digseg_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 22
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_latch_31> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_30> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_29> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_28> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_27> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_26> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_25> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_24> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_23> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_22> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_21> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_20> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_19> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_18> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_17> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_16> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_15> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_14> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_13> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_12> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_11> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_10> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_9> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_8> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_7> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_6> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_5> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_latch_4> has a constant value of 0 in block <ramtest>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ramtest> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ramtest, actual ratio is 0.
FlipFlop state_0 has been replicated 2 time(s)
FlipFlop state_1 has been replicated 1 time(s)
FlipFlop state_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ramtest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 31
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 1
#      LUT4                        : 16
#      LUT5                        : 12
# FlipFlops/Latches                : 26
#      FD                          : 18
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 15
#      IOBUF                       : 4
#      OBUF                        : 30
#      OBUFT                       : 28

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  126576     0%  
 Number of Slice LUTs:                   30  out of  63288     0%  
    Number used as Logic:                30  out of  63288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     32
   Number with an unused Flip Flop:       6  out of     32    18%  
   Number with an unused LUT:             2  out of     32     6%  
   Number of fully used LUT-FF pairs:    24  out of     32    75%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          78
 Number of bonded IOBs:                  78  out of    480    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.882ns (Maximum Frequency: 531.448MHz)
   Minimum input arrival time before clock: 2.522ns
   Maximum output required time after clock: 5.165ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.882ns (frequency: 531.448MHz)
  Total number of paths / destination ports: 97 / 34
-------------------------------------------------------------------------
Delay:               1.882ns (Levels of Logic = 0)
  Source:            state_1 (FF)
  Destination:       data_out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_1 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.447   1.113  state_1 (state_1)
     FDE:CE                    0.322          data_out_0
    ----------------------------------------
    Total                      1.882ns (0.769ns logic, 1.113ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26 / 24
-------------------------------------------------------------------------
Offset:              2.522ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       baseram_oe (FF)
  Destination Clock: clk rising

  Data Path: rst to baseram_oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.995  rst_IBUF (rst_IBUF)
     LUT5:I0->O            1   0.203   0.000  Mmux_state[2]_baseram_oe_Mux_11_o11 (state[2]_baseram_oe_Mux_11_o)
     FD:D                      0.102          baseram_oe
    ----------------------------------------
    Total                      2.522ns (1.527ns logic, 0.995ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 75 / 50
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 2)
  Source:            baseram_oe (FF)
  Destination:       baseram_data<31> (PAD)
  Source Clock:      clk rising

  Data Path: baseram_oe to baseram_data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  baseram_oe (baseram_oe_OBUF)
     INV:I->O             32   0.206   1.291  baseram_oe_inv321_INV_0 (baseram_oe_inv)
     OBUFT:T->O                2.571          baseram_data_31_OBUFT (baseram_data<31>)
    ----------------------------------------
    Total                      5.165ns (3.224ns logic, 1.941ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.882|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.26 secs
 
--> 

Total memory usage is 185836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   69 (   0 filtered)
Number of infos    :    1 (   0 filtered)

