Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:21:01 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_12_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.007ns (33.322%)  route 2.015ns (66.678%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 6.968 - 4.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.578ns (routing 1.379ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.252ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=5199, routed)        2.578     3.529    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X127Y260       FDCE                                         r  Delay1No16_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y260       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.608 r  Delay1No16_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.495     4.103    Delay1No15_instance/Y_reg[33]_0[1]
    SLICE_X132Y277       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     4.193 r  Delay1No15_instance/geqOp_carry_i_16__1/O
                         net (fo=1, routed)           0.009     4.202    SumTree0_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X132Y277       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.392 r  SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.418    SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y278       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.433 r  SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.459    SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y279       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.511 r  SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.258     4.769    Delay1No15_instance/CO[0]
    SLICE_X134Y280       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.902 r  Delay1No15_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.196     5.098    Delay1No15_instance/SumTree0_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X134Y280       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.248 r  Delay1No15_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.138     5.386    Delay1No15_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X134Y280       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.437 r  Delay1No15_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.328     5.765    Delay1No16_instance/shiftVal__5[0]
    SLICE_X137Y275       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     5.888 r  Delay1No16_instance/shiftedFracY_d1[27]_i_2__1/O
                         net (fo=5, routed)           0.280     6.168    Delay1No16_instance/SumTree0_2_impl_instance/level2[20]
    SLICE_X138Y274       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     6.292 r  Delay1No16_instance/shiftedFracY_d1[39]_i_1__1/O
                         net (fo=2, routed)           0.259     6.551    SumTree0_2_impl_instance/FPAddSubOp_instance/level4__0[16]
    SLICE_X136Y277       FDRE                                         r  SumTree0_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=5199, routed)        2.308     6.968    SumTree0_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X136Y277       FDRE                                         r  SumTree0_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[39]/C
                         clock pessimism              0.479     7.446    
                         clock uncertainty           -0.035     7.411    
    SLICE_X136Y277       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     7.436    SumTree0_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[39]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  0.885    




