In this report we will describe our implementation of a Simple Multi-Cycle MIPS processor in VHDL. We will describe the motivation, technical details of the implementation and our process.
