A51 MACRO ASSEMBLER  MUX_2                                                                11/13/2013 08:57:12 PAGE     1


MACRO ASSEMBLER A51 V7.08a
OBJECT MODULE PLACED IN C:\ISP'S\SP_ISP\bin\Debug\mux_2.obj
ASSEMBLER INVOKED BY: C:\Keil2\C51\BIN\A51.EXE mux_2.asm SET(SMALL) DEBUG OBJECT(C:\ISP'S\SP_ISP\bin\Debug\mux_2.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     ;$include (DELAY.ASM)
                +1     2     DELAY_ROUTINES SEGMENT CODE
----            +1     3     RSEG DELAY_ROUTINES
                +1     4     
0000            +1     5     DELAY1MS:
0000 7EFF       +1     6     MOV R6,#255
0002 DEFE       +1     7     DJNZ R6,$
0004 7EF2       +1     8     MOV R6,#242
0006 DEFE       +1     9     DJNZ R6,$
0008 22         +1    10     RET
                +1    11     
0009            +1    12     DELAY100MS:
0009 7F63       +1    13     MOV R7,#99
000B            +1    14     L1:
000B 1100     F +1    15     ACALL DELAY1MS
000D DFFC       +1    16     DJNZ R7,L1
000F 7FFF       +1    17     MOV R7,#255
0011 DFFE       +1    18     DJNZ R7,$
0013 7F8E       +1    19     MOV R7,#142
0015 DFFE       +1    20     DJNZ R7,$
0017 00         +1    21     NOP
0018 22         +1    22     RET
                +1    23     
                      24     
                      25     ;$include (SEG_MUX.ASM)
                +1    26     
                +1    27     SEVSEG SEGMENT CODE
----            +1    28     RSEG SEVSEG
                +1    29     
0000 40         +1    30     SEG_LUT:DB 40H;0
0001 79         +1    31             DB 79H;1
0002 24         +1    32             DB 24H;2
0003 30         +1    33             DB 30H;3
0004 19         +1    34             DB 19H;4
0005 12         +1    35             DB 12H;5
0006 02         +1    36             DB 02H;6
0007 78         +1    37             DB 78H;7
0008 00         +1    38             DB 00H;8
0009 10         +1    39             DB 10H;9
                +1    40     
  0080          +1    41     SEG_2_MUX EQU P0
  00A0          +1    42     SEL1 BIT P2.0
  00A1          +1    43     SEL2 BIT P2.1
                +1    44     
                +1    45     
                +1    46     
                +1    47     
                +1    48     
                +1    49     
                +1    50     
                +1    51     
                +1    52     
                +1    53     
                +1    54     
                +1    55     
                +1    56     
                +1    57     
                +1    58     
A51 MACRO ASSEMBLER  MUX_2                                                                11/13/2013 08:57:12 PAGE     2

                +1    59     
                +1    60     
                +1    61     
                +1    62     
                +1    63     
                +1    64     
                +1    65     
                +1    66     
                +1    67     
                +1    68     
                +1    69     
                      70     
----                  71     CSEG AT 0
0000                  72     MAIN:
0000 900000   F       73     MOV DPTR,#SEG_LUT
0003 7C2D             74     MOV R4,#45
0005                  75     AGAIN:
0005 1109             76     ACALL DISP_2_MUX_SEGS
0007 80FC             77     SJMP AGAIN
                      78     
                      79     
0009                  80     DISP_2_MUX_SEGS:
0009 EC               81     MOV A,R4
000A 75F00A           82     MOV B,#10
000D 84               83     DIV AB
000E 93               84     MOVC A,@A+DPTR
000F 4480             85     ORL A,#80H
0011 F580             86     MOV SEG_2_MUX,A
0013 C2A0             87     CLR SEL1
0015 1100     F       88     ACALL DELAY1MS
0017 1100     F       89     ACALL DELAY1MS
0019 1100     F       90     ACALL DELAY1MS
001B D2A0             91     SETB SEL1
                      92     
001D E5F0             93     MOV A,B
001F 93               94     MOVC A,@A+DPTR
0020 4480             95     ORL A,#80H
0022 F580             96     MOV SEG_2_MUX,A
0024 C2A1             97     CLR SEL2
0026 1100     F       98     ACALL DELAY1MS
0028 1100     F       99     ACALL DELAY1MS
002A 1100     F      100     ACALL DELAY1MS
002C D2A1            101     SETB SEL2
                     102     
002E 22              103     RET
                     104     
                     105     END
A51 MACRO ASSEMBLER  MUX_2                                                                11/13/2013 08:57:12 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AGAIN. . . . . . .  C ADDR   0005H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
DELAY100MS . . . .  C ADDR   0009H   R   SEG=DELAY_ROUTINES
DELAY1MS . . . . .  C ADDR   0000H   R   SEG=DELAY_ROUTINES
DELAY_ROUTINES . .  C SEG    0019H       REL=UNIT
DISP_2_MUX_SEGS. .  C ADDR   0009H   A   
L1 . . . . . . . .  C ADDR   000BH   R   SEG=DELAY_ROUTINES
MAIN . . . . . . .  C ADDR   0000H   A   
P0 . . . . . . . .  D ADDR   0080H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
SEG_2_MUX. . . . .  D ADDR   0080H   A   
SEG_LUT. . . . . .  C ADDR   0000H   R   SEG=SEVSEG
SEL1 . . . . . . .  B ADDR   00A0H.0 A   
SEL2 . . . . . . .  B ADDR   00A0H.1 A   
SEVSEG . . . . . .  C SEG    000AH       REL=UNIT


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
