Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 23 20:48:46 2024
| Host         : chengjie-RedmiBook-14-II running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    87 |
|    Minimum number of control sets                        |    87 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   174 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    87 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1622 |          374 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             758 |          208 |
| Yes          | No                    | No                     |             525 |          121 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             801 |          196 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                         Enable Signal                                                                        |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                        |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                   |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                   |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                   |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                   |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                   |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                   |                3 |             14 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                5 |             14 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                   |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                   |               11 |             24 |         2.18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                   |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                9 |             25 |         2.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk        |                                                                                                                                                              | system_i/slow_clock_generator_0/inst/clear                                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk        | system_i/forward_skim/inst/counter_0                                                                                                                         |                                                                                                                                   |               12 |             32 |         2.67 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk        | system_i/event_count_0/inst/fc                                                                                                                               | system_i/event_count_0/inst/clear                                                                                                 |                8 |             32 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk        | system_i/event_count_0/inst/bc                                                                                                                               | system_i/event_count_0/inst/clear                                                                                                 |                8 |             32 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk        | system_i/cycle_counter_1/inst/counts                                                                                                                         | system_i/cycle_counter_1/inst/clear                                                                                               |                8 |             32 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk        | system_i/cycle_counter_0/inst/counts                                                                                                                         | system_i/cycle_counter_0/inst/clear                                                                                               |                8 |             32 |         4.00 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk        | system_i/back_skim/inst/counter_0                                                                                                                            |                                                                                                                                   |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             32 |         6.40 |
|  system_i/slow_clock_generator_0/inst/slow_clk_BUFG |                                                                                                                                                              |                                                                                                                                   |               11 |             34 |         3.09 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                   |                9 |             34 |         3.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                   |                7 |             35 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               15 |             47 |         3.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               14 |             47 |         3.36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               12 |             47 |         3.92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                   |                9 |             47 |         5.22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                   |                8 |             47 |         5.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               17 |             47 |         2.76 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               13 |             47 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               15 |             47 |         3.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                   |                9 |             52 |         5.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                   |                9 |             52 |         5.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                   |               10 |             52 |         5.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                   |                8 |             52 |         6.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                            |               19 |             64 |         3.37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                            |               19 |             64 |         3.37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                            |               16 |             64 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                            |               17 |             64 |         3.76 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                            |                9 |             64 |         7.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              | system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                            |               10 |             64 |         6.40 |
|  system_i/axis_red_pitaya_adc_0/inst/adc_clk        |                                                                                                                                                              |                                                                                                                                   |              101 |            450 |         4.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                              |                                                                                                                                   |              263 |           1139 |         4.33 |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


