WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528613 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 2 min 2 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528614 cumulative IPC: 3.95474 (Simulation time: 0 hr 2 min 2 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528614 (Simulation time: 0 hr 2 min 2 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10143517 heartbeat IPC: 1.31322 cumulative IPC: 1.31322 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18028401 heartbeat IPC: 1.26825 cumulative IPC: 1.29035 (Simulation time: 0 hr 9 min 22 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 26015721 heartbeat IPC: 1.25199 cumulative IPC: 1.2773 (Simulation time: 0 hr 13 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 33928989 heartbeat IPC: 1.26371 cumulative IPC: 1.27388 (Simulation time: 0 hr 16 min 21 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 41945247 heartbeat IPC: 1.24747 cumulative IPC: 1.26851 (Simulation time: 0 hr 18 min 38 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 39416634 cumulative IPC: 1.2685 (Simulation time: 0 hr 18 min 38 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 39416634 (Simulation time: 0 hr 18 min 38 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2685 instructions: 50000000 cycles: 39416634
CPU 0 Branch Prediction Accuracy: 87.5016% MPKI: 21.1486 Average ROB Occupancy at Mispredict: 14.9185
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 20.9887
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     136093  HIT:     110860  MISS:      25233
LLC LOAD         ACCESS:      55006  HIT:      37287  MISS:      17719
LLC RFO          ACCESS:      34409  HIT:      27026  MISS:       7383
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      46443  HIT:      46443  MISS:          0
LLC TRANSLATION  ACCESS:        235  HIT:        104  MISS:        131
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.996 cycles
cpu0_DTLB TOTAL       ACCESS:   13586795  HIT:   13535195  MISS:      51600
cpu0_DTLB LOAD         ACCESS:   13586795  HIT:   13535195  MISS:      51600
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.86082 cycles
cpu0_ITLB TOTAL       ACCESS:    2087741  HIT:    2086921  MISS:        820
cpu0_ITLB LOAD         ACCESS:    2087741  HIT:    2086921  MISS:        820
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.2769 cycles
cpu0_L1D TOTAL       ACCESS:   16614406  HIT:   15525359  MISS:    1089047
cpu0_L1D LOAD         ACCESS:    9740362  HIT:    9277168  MISS:     463194
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6873159  HIT:    6248005  MISS:     625154
cpu0_L1D TRANSLATION  ACCESS:        885  HIT:        186  MISS:        699
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.76079 cycles
cpu0_L1I TOTAL       ACCESS:    2356849  HIT:    2335852  MISS:      20997
cpu0_L1I LOAD         ACCESS:    2356849  HIT:    2335852  MISS:      20997
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.2496 cycles
cpu0_L2C TOTAL       ACCESS:     301085  HIT:     211424  MISS:      89661
cpu0_L2C LOAD         ACCESS:     137701  HIT:      82695  MISS:      55006
cpu0_L2C RFO          ACCESS:      66250  HIT:      31841  MISS:      34409
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96769  HIT:      96758  MISS:         11
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:        130  MISS:        235
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 73.209 cycles
cpu0_STLB TOTAL       ACCESS:      20438  HIT:      19888  MISS:        550
cpu0_STLB LOAD         ACCESS:      20438  HIT:      19888  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 278.337 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19151
  ROW_BUFFER_MISS:       6082
 AVG DBUS CONGESTED CYCLE:    3.95911
 WQ ROW_BUFFER_HIT:          6
  ROW_BUFFER_MISS:         96  FULL:          0

