From c575171d1a6e1aa28c40da1b57f31add80ea133f Mon Sep 17 00:00:00 2001
From: David Li <davidli.li@linux.alibaba.com>
Date: Sun, 1 Sep 2024 01:07:10 +0800
Subject: [PATCH 223/400] dts: update pin/regulator configuration in rvbook dts
 file

update pin configuration & regulator configuration

Signed-off-by: David Li <davidli.li@linux.alibaba.com>
Signed-off-by: Han Gao <gaohan@iscas.ac.cn>
---
 arch/riscv/boot/dts/thead/Makefile            |    2 +-
 .../boot/dts/thead/th1520-rvbook-adap.dtsi    | 2825 -----------------
 .../boot/dts/thead/th1520-rvbook-dsi0.dts     |   65 +-
 .../dts/thead/th1520-rvbook-product-sec.dts   |    4 -
 .../boot/dts/thead/th1520-rvbook-product.dts  |    6 +-
 arch/riscv/boot/dts/thead/th1520-rvbook.dtsi  | 2182 +++++++------
 arch/riscv/configs/th1520_defconfig           |    2 +
 drivers/soc/xuantie/Kconfig                   |    7 +
 drivers/soc/xuantie/Makefile                  |    2 +-
 9 files changed, 1097 insertions(+), 3998 deletions(-)
 delete mode 100644 arch/riscv/boot/dts/thead/th1520-rvbook-adap.dtsi

diff --git a/arch/riscv/boot/dts/thead/Makefile b/arch/riscv/boot/dts/thead/Makefile
index 3cbbd1ad0361..0d55b8177169 100644
--- a/arch/riscv/boot/dts/thead/Makefile
+++ b/arch/riscv/boot/dts/thead/Makefile
@@ -3,4 +3,4 @@ dtb-$(CONFIG_ARCH_XUANTIE) += th1520-lichee-pi-4a.dtb th1520-beaglev-ahead.dtb t
 dtb-$(CONFIG_ARCH_XUANTIE) += th1520-lpi4a-product.dtb th1520-lpi4a-product-sec.dtb th1520-lpi4a-product-crash.dtb
 dtb-$(CONFIG_ARCH_XUANTIE) += th1520-a-val.dtb th1520-a-val-sec.dtb
 dtb-$(CONFIG_ARCH_XUANTIE) += th1520-a-val-audio.dtb th1520-a-val-audio-i2s-8ch.dtb th1520-a-val-audio-tdm.dtb th1520-a-val-audio-spdif.dtb th1520-a-val-crash.dtb
-dtb-$(CONFIG_SOC_THEAD) += th1520-rvbook-product.dtb th1520-rvbook-product-sec.dtb
+dtb-$(CONFIG_ARCH_XUANTIE) += th1520-rvbook-product.dtb th1520-rvbook-product-sec.dtb
diff --git a/arch/riscv/boot/dts/thead/th1520-rvbook-adap.dtsi b/arch/riscv/boot/dts/thead/th1520-rvbook-adap.dtsi
deleted file mode 100644
index 1115b918b8dd..000000000000
--- a/arch/riscv/boot/dts/thead/th1520-rvbook-adap.dtsi
+++ /dev/null
@@ -1,2825 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0 */
-/*
- * Copyright (C) 2021 Alibaba Group Holding Limited.
- */
-
-#include <dt-bindings/pinctrl/light-fm-left-pinctrl.h>
-#include <dt-bindings/pinctrl/light-fm-right-pinctrl.h>
-#include <dt-bindings/pinctrl/light-fm-aon-pinctrl.h>
-#include <dt-bindings/pinctrl/light-fm-audio-pinctrl.h>
-#include <dt-bindings/pinctrl/light-fm-pinctrl-def.h>
-#include <dt-bindings/clock/light-fm-ap-clock.h>
-#include <dt-bindings/clock/light-vpsys.h>
-#include <dt-bindings/clock/light-vosys.h>
-#include <dt-bindings/clock/light-visys.h>
-#include <dt-bindings/clock/light-dspsys.h>
-#include <dt-bindings/clock/light-audiosys.h>
-#include <dt-bindings/firmware/thead/rsrc.h>
-#include <dt-bindings/clock/light-miscsys.h>
-#include <dt-bindings/soc/thead,light-iopmp.h>
-#include <dt-bindings/thermal/thermal.h>
-#include <dt-bindings/reset/light-reset.h>
-
-/ {
-	compatible = "thead,light";
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	aliases {
-		ethernet0 = &gmac0;
-		ethernet1 = &gmac1;
-		gpio0 = &gpio0;
-		gpio1 = &gpio1;
-		gpio2 = &gpio2;
-		gpio3 = &gpio3;
-		i2c0 = &i2c0;
-		i2c1 = &i2c1;
-		i2c2 = &i2c2;
-		i2c3 = &i2c3;
-		i2c4 = &i2c4;
-		audio_i2c0 = &audio_i2c0;
-        audio_i2c1 = &audio_i2c1;
-		mmc0 = &emmc;
-		mmc1 = &sdhci0;
-		serial0 = &uart0;
-		serial1 = &uart1;
-		serial2 = &uart2;
-		serial3 = &uart3;
-		serial4 = &uart4;
-		serial5 = &uart5;
-		spi0 = &spi0;
-		spi1 = &qspi0;
-		spi2 = &qspi1;
-
-		flash_led0 = &vvcam_flash_led0;
-		vivcam0 = &vvcam_sensor0;
-		vivcam1 = &vvcam_sensor1;
-		vivcam2 = &vvcam_sensor2;
-		vivcam3 = &vvcam_sensor3;
-		vivcam4 = &vvcam_sensor4;
-		vivcam5 = &vvcam_sensor5;
-        vivcam6 = &vvcam_sensor6;
-        vivcam7 = &vvcam_sensor7;
-
-        viv_video0 =  &video0;
-        viv_video1 =  &video1;
-		viv_video2 =  &video2;
-		viv_video3 =  &video3;
-		viv_video4 =  &video4;
-		viv_video5 =  &video5;
-		viv_video6 =  &video6;
-        viv_video7 =  &video7;
-        viv_video8 =  &video8;
-		viv_video9 =  &video9;
-		viv_video10 = &video10;
-		viv_video11 = &video11;
-		viv_video12 = &video12;
-        viv_video13 = &video13;
-		viv_video14 = &video14;
-		viv_video15 = &video15;
-	};
-
-	memory@0 {
-		device_type = "memory";
-		reg = <0x0 0x200000 0x0 0xffe00000>;
-	};
-
-	resmem: reserved-memory {
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		/* global autoconfigured region for contiguous allocations */
-		cmamem: linux,cma {
-			compatible = "shared-dma-pool";
-			reusable;
-			size = <0 0x14000000>; // 320MB by default
-			alloc-ranges = <0 0x64000000 0 0x14000000>; // [0x6400_0000 ~ 0x7800_0000]
-			linux,cma-default;
-		};
-	};
-
-    aon_iram: aon-iram@ffffef8000 {
-            compatible = "syscon";
-            reg = <0xff 0xffef8000 0x0 0x10000>;
-    };
-
-	thermal-zones {
-		cpu-thermal-zone {
-			polling-delay-passive = <250>;
-			polling-delay = <2000>;
-			thermal-sensors = <&pvt 0>;
-			trips {
-				cpu_threshold: trip0 {
-					temperature = <80000>;
-					hysteresis = <2000>;
-					type = "passive";
-				};
-
-				cpu_target: trip1 {
-					temperature = <85000>;
-					hysteresis = <2000>;
-					type = "passive";
-				};
-
-				cpu_crit: trip2 {
-					temperature = <110000>;
-					hysteresis = <2000>;
-					type = "critical";
-				};
-			};
-
-			cooling-maps {
-				cpu_cdev {
-					trip = <&cpu_target>;
-					cooling-device =
-						<&c910_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-						<&c910_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-						<&c910_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
-						<&c910_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
-					contribution = <1024>;
-				};
-			};
-		};
-
-		dev-thermal-zone {
-			polling-delay-passive = <250>;
-			polling-delay = <2000>;
-			thermal-sensors = <&pvt 1>;
-
-			trips {
-				dev_threshold: trip0 {
-					temperature = <80000>;
-					hysteresis = <2000>;
-					type = "passive";
-				};
-
-				dev_target: trip1 {
-					temperature = <85000>;
-					hysteresis = <2000>;
-					type = "passive";
-				};
-
-				dev_crit: trip2 {
-					temperature = <105000>;
-					hysteresis = <2000>;
-					type = "critical";
-				};
-			};
-
-			cooling-maps {
-				npu_devfreq {
-					trip = <&dev_target>;
-					cooling-device =
-						<&npu THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
-						contribution = <1024>;
-				};
-
-				dsp0_devfreq {
-					trip = <&dev_target>;
-					cooling-device =
-						<&xtensa_dsp0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
-						contribution = <1024>;
-				};
-
-				dsp1_devfreq {
-					trip = <&dev_target>;
-					cooling-device =
-						<&xtensa_dsp1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
-						contribution = <1024>;
-				};
-			};
-		};
-	};
-
-	cpus: cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		timebase-frequency = <3000000>;
-		c910_0: cpu@0 {
-			device_type = "cpu";
-			reg = <0>;
-			status = "okay";
-			compatible = "riscv";
-			riscv,isa = "rv64imafdcvsu";
-			mmu-type = "riscv,sv39";
-			cpu-freq = "1.848Ghz";
-			cpu-icache = "64KB";
-			cpu-dcache = "64KB";
-			cpu-l2cache = "1MB";
-			cpu-tlb = "1024 4-ways";
-			cpu-cacheline = "64Bytes";
-			cpu-vector = "0.7.1";
-			#cooling-cells = <2>;
-			dynamic-power-coefficient = <500>;
-
-			operating-points = <
-				/* kHz    uV */
-				300000	600000
-				800000	700000
-				1500000	800000
-				1848000	1000000
-			>;
-			light,dvddm-operating-points = <
-				/* kHz   uV */
-				300000	750000
-				800000	800000
-				1500000	800000
-				1848000	1000000
-			>;
-			clock-latency = <61036>;
-			clocks = <&clk C910_CCLK>,
-				 <&clk C910_CCLK_I0>,
-				 <&clk CPU_PLL1_FOUTPOSTDIV>,
-				 <&clk CPU_PLL0_FOUTPOSTDIV>;
-			clock-names = "c910_cclk", "c910_cclk_i0",
-				      "cpu_pll1_foutpostdiv", "cpu_pll0_foutpostdiv";
-			dvdd-supply = <&dvdd_cpu_reg>;
-			dvddm-supply = <&dvddm_cpu_reg>;
-
-			cpu0_intc: interrupt-controller {
-				#interrupt-cells = <1>;
-				compatible = "riscv,cpu-intc";
-				interrupt-controller;
-			};
-		};
-
-		c910_1: cpu@1 {
-			device_type = "cpu";
-			reg = <1>;
-			status = "okay";
-			compatible = "riscv";
-			riscv,isa = "rv64imafdcvsu";
-			mmu-type = "riscv,sv39";
-			cpu-freq = "1.848Ghz";
-			cpu-icache = "64KB";
-			cpu-dcache = "64KB";
-			cpu-l2cache = "1MB";
-			cpu-tlb = "1024 4-ways";
-			cpu-cacheline = "64Bytes";
-			cpu-vector = "0.7.1";
-			#cooling-cells = <2>;
-			dynamic-power-coefficient = <500>;
-
-			operating-points = <
-				/* kHz    uV */
-				300000	600000
-				800000	700000
-				1500000	800000
-				1848000	1000000
-			>;
-			light,dvddm-operating-points = <
-				/* kHz   uV */
-				300000	750000
-				800000	800000
-				1500000	800000
-				1848000	1000000
-			>;
-			clock-latency = <61036>;
-			clocks = <&clk C910_CCLK>,
-				 <&clk C910_CCLK_I0>,
-				 <&clk CPU_PLL1_FOUTPOSTDIV>,
-				 <&clk CPU_PLL0_FOUTPOSTDIV>;
-			clock-names = "c910_cclk", "c910_cclk_i0",
-				      "cpu_pll1_foutpostdiv", "cpu_pll0_foutpostdiv";
-			dvdd-supply = <&dvdd_cpu_reg>;
-			dvddm-supply = <&dvddm_cpu_reg>;
-
-			cpu1_intc: interrupt-controller {
-				#interrupt-cells = <1>;
-				compatible = "riscv,cpu-intc";
-				interrupt-controller;
-			};
-		};
-		c910_2: cpu@2 {
-			device_type = "cpu";
-			reg = <2>;
-			status = "okay";
-			compatible = "riscv";
-			riscv,isa = "rv64imafdcvsu";
-			mmu-type = "riscv,sv39";
-			cpu-freq = "1.848Ghz";
-			cpu-icache = "64KB";
-			cpu-dcache = "64KB";
-			cpu-l2cache = "1MB";
-			cpu-tlb = "1024 4-ways";
-			cpu-cacheline = "64Bytes";
-			cpu-vector = "0.7.1";
-			#cooling-cells = <2>;
-			dynamic-power-coefficient = <500>;
-
-			operating-points = <
-				/* kHz    uV */
-				300000	600000
-				800000	700000
-				1500000	800000
-				1848000	1000000
-			>;
-			light,dvddm-operating-points = <
-				/* kHz   uV */
-				300000	750000
-				800000	800000
-				1500000	800000
-				1848000	1000000
-			>;
-			clock-latency = <61036>;
-			clocks = <&clk C910_CCLK>,
-				 <&clk C910_CCLK_I0>,
-				 <&clk CPU_PLL1_FOUTPOSTDIV>,
-				 <&clk CPU_PLL0_FOUTPOSTDIV>;
-			clock-names = "c910_cclk", "c910_cclk_i0",
-				      "cpu_pll1_foutpostdiv", "cpu_pll0_foutpostdiv";
-			dvdd-supply = <&dvdd_cpu_reg>;
-			dvddm-supply = <&dvddm_cpu_reg>;
-
-			cpu2_intc: interrupt-controller {
-				#interrupt-cells = <1>;
-				compatible = "riscv,cpu-intc";
-				interrupt-controller;
-			};
-		};
-		c910_3: cpu@3 {
-			device_type = "cpu";
-			reg = <3>;
-			status = "okay";
-			compatible = "riscv";
-			riscv,isa = "rv64imafdcvsu";
-			mmu-type = "riscv,sv39";
-			cpu-freq = "1.848Ghz";
-			cpu-icache = "64KB";
-			cpu-dcache = "64KB";
-			cpu-l2cache = "1MB";
-			cpu-tlb = "1024 4-ways";
-			cpu-cacheline = "64Bytes";
-			cpu-vector = "0.7.1";
-			#cooling-cells = <2>;
-			dynamic-power-coefficient = <500>;
-
-			operating-points = <
-				/* kHz    uV */
-				300000	600000
-				800000	700000
-				1500000	800000
-				1848000	1000000
-			>;
-			light,dvddm-operating-points = <
-				/* kHz   uV */
-				300000	750000
-				800000	800000
-				1500000	800000
-				1848000	1000000
-			>;
-			clock-latency = <61036>;
-			clocks = <&clk C910_CCLK>,
-				 <&clk C910_CCLK_I0>,
-				 <&clk CPU_PLL1_FOUTPOSTDIV>,
-				 <&clk CPU_PLL0_FOUTPOSTDIV>;
-			clock-names = "c910_cclk", "c910_cclk_i0",
-				      "cpu_pll1_foutpostdiv", "cpu_pll0_foutpostdiv";
-			dvdd-supply = <&dvdd_cpu_reg>;
-			dvddm-supply = <&dvddm_cpu_reg>;
-
-			cpu3_intc: interrupt-controller {
-				#interrupt-cells = <1>;
-				compatible = "riscv,cpu-intc";
-				interrupt-controller;
-			};
-		};
-
-		idle_states: idle-states {
-		    CPU_RET_0_0: cpu-retentive-0-0 {
-			compatible = "riscv,idle-state";
-			riscv,sbi-suspend-param = <0x10000000>;
-			entry-latency-us = <20>;
-			exit-latency-us = <40>;
-			min-residency-us = <80>;
-		    };
-
-		    CPU_NONRET_0_0: cpu-nonretentive-0-0 {
-			compatible = "riscv,idle-state";
-			riscv,sbi-suspend-param = <0x90000000>;
-			entry-latency-us = <250>;
-			exit-latency-us = <500>;
-			min-residency-us = <950>;
-		    };
-
-		    CLUSTER_RET_0: cluster-retentive-0 {
-			compatible = "riscv,idle-state";
-			riscv,sbi-suspend-param = <0x11000000>;
-			local-timer-stop;
-			entry-latency-us = <50>;
-			exit-latency-us = <100>;
-			min-residency-us = <250>;
-			wakeup-latency-us = <130>;
-		    };
-
-		    CLUSTER_NONRET_0: cluster-nonretentive-0 {
-			compatible = "riscv,idle-state";
-			riscv,sbi-suspend-param = <0x91000000>;
-			local-timer-stop;
-			entry-latency-us = <600>;
-			exit-latency-us = <1100>;
-			min-residency-us = <2700>;
-			wakeup-latency-us = <1500>;
-		    };
-		};
-	};
-
-	display-subsystem {
-		compatible = "verisilicon,display-subsystem";
-		ports = <&dpu_disp0>, <&dpu_disp1>;
-		status = "disabled";
-	};
-
-	dpu-encoders {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		dpu_enc0: dpu-encoder@0 {
-			/* default encoder is DSI */
-			compatible = "verisilicon,dsi-encoder";
-			reg = <0>;
-			status = "disabled";
-
-			ports {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				/* input */
-				port@0 {
-					reg = <0>;
-
-					enc0_in: endpoint {
-						remote-endpoint = <&disp0_out>;
-					};
-				};
-			};
-		};
-
-		dpu_enc1: dpu-encoder@1 {
-			/* default encoder is DSI */
-			compatible = "verisilicon,dsi-encoder";
-			reg = <1>;
-			status = "disabled";
-
-			ports {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				/* input */
-				port@0 {
-					reg = <0>;
-
-					enc1_in: endpoint {
-						remote-endpoint = <&disp1_out>;
-					};
-				};
-			};
-		};
-	};
-
-	soc {
-		compatible = "simple-bus";
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		reset: reset-sample {
-			compatible = "thead,reset-sample";
-			plic-delegate = <0xff 0xd81ffffc>;
-			entry-reg = <0xff 0xff019050>;
-			entry-cnt = <4>;
-			control-reg = <0xff 0xff015004>;
-			control-val = <0x1c>;
-			csr-copy = <0x7f3 0x7c0 0x7c1 0x7c2 0x7c3 0x7c5 0x7cc 0x7ce>;
-		};
-
-		clint0: clint@ffdc000000 {
-			compatible = "riscv,clint0";
-			interrupts-extended = <
-				&cpu0_intc  3 &cpu0_intc  7
-				&cpu1_intc  3 &cpu1_intc  7
-				&cpu2_intc  3 &cpu2_intc  7
-				&cpu3_intc  3 &cpu3_intc  7
-			>;
-			reg = <0xff 0xdc000000 0x0 0x04000000>;
-			clint,has-no-64bit-mmio;
-		};
-
-		intc: interrupt-controller@ffd8000000 {
-			#interrupt-cells = <1>;
-			compatible = "riscv,plic0";
-			interrupt-controller;
-			interrupts-extended = <
-				&cpu0_intc 0xffffffff &cpu0_intc 9
-				&cpu1_intc 0xffffffff &cpu1_intc 9
-				&cpu2_intc 0xffffffff &cpu2_intc 9
-				&cpu3_intc 0xffffffff &cpu3_intc 9
-			>;
-			reg = <0xff 0xd8000000 0x0 0x04000000>;
-			reg-names = "control";
-			riscv,max-priority = <7>;
-			riscv,ndev = <240>;
-		};
-
-		clocks {
-			compatible = "simple-bus";
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			dummy_clock_apb: apb-clock@0 {
-				compatible = "fixed-clock";
-				reg = <0>;	/* Not address, just for index */
-				clock-frequency = <62500000>;
-				clock-output-names = "dummy_clock_apb";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_ref: ref-clock@1 {
-				compatible = "fixed-clock";
-				reg = <1>;	/* Not address, just for index */
-				clock-frequency = <50000000>;
-				clock-output-names = "dummy_clock_ref";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_suspend: suspend-clock@2 {
-				compatible = "fixed-clock";
-				reg = <2>;	/* Not address, just for index */
-				clock-frequency = <50000000>;
-				clock-output-names = "dummy_clock_suspend";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_rtc: rtc-clock@3 {
-				compatible = "fixed-clock";
-				reg = <3>;	/* Not address, just for index */
-				clock-frequency = <32768>;
-				clock-output-names = "dummy_clock_rtc";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_ahb: ahb-clock@4 {
-				compatible = "fixed-clock";
-				reg = <4>;	/* Not address, just for index */
-				clock-frequency = <50000000>;
-				clock-output-names = "dummy_clock_ahb";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_gpu: gpu-clock@6 {
-				compatible = "fixed-clock";
-				reg = <6>;  /* Not address, just for index */
-				clock-frequency = <18000000>;
-				clock-output-names = "dummy_clock_gpu";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_dphy_ref: dphy-ref-clock@7 {
-				compatible = "fixed-clock";
-				reg = <7>;      /* Not address, just for index */
-				clock-frequency = <24000000>;
-				clock-output-names = "dummy_clock_dphy_ref";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_dphy_cfg: dphy-cfg-clock@8 {
-				compatible = "fixed-clock";
-				reg = <8>;      /* Not address, just for index */
-				clock-frequency = <24000000>;
-				clock-output-names = "dummy_clock_dphy_cfg";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_dpu_pixel0: dpu-pixel-clock@9 {
-				compatible = "fixed-clock";
-				reg = <9>;
-				clock-frequency = <72000000>;
-				clock-output-names = "dummy_clock_dpu_pixel0";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_dpu_pixel1: dpu-pixel-clock@10 {
-				compatible = "fixed-clock";
-				reg = <10>;
-				clock-frequency = <74250000>;
-				clock-output-names = "dummy_clock_dpu_pixel1";
-				#clock-cells = <0>;
-			};
-
-			osc_32k: clock-osc-32k@11 {
-				compatible = "fixed-clock";
-				reg = <11>;
-				#clock-cells = <0>;
-				clock-frequency = <32768>;
-				clock-output-names = "osc_32k";
-			};
-
-			osc_24m: clock-osc-24m@12 {
-				compatible = "fixed-clock";
-				reg = <12>;
-				#clock-cells = <0>;
-				clock-frequency = <24000000>;
-				clock-output-names = "osc_24m";
-			};
-
-			rc_24m: clock-rc-24m@13 {
-				compatible = "fixed-clock";
-				reg = <13>;
-				#clock-cells = <0>;
-				clock-frequency = <24000000>;
-				clock-output-names = "rc_24m";
-			};
-
-			dummy_clock_eip: eip-clock@14 {
-				compatible = "fixed-clock";
-				reg = <14>;	/* Not address, just for index */
-				clock-frequency = <400000000>;
-				clock-output-names = "dummy_clock_eip";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_spi: spi-clock@15 {
-				compatible = "fixed-clock";
-				reg = <15>;	/* Not address, just for index */
-				clock-frequency = <396000000>;
-				clock-output-names = "dummy_clock_spi";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_qspi: spi-clock@16 {
-				compatible = "fixed-clock";
-				reg = <15>;	/* Not address, just for index */
-				clock-frequency = <792000000>;
-				clock-output-names = "dummy_clock_qspi";
-				#clock-cells = <0>;
-			};
-
-			dummy_gmac_ahb: gmac-ahb-clock@16 {
-				compatible = "fixed-clock";
-				reg = <16>;
-				clock-frequency = <250000000>;
-				clock-output-names = "dummy_gmac_ahb";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_gmac: gmac-clock@17 {
-				compatible = "fixed-clock";
-				reg = <17>;
-				clock-frequency = <500000000>;
-				clock-output-names = "dummy_clock_gmac";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_sdhci: sdhci-clock@18 {
-				compatible = "fixed-clock";
-				reg = <18>;	/* Not address, just for index */
-				clock-frequency = <198000000>;
-				clock-output-names = "dummy_clock_sdhci";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_aonsys_clk: aonsys-clk-clock@19 {
-				compatible = "fixed-clock";
-				reg = <19>;	/* Not address, just for index */
-				clock-frequency = <73728000>;
-				clock-output-names = "dummy_clock_aonsys_clk";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_uart_sclk: uart-sclk-clock@20 {
-				compatible = "fixed-clock";
-				reg = <20>;	/* Not address, just for index */
-				clock-frequency = <100000000>;
-				clock-output-names = "dummy_clock_uart_sclk";
-				#clock-cells = <0>;
-			};
-
-			dummy_clock_visys: visys-dummy-clock@21 {
-				compatible = "fixed-clock";
-				reg = <21>;
-				clock-frequency = <24000000>;
-				#clock-cells = <0>;
-			};
-		};
-
-		// iso7816: iso7816-card@fff7f30000 {
-		// 	compatible = "thead,light-iso7816-card";
-		// 	reg = <0xff 0xf7f30000 0x0 0x4000>;
-		// 	pinctrl-names = "default";
-		// 	pinctrl-0 = <&pinctrl_iso7816>;
-		// 	interrupts = <69>;
-		// 	interrupt-parent = <&intc>;
-		// 	status = "disabled";
-		// };
-
-		teesys_syscon: teesys-reg@ffff200000 {
-			compatible = "syscon";
-			reg = <0xff 0xff200000 0x0 0x10000>;
-		};
-
-		visys_reg: visys-reg@ffe4040000 {
-			compatible = "thead,light-visys-reg", "syscon";
-			reg = <0xff 0xe4040000 0x0 0x1000>;
-			status = "disabled";
-		};
-
-		dspsys_reg: dspsys-reg@ffef040000 {
-			compatible = "thead,light-dspsys-reg", "syscon";
-			reg = <0xff 0xef040000 0x0 0x1000>;
-			status = "okay";
-		};
-
-		miscsys_reg: miscsys-reg@ffec02c000 {
-			compatible = "thead,light-miscsys-reg", "syscon";
-			reg = <0xff 0xec02c000 0x0 0x1000>;
-			status = "okay";
-		};
- 
-		tee_miscsys_reg: tee_miscsys-reg@fffc02d000 {
-			compatible = "thead,light-miscsys-reg", "syscon";
-			reg = <0xff 0xfc02d000 0x0 0x1000>;
-			status = "okay";
-		};
- 
-		audio_ioctrl: audio_ioctrl@ffcb01d000 {
-			compatible = "thead,light-audio-ioctrl-reg", "syscon";
-			reg = <0xff 0xcb01d000 0x0 0x1000>;
-			status = "okay";
-		};
-
-		audio_cpr: audio_cpr@ffcb000000 {
-			compatible = "thead,light-audio-cpr-reg", "syscon";
-			reg = <0xff 0xcb000000 0x0 0x1000>;
-			status = "okay";
-		};
-
-		audio_mbox: audio_mbox@0xffefc48000 {
-			compatible = "thead,light-audio-mbox-reg", "syscon";
-			reg = <0xff 0xefc48000 0x0 0x1000>;
-			status = "okay";
-		};
-
-		nvmem_controller: efuse@ffff210000 {
-			compatible = "thead,light-fm-efuse", "syscon";
-			reg = <0xff 0xff210000 0x0 0x10000>;
-			thead,teesys = <&teesys_syscon>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			clocks = <&miscsys_clk_gate CLKGEN_MISCSYS_EFUSE_PCLK>;
-			clock-names = "pclk";
-
-			gmac0_mac_address: mac-address@176 {
-				reg = <0xb0 6>;
-			};
-
-			gmac1_mac_address: mac-address@184 {
-				reg = <0xb8 6>;
-			};
-		};
-
-		misc_sysreg: misc_sysreg@ffec02c000 {
-			compatible = "thead,light-misc-sysreg", "syscon";
-			reg = <0xff 0xec02c000 0x0 0x1000>;
-			status = "okay";
-		};
-
-		usb3_drd: usb3_drd@ffec03f000 {
-			compatible = "thead,light-usb3-drd", "syscon";
-			reg = <0xff 0xec03f000 0x0 0x1000>;
-			status = "okay";
-		};
-
-		gpio0: gpio@ffec005000 {
-			compatible = "snps,dw-apb-gpio";
-			reg = <0xff 0xec005000 0x0 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-            clocks = <&clk CLKGEN_GPIO0_PCLK>,
-            <&clk CLKGEN_GPIO0_DBCLK>;
-			clock-names = "bus", "db";
-			gpio0_porta: gpio0-controller@0 {
-				compatible = "snps,dw-apb-gpio-port";
-				gpio-controller;
-				#gpio-cells = <2>;
-				nr-gpios-snps = <32>;
-				reg = <0>;
-
-				interrupt-controller;
-				#interrupt-cells = <2>;
-				interrupt-parent = <&intc>;
-				interrupts = <56>;
-			};
-		};
-
-		gpio1: gpio@ffec006000 {
-			compatible = "snps,dw-apb-gpio";
-			reg = <0xff 0xec006000 0x0 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			clocks = <&clk CLKGEN_GPIO1_PCLK>,
-			         <&clk CLKGEN_GPIO1_DBCLK>;
-			clock-names = "bus", "db";
-			gpio1_porta: gpio1-controller@0 {
-				compatible = "snps,dw-apb-gpio-port";
-				gpio-controller;
-				#gpio-cells = <2>;
-				nr-gpios-snps = <32>;
-				reg = <0>;
-
-				interrupt-controller;
-				#interrupt-cells = <2>;
-				interrupt-parent = <&intc>;
-				interrupts = <57>;
-			};
-		};
-
-		gpio2: gpio@ffe7f34000 {
-			compatible = "snps,dw-apb-gpio";
-			reg = <0xff 0xe7f34000 0x0 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			clocks = <&clk CLKGEN_GPIO2_PCLK>,
-			         <&clk CLKGEN_GPIO2_DBCLK>;
-			clock-names = "bus", "db";
-			gpio2_porta: gpio2-controller@0 {
-				compatible = "snps,dw-apb-gpio-port";
-				gpio-controller;
-				#gpio-cells = <2>;
-				nr-gpios-snps = <32>;
-				reg = <0>;
-
-				interrupt-controller;
-				#interrupt-cells = <2>;
-				interrupt-parent = <&intc>;
-				interrupts = <58>;
-			};
-		};
-
-		gpio3: gpio@ffe7f38000 {
-			compatible = "snps,dw-apb-gpio";
-			reg = <0xff 0xe7f38000 0x0 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			clocks = <&clk CLKGEN_GPIO3_PCLK>,
-			         <&clk CLKGEN_GPIO3_DBCLK>;
-			clock-names = "bus", "db";
-			gpio3_porta: gpio3-controller@0 {
-				compatible = "snps,dw-apb-gpio-port";
-				gpio-controller;
-				#gpio-cells = <2>;
-				nr-gpios-snps = <32>;
-				reg = <0>;
-
-				interrupt-controller;
-				#interrupt-cells = <2>;
-				interrupt-parent = <&intc>;
-				interrupts = <59>;
-			};
-		};
-
-		ao_gpio: gpio@fffff41000 {
-			compatible = "snps,dw-apb-gpio";
-			reg = <0xff 0xfff41000 0x0 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			ao_gpio_porta: ao_gpio-controller@0 {
-				compatible = "snps,dw-apb-gpio-port";
-				gpio-controller;
-				#gpio-cells = <2>;
-				nr-gpios-snps = <32>;
-				reg = <0>;
-
-				interrupt-controller;
-				#interrupt-cells = <2>;
-				interrupt-parent = <&intc>;
-				interrupts = <76>;
-			};
-		};
-
-		ao_gpio4: gpio@fffff52000 {
-			compatible = "snps,dw-apb-gpio";
-			reg = <0xff 0xfff52000 0x0 0x1000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			ao_gpio4_porta: ao_gpio4-controller@0 {
-				compatible = "snps,dw-apb-gpio-port";
-				gpio-controller;
-				#gpio-cells = <2>;
-				nr-gpios-snps = <32>;
-				reg = <0>;
-
-				interrupt-controller;
-				#interrupt-cells = <2>;
-				interrupt-parent = <&intc>;
-				interrupts = <55>;
-			};
-		};
-
-		padctrl1_apsys: padctrl1-apsys@ffe7f3c000 {
-			compatible = "thead,light-fm-left-pinctrl";
-			reg = <0xff 0xe7f3c000 0x0 0x1000>;
-			clocks = <&clk CLKGEN_PADCTRL1_APSYS_PCLK>;
-			clock-names = "pclk";
-			status = "okay";
-		};
-
-		padctrl0_apsys: padctrl0-apsys@ffec007000 {
-			compatible = "thead,light-fm-right-pinctrl";
-			reg = <0xff 0xec007000 0x0 0x1000>;
-			clocks = <&clk CLKGEN_PADCTRL0_APSYS_PCLK>;
-			clock-names = "pclk";
-			status = "okay";
-		};
-
-		pwm: pwm@ffec01c000 {
-			compatible = "thead,pwm-light";
-			reg = <0xff 0xec01c000 0x0 0x4000>;
-			#pwm-cells = <2>;
-			clocks = <&clk CLKGEN_PWM_PCLK>,
-			         <&clk CLKGEN_PWM_CCLK>;
-			clock-names = "pclk", "cclk";
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_pwm>;
-		};
-
-		timer0: timer@ffefc32000 {
-			compatible = "snps,dw-apb-timer";
-			reg = <0xff 0xefc32000 0x0 0x14>;
-			clocks = <&dummy_clock_apb>;
-			clock-names = "timer";
-			clock-frequency = <62500000>;
-			interrupts = <16>;
-			interrupt-parent = <&intc>;
-			status = "okay";
-		};
-
-		timer1: timer@ffefc32014 {
-			compatible = "snps,dw-apb-timer";
-			reg = <0xff 0xefc32014 0x0 0x14>;
-			clocks = <&dummy_clock_apb>;
-			clock-names = "timer";
-			clock-frequency = <62500000>;
-			interrupts = <17>;
-			interrupt-parent = <&intc>;
-			status = "okay";
-		};
-
-		timer2: timer@ffefc32028 {
-			compatible = "snps,dw-apb-timer";
-			reg = <0xff 0xefc32028 0x0 0x14>;
-			clocks = <&dummy_clock_apb>;
-			clock-names = "timer";
-			clock-frequency = <62500000>;
-			interrupts = <18>;
-			interrupt-parent = <&intc>;
-			status = "disabled";
-		};
-
-		timer3: timer@ffefc3203c {
-			compatible = "snps,dw-apb-timer";
-			reg = <0xff 0xefc3203c 0x0 0x14>;
-			clocks = <&dummy_clock_apb>;
-			clock-names = "timer";
-			clock-frequency = <62500000>;
-			interrupts = <19>;
-			interrupt-parent = <&intc>;
-			status = "disabled";
-		};
-
-		padctrl_aosys: padctrl-aosys@fffff4a000 {
-			compatible = "thead,light-fm-aon-pinctrl";
-			reg = <0xff 0xfff4a000 0x0 0x2000>;
-			status = "okay";
-		};
-
-		padctrl_audiosys: padctrl-audiosys@ffcb01d000 {
-			compatible = "thead,light-fm-audio-pinctrl";
-			reg = <0xff 0xcb01d000 0x0 0x1000>;
-			status = "disabled";
-		};
-
-		timer4: timer@ffffc33000 {
-			compatible = "snps,dw-apb-timer";
-			reg = <0xff 0xffc33000 0x0 0x14>;
-			clocks = <&dummy_clock_apb>;
-			clock-names = "timer";
-			clock-frequency = <62500000>;
-			interrupts = <20>;
-			interrupt-parent = <&intc>;
-			status = "disabled";
-		};
-
-		timer5: timer@ffffc33014 {
-			compatible = "snps,dw-apb-timer";
-			reg = <0xff 0xffc33014 0x0 0x14>;
-			clocks = <&dummy_clock_apb>;
-			clock-names = "timer";
-			clock-frequency = <62500000>;
-			interrupts = <21>;
-			interrupt-parent = <&intc>;
-			status = "disabled";
-		};
-
-		timer6: timer@ffffc33028 {
-			compatible = "snps,dw-apb-timer";
-			reg = <0xff 0xffc33028 0x0 0x14>;
-			clocks = <&dummy_clock_apb>;
-			clock-names = "timer";
-			clock-frequency = <62500000>;
-			interrupts = <22>;
-			interrupt-parent = <&intc>;
-			status = "disabled";
-		};
-
-		timer7: timer@ffffc3303c {
-			compatible = "snps,dw-apb-timer";
-			reg = <0xff 0xffc3303c 0x0 0x14>;
-			clocks = <&dummy_clock_apb>;
-			clock-names = "timer";
-			clock-frequency = <62500000>;
-			interrupts = <23>;
-			interrupt-parent = <&intc>;
-			status = "disabled";
-		};
-
-		uart0: serial@ffe7014000 { /* Normal serial, for C910 log */
-                        compatible = "snps,dw-apb-uart", "light,uart0";
-			reg = <0xff 0xe7014000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <36>;
-			clocks = <&clk CLKGEN_UART0_SCLK>;
-			clock-names = "baudclk";
-			reg-shift = <2>;
-			reg-io-width = <4>;
-			hw-flow-control = "unsupport";
-			status = "okay";
-		};
-
-		uart1: serial@ffe7f00000 { /* Normal serial, for C902 log */
-			compatible = "snps,dw-apb-uart";
-			reg = <0xff 0xe7f00000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <37>;
-			clocks = <&clk CLKGEN_UART1_SCLK>;
-			clock-names = "baudclk";
-			reg-shift = <2>;
-			reg-io-width = <4>;
-			hw-flow-control = "unsupport";
-			status = "okay";
-		};
-
-		uart2: serial@ffec010000 { /* IRDA supported serial, not in 85P bit */
-			compatible = "snps,dw-apb-uart";
-			reg = <0xff 0xec010000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <38>;
-			clocks = <&clk CLKGEN_UART2_SCLK>;
-			clock-names = "baudclk";
-			reg-shift = <2>;
-			reg-io-width = <4>;
-			hw-flow-control = "unsupport";
-			status = "disabled";
-		};
-
-		uart3: serial@ffe7f04000 { /* IRDA supported serial, not in 85P bit */
-			compatible = "snps,dw-apb-uart";
-			reg = <0xff 0xe7f04000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <39>;
-			clocks = <&clk CLKGEN_UART3_SCLK>;
-			clock-names = "baudclk";
-			reg-shift = <2>;
-			reg-io-width = <4>;
-			hw-flow-control = "unsupport";
-			status = "disabled";
-		};
-
-		uart4: serial@fff7f08000 { /* High Speed with Flow Ctrol serial */
-			compatible = "snps,dw-apb-uart";
-			reg = <0xff 0xf7f08000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <40>;
-			clocks = <&clk CLKGEN_UART4_SCLK>;
-			clock-names = "baudclk";
-			reg-shift = <2>;
-			reg-io-width = <4>;
-			hw-flow-control = "support";
-			status = "okay";
-		};
-
-		uart5: serial@fff7f0c000 { /* Normal serial, for external SE, not in 85P bit */
-			compatible = "snps,dw-apb-uart";
-			reg = <0xff 0xf7f0c000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <41>;
-			clocks = <&clk CLKGEN_UART5_SCLK>;
-			clock-names = "baudclk";
-			reg-shift = <2>;
-			reg-io-width = <4>;
-			hw-flow-control = "unsupport";
-			status = "disabled";
-		};
-
-		adc: adc@0xfffff51000 {
-			compatible = "thead,light-adc";
-			reg = <0xff 0xfff51000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <61>;
-			clocks = <&dummy_clock_aonsys_clk>;
-			clock-names = "adc";
-			/* ADC pin is proprietary,no need to config pinctrl */
-			status = "disabled";
-		};
-
-		spi0: spi@ffe700c000 {
-			compatible = "snps,dw-apb-ssi";
-			reg = <0xff 0xe700c000 0x0 0x1000>;
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_spi0>;
-			interrupt-parent = <&intc>;
-			interrupts = <54>;
-            clocks = <&clk CLKGEN_SPI_SSI_CLK>,
-                     <&clk CLKGEN_SPI_PCLK>;
-            clock-names = "sclk", "pclk";
-			num-cs = <2>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		qspi0: spi@ffea000000 {
-			compatible = "snps,dw-apb-ssi-quad";
-			reg = <0xff 0xea000000 0x0 0x1000>;
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_qspi0>;
-			interrupt-parent = <&intc>;
-			interrupts = <52>;
-            clocks = <&clk CLKGEN_QSPI0_SSI_CLK>,
-                     <&clk CLKGEN_QSPI0_PCLK>;
-            clock-names = "sclk", "pclk";
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		qspi1: spi@fff8000000 {
-			compatible = "snps,dw-apb-ssi-quad";
-			reg = <0xff 0xf8000000 0x0 0x1000>;
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_qspi1>;
-			interrupt-parent = <&intc>;
-			interrupts = <53>;
-            clocks = <&clk CLKGEN_QSPI1_SSI_CLK>,
-                     <&clk CLKGEN_QSPI1_PCLK>;
-            clock-names = "sclk", "pclk";
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		g2d_opp_table:g2d-opp-table {
-			compatible = "operating-points-v2";
-			opp-49500000 {
-      			opp-hz = /bits/ 64 <49500000>;
-    		};
-			opp-99000000 {
-      			opp-hz = /bits/ 64 <99000000>;
-    		};
-			opp-198000000 {
-      			opp-hz = /bits/ 64 <198000000>;
-    		};
-			opp-396000000 {
-      			opp-hz = /bits/ 64 <396000000>;
-    		};
-		};
-
-		g2d: gc620@ffecc80000 {
-			compatible = "thead,c910-gc620";
-			reg = <0xff 0xecc80000 0x0 0x40000>;
-			interrupt-parent = <&intc>;
-			interrupts = <101>;
-			interrupt-names = "irq_2d";
-			clocks = <&vpsys_clk_gate LIGHT_VPSYS_G2D_PCLK>,
-				 <&vpsys_clk_gate LIGHT_VPSYS_G2D_ACLK>,
-				 <&vpsys_clk_gate LIGHT_VPSYS_G2D_CCLK>;
-			clock-names = "pclk", "aclk", "cclk";
-			operating-points-v2 = <&g2d_opp_table>;
-			status = "okay";
-		};
-
-		dsi0: dw-mipi-dsi0@ffef500000 {
-			compatible = "thead,light-mipi-dsi", "simple-bus", "syscon";
-			reg = <0xff 0xef500000 0x0 0x10000>;
-			status = "disabled";
-
-			dphy_0: dsi0-dphy {
-				compatible = "thead,light-mipi-dphy";
-				regmap = <&dsi0>;
-				vosys-regmap = <&vosys_reg>;
-				clocks = <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI0_REFCLK>,
-					 <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI0_CFG_CLK>,
-					 <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI0_PCLK>,
-					 <&clk OSC_24M>,
-					 <&clk OSC_24M>;
-				clock-names = "refclk", "cfgclk", "pclk", "prefclk", "pcfgclk";
-				#phy-cells = <0>;
-			};
-
-			dhost_0: dsi0-host {
-				compatible = "verisilicon,dw-mipi-dsi";
-				regmap = <&dsi0>;
-				interrupt-parent = <&intc>;
-				interrupts = <129>;
-				clocks = <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI0_PCLK>,
-					 <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI0_PIXCLK>;
-				clock-names = "pclk", "pixclk";
-				phys = <&dphy_0>;
-				phy-names = "dphy";
-				#address-cells = <1>;
-				#size-cells = <0>;
-			};
-		};
-
-		dsi1: dw-mipi-dsi1@ffef510000 {
-			compatible = "thead,light-mipi-dsi", "simple-bus", "syscon";
-			reg = <0xff 0xef510000 0x0 0x10000>;
-			status = "disabled";
-
-			dphy_1: dsi1-dphy {
-				compatible = "thead,light-mipi-dphy";
-				regmap = <&dsi1>;
-				vosys-regmap = <&vosys_reg>;
-				clocks = <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI1_REFCLK>,
-					 <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI1_CFG_CLK>,
-					 <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI1_PCLK>,
-					 <&clk OSC_24M>,
-					 <&clk OSC_24M>;
-				clock-names = "refclk", "cfgclk", "pclk", "prefclk", "pcfgclk";
-				#phy-cells = <0>;
-			};
-
-			dhost_1: dsi1-host {
-				compatible = "verisilicon,dw-mipi-dsi";
-				regmap = <&dsi1>;
-				interrupt-parent = <&intc>;
-				interrupts = <129>;
-				clocks = <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI1_PCLK>,
-					 <&vosys_clk_gate LIGHT_CLKGEN_MIPIDSI1_PIXCLK>;
-				clock-names = "pclk", "pixclk";
-				phys = <&dphy_1>;
-				phy-names = "dphy";
-				#address-cells = <1>;
-				#size-cells = <0>;
-			};
-		};
-
-		vosys_reg: vosys@ffef528000 {
-			compatible = "thead,light-vo-subsys", "syscon";
-			reg = <0xff 0xef528000 0x0 0x1000>;
-			status = "okay";
-		};
-
-		hdmi_tx: dw-hdmi-tx@ffef540000 {
-			compatible = "thead,light-hdmi-tx";
-			reg = <0xff 0xef540000 0x0 0x40000>;
-			interrupt-parent = <&intc>;
-			interrupts = <111>;
-			clocks = <&vosys_clk_gate LIGHT_CLKGEN_HDMI_PCLK>,
-				 <&vosys_clk_gate LIGHT_CLKGEN_HDMI_SFR_CLK>,
-				 <&vosys_clk_gate LIGHT_CLKGEN_HDMI_CEC_CLK>,
-				 <&vosys_clk_gate LIGHT_CLKGEN_HDMI_PIXCLK>;
-			clock-names = "iahb", "isfr", "cec", "pixclk";
-			reg-io-width = <4>;
-			phy_version = <301>;
-			/* TODO: add phy property */
-			status = "disabled";
-		};
-
-		dpu: dc8200@ffef600000 {
-			compatible = "verisilicon,dc8200";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0xff 0xef600000 0x0 0x100>,
-			      <0xff 0xef600800 0x0 0x2000>,
-			      <0xff 0xef630010 0x0 0x60>;
-			interrupt-parent = <&intc>;
-			interrupts = <93>;
-			vosys-regmap = <&vosys_reg>;
-			clocks = <&vosys_clk_gate LIGHT_CLKGEN_DPU_CCLK>,
-				 <&vosys_clk_gate LIGHT_CLKGEN_DPU_PIXCLK0>,
-				 <&vosys_clk_gate LIGHT_CLKGEN_DPU_PIXCLK1>,
-				 <&vosys_clk_gate LIGHT_CLKGEN_DPU_ACLK>,
-				 <&vosys_clk_gate LIGHT_CLKGEN_DPU_HCLK>,
-				 <&clk DPU0_PLL_DIV_CLK>,
-				 <&clk DPU1_PLL_DIV_CLK>,
-				 <&clk DPU0_PLL_FOUTPOSTDIV>,
-				 <&clk DPU1_PLL_FOUTPOSTDIV>;
-			clock-names = "core_clk", "pix_clk0", "pix_clk1",
-				      "axi_clk", "cfg_clk", "pixclk0",
-				      "pixclk1", "dpu0_pll_foutpostdiv",
-				      "dpu1_pll_foutpostdiv";
-			status = "disabled";
-
-			dpu_disp0: port@0 {
-				reg = <0>;
-
-				disp0_out: endpoint {
-					remote-endpoint = <&enc0_in>;
-				};
-			};
-
-			dpu_disp1: port@1 {
-				reg = <1>;
-
-				disp1_out: endpoint {
-					remote-endpoint = <&enc1_in>;
-				};
-			};
-		};
-
-		watchdog0: watchdog@ffefc30000 {
-			compatible = "snps,dw-wdt";
-			reg = <0xff 0xefc30000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <24>;
-			clocks = <&clk CLKGEN_WDT0_PCLK>;
-			clock-names = "tclk";
-			resets = <&rst LIGHT_RESET_WDT0>; 
-			status = "okay";
-		};
-
-		watchdog1: watchdog@ffefc31000 {
-			compatible = "snps,dw-wdt";
-			reg = <0xff 0xefc31000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <25>;
-			clocks = <&clk CLKGEN_WDT1_PCLK>;
-			clock-names = "tclk";
-			resets = <&rst LIGHT_RESET_WDT1>; 
-			status = "okay";
-		};
-
-		rtc: rtc@fffff40000 {
-			compatible = "apm,xgene-rtc";
-			reg = <0xff 0xfff40000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <74>;
-			clocks = <&dummy_clock_rtc>;
-			clock-names = "rtc";
-			wakeup-source;
-			status = "okay";
-		};
-
-		usb_1: usb@ffec03f000 {
-			compatible = "thead,dwc3";
-			usb3-misc-regmap = <&misc_sysreg>;
-			usb3-drd-regmap = <&usb3_drd>;
-			clocks = <&miscsys_clk_gate CLKGEN_MISCSYS_USB3_DRD_CLK>,
-					<&miscsys_clk_gate CLKGEN_MISCSYS_USB3_DRD_CTRL_REF_CLK>,
-					<&miscsys_clk_gate CLKGEN_MISCSYS_USB3_DRD_PHY_REF_CLK>,
-					<&miscsys_clk_gate CLKGEN_MISCSYS_USB3_DRD_SUSPEND_CLK>;
-			clock-names = "drd", "ctrl", "phy", "suspend";
-			#address-cells = <2>;
-			#size-cells = <2>;
-			ranges;
-
-			usb: dwc3@ffe7040000 {
-				compatible = "snps,dwc3";
-				reg = <0xff 0xe7040000 0x0 0x10000>;
-				interrupt-parent = <&intc>;
-				interrupts = <68>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				maximum-speed = "super-speed";
-				dr_mode = "host";
-				dma-mask = <0xf 0xffffffff>;
-				snps,usb3_lpm_capable;
-				snps,usb_sofitpsync;
-				status = "okay";
-			};
-		};
-
-		pmu: pmu {
-			interrupt-parent = <&cpu0_intc>;
-			interrupts = <17>;
-			compatible = "riscv,c910_pmu";
-		};
-
-		clk: clock-controller@ffef010000 {
-			compatible = "thead,light-fm-ree-clk";
-			reg = <0xff 0xef010000 0x0 0x1000>;
-			#clock-cells = <1>;
-			clocks = <&osc_32k>, <&osc_24m>, <&rc_24m>;
-			clock-names = "osc_32k", "osc_24m", "rc_24m";
-			status = "okay";
-		};
-
-		rst: reset-controller@ffef014000 {
-			compatible = "thead,light-reset-src","syscon";
-			reg = <0xff 0xef014000 0x0 0x1000>;
-			#reset-cells = <1>;
-			status = "okay";
-		};
-
-		vpsys_rst: vpsys-reset-controller@ffecc30000 {
-			compatible = "thead,light-vpsys-reset-src","syscon";
-			reg = <0xff 0xecc30000 0x0 0x1000>;
-			#reset-cells = <1>;
-			status = "okay";
-		};
-
-		sys_reg: sys_reg@ffef010100 {
-			compatible = "thead,light_sys_reg";
-			reg = <0xff 0xef010100 0x0 0x100>;
-			status = "okay";
-		};
-
-		dmac0: dmac@ffefc00000 {
-			compatible = "snps,axi-dma-1.01a";
-			reg = <0xff 0xefc00000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <27>;
-			clocks = <&clk CLKGEN_DMAC_CPUSYS_ACLK>, <&clk CLKGEN_DMAC_CPUSYS_HCLK>;
-			clock-names = "core-clk", "cfgr-clk";
-			#dma-cells = <1>;
-			dma-channels = <4>;
-			snps,block-size = <65536 65536 65536 65536>;
-			snps,priority = <0 1 2 3>;
-			snps,dma-masters = <1>;
-			snps,data-width = <4>;
-			snps,axi-max-burst-len = <16>;
-			status = "okay";
-		};
-
-		dmac1: tee_dmac@ffff340000 {
-			compatible = "snps,axi-dma-1.01a";
-			reg = <0xff 0xff340000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <150>;
-			clocks = <&clk CLKGEN_DMAC_CPUSYS_ACLK>, <&clk CLKGEN_DMAC_CPUSYS_HCLK>;
-			clock-names = "core-clk", "cfgr-clk";
-			#dma-cells = <1>;
-			dma-channels = <4>;
-			snps,block-size = <65536 65536 65536 65536>;
-			snps,priority = <0 1 2 3>;
-			snps,dma-masters = <1>;
-			snps,data-width = <4>;
-			snps,axi-max-burst-len = <16>;
-			status = "disabled";
-		};
-
-                dmac2: audio_dmac@0xFFC8000000 {
-                        compatible = "snps,axi-dma-1.01a";
-                        reg = <0xff 0xc8000000 0x0 0x2000>;
-                        interrupt-parent = <&intc>;
-                        interrupts = <167>;
-						clocks = <&clk CLKGEN_DMAC_CPUSYS_ACLK>, <&clk CLKGEN_DMAC_CPUSYS_HCLK>;
-                        clock-names = "core-clk", "cfgr-clk";
-                        #dma-cells = <1>;
-                        dma-channels = <16>;
-                        snps,block-size = <65536 65536 65536 65536
-                                          65536 65536 65536 65536
-                                          65536 65536 65536 65536
-                                          65536 65536 65536 65536>;
-                        snps,priority = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>; // <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
-                        snps,dma-masters = <1>;
-                        snps,data-width = <4>;
-                        snps,axi-max-burst-len = <16>;
-                        status = "okay";
-                };
-
-		stmmac_axi_setup: stmmac-axi-config {
-			snps,wr_osr_lmt = <3>;
-			snps,rd_osr_lmt = <3>;
-			snps,blen = <16 8 4 0 0 0 0>;
-		};
-
-		gmac0: ethernet@ffe7070000 {
-			compatible = "thead,light-dwmac";
-			reg = <0xff 0xe7070000 0x0 0x2000
-			       0xff 0xec00301c 0x0 0x4
-			       0xff 0xec003020 0x0 0x4
-			       0xff 0xec003000 0x0 0x1c>;
-			reg-names = "gmac", "phy_if_reg", "txclk_dir_reg", "clk_mgr_reg";
-			interrupt-parent = <&intc>;
-			interrupts = <66>;
-			interrupt-names = "macirq";
-			clocks = <&clk CLKGEN_GMAC0_CCLK>,
-					 <&clk CLKGEN_GMAC0_PCLK>,
-					 <&clk CLKGEN_GMAC_AXI_ACLK>,
-					 <&clk CLKGEN_GMAC_AXI_PCLK>;
-			clock-names = "gmac_pll_clk","pclk","axi_aclk","axi_pclk";
-			snps,pbl = <32>;
-			snps,fixed-burst;
-			snps,axi-config = <&stmmac_axi_setup>;
-			nvmem-cells = <&gmac0_mac_address>;
-			nvmem-cell-names = "mac-address";
-		};
-
-		gmac1: ethernet@ffe7060000 {
-			compatible = "thead,light-dwmac";
-			reg = <0xff 0xe7060000 0x0 0x2000
-			       0xff 0xec00401c 0x0 0x4
-			       0xff 0xec004020 0x0 0x4
-			       0xff 0xec004000 0x0 0x1c>;
-			reg-names = "gmac", "phy_if_reg", "txclk_dir_reg", "clk_mgr_reg";
-			interrupt-parent = <&intc>;
-			interrupts = <67>;
-			interrupt-names = "macirq";
-			clocks = <&clk CLKGEN_GMAC1_CCLK>,
-					 <&clk CLKGEN_GMAC1_PCLK>,
-					 <&clk CLKGEN_GMAC_AXI_ACLK>,
-					 <&clk CLKGEN_GMAC_AXI_PCLK>;
-			clock-names = "gmac_pll_clk","pclk","axi_aclk","axi_pclk";
-			snps,pbl = <32>;
-			snps,fixed-burst;
-			snps,axi-config = <&stmmac_axi_setup>;
-			nvmem-cells = <&gmac1_mac_address>;
-			nvmem-cell-names = "mac-address";
-		};
-
-		emmc: sdhci@ffe7080000 {
-			compatible = "snps,dwcmshc-sdhci";
-			reg = <0xff 0xe7080000 0x0 0x10000>;
-			interrupt-parent = <&intc>;
-			interrupts = <62>;
-			interrupt-names = "sdhciirq";
-			clocks = <&clk CLKGEN_EMMC_SDIO_REF_CLK>,
-					 <&miscsys_clk_gate CLKGEN_MISCSYS_EMMC_CLK>;
-			clock-names = "core", "bus";
-		};
-
-		sdhci0: sd@ffe7090000 {
-			compatible = "snps,dwcmshc-sdhci";
-			reg = <0xff 0xe7090000 0x0 0x10000>;
-			interrupt-parent = <&intc>;
-			interrupts = <64>;
-			interrupt-names = "sdhci0irq";
-			clocks = <&clk CLKGEN_EMMC_SDIO_REF_CLK>,
-					 <&miscsys_clk_gate CLKGEN_MISCSYS_EMMC_CLK>;
-			clock-names = "core", "bus";
-		};
-
-		sdhci1: sd@ffe70a0000 {
-			compatible = "snps,dwcmshc-sdhci";
-			reg = <0xff 0xe70a0000 0x0 0x10000>;
-			interrupt-parent = <&intc>;
-			interrupts = <71>;
-			interrupt-names = "sdhci1irq";
-			clocks = <&clk CLKGEN_EMMC_SDIO_REF_CLK>,
-					 <&miscsys_clk_gate CLKGEN_MISCSYS_EMMC_CLK>;
-			clock-names = "core", "bus";
-		};
-
-		hwspinlock: hwspinlock@ffefc10000 {
-			compatible = "light,hwspinlock";
-			reg = <0xff 0xefc10000 0x0 0x10000>;
-			status = "disabled";
-		};
-
-		npu: vha@fffc800000 {
-			compatible = "img,ax3386-nna";
-			reg = <0xff 0xfc800000 0x0 0x100000>;
-			interrupt-parent = <&intc>;
-			interrupts = <113>;
-			interrupt-names = "npuirq";
-			#cooling-cells = <2>;
-			dynamic-power-coefficient = <1600>;
-			power-domains = <&pd LIGHT_AON_NPU_PD>;
-			clocks = <&clk CLKGEN_TOP_APB_SX_PCLK>,
-				<&clk CLKGEN_TOP_AXI4S_ACLK>,
-				<&clk NPU_CCLK>,
-				<&clk GMAC_PLL_FOUTPOSTDIV>,
-				<&clk NPU_CCLK_OUT_DIV>;
-			clock-names = "pclk", "aclk", "cclk",
-				"gmac_pll_foutpostdiv",
-				"npu_cclk_out_div";
-			operating-points-v2 = <&npu_opp_table>;
-			vha_clk_rate = <1000000000>;
-			ldo_vha-supply = <&npu>;
-			dma-mask = <0xff 0xffffffff>;
-			resets = <&rst LIGHT_RESET_NPU>;
-			status = "disabled";
-		};
-
-		npu_opp_table: opp-table {
-			compatible = "operating-points-v2";
-
-			opp-1000000000 {
-				opp-hz = /bits/ 64 <1000000000>;
-				opp-microvolt = <800000>;
-			};
-			opp-792000000 {
-				opp-hz = /bits/ 64 <792000000>;
-				opp-microvolt = <800000>;
-			};
-			opp-594000000 {
-				opp-hz = /bits/ 64 <594000000>;
-				opp-microvolt = <800000>;
-			};
-			opp-475200000 {
-				opp-hz = /bits/ 64 <475200000>;
-				opp-microvolt = <800000>;
-			};
-			opp-396000000 {
-				opp-hz = /bits/ 64 <396000000>;
-				opp-microvolt = <800000>;
-			};
-		};
-
-		gpu: gpu@ffef400000 {
-		    compatible = "img,gpu";
-		    reg = <0xff 0xef400000 0x0 0x100000>;
-		    interrupt-parent = <&intc>;
-		    interrupts = <102>;
-		    interrupt-names = "gpuirq";
-			vosys-regmap = <&vosys_reg>;
-			power-domains = <&pd LIGHT_AON_GPU_PD>;
-            clocks = <&vosys_clk_gate LIGHT_CLKGEN_GPU_CORE_CLK>,
-                     <&vosys_clk_gate LIGHT_CLKGEN_GPU_CFG_ACLK>;
-            clock-names = "cclk", "aclk";
-		    gpu_clk_rate = <18000000>;
-		    dma-mask = <0xf 0xffffffff>;
-		    status = "disabled";
-		};
-
-		fce: fce@fffcc50000 {
-			compatible = "thead,light-fce";
-			reg = <0xff 0xfcc50000 0x0 0x10000>;
-			interrupt-parent = <&intc>;
-			interrupts = <100>;
-			interrupt-names = "fceirq";
-			clocks = <&vpsys_clk_gate LIGHT_VPSYS_FCE_ACLK>,
-				<&vpsys_clk_gate LIGHT_VPSYS_FCE_PCLK>;
-			clock-names = "aclk", "pclk";
-			resets = <&vpsys_rst LIGHT_RESET_FCE>;
-			dma-mask = <0xf 0xffffffff>;
-			status = "disabled";
-		};
-		vdec_opp_table: opp_table_vdec {
-			compatible = "operating-points-v2";
-
-			opp00 {
-				opp-hz = /bits/ 64 <158400000>;
-				opp-microvolt = <875000>;
-			};
-			opp01 {
-				opp-hz = /bits/ 64 <198000000>;
-				opp-microvolt = <875000>;
-			};
-			opp02 {
-				opp-hz = /bits/ 64 <237600000>;
-				opp-microvolt = <875000>;
-			};
-			opp03 {
-				opp-hz = /bits/ 64 <264000000>;
-				opp-microvolt = <887500>;
-			};
-			opp04 {
-				opp-hz = /bits/ 64 <297000000>;
-				opp-microvolt = <937500>;
-			};
-			opp05 {
-				opp-hz = /bits/ 64 <396000000>;
-				opp-microvolt = <1012500>;
-			};
-			opp06 {
-				opp-hz = /bits/ 64 <475200000>;
-				opp-microvolt = <1037500>;
-			};
-			opp07 {
-				opp-hz = /bits/ 64 <594000000>;
-				opp-microvolt = <1050000>;
-			};
-		};
-
-		venc_opp_table: opp_table_venc {
-			compatible = "operating-points-v2";
-			opp00 {
-				opp-hz = /bits/ 64 <200000000>;
-			};
-			opp01 {
-				opp-hz = /bits/ 64 <250000000>;
-			};
-			opp02 {
-				opp-hz = /bits/ 64 <333300000>;
-			};
-			opp03 {
-				opp-hz = /bits/ 64 <500000000>;
-			};
-		};
-
-		vdec: vdec@ffecc00000 {
-			compatible = "thead,light-vc8000d";
-			reg = <0xff 0xecc00000 0x0 0x8000>;
-			interrupt-parent = <&intc>;
-			interrupts = <131>;
-			power-domains = <&pd LIGHT_AON_VDEC_PD>;
-			clocks = <&vpsys_clk_gate LIGHT_VPSYS_VDEC_ACLK>,
-				<&vpsys_clk_gate LIGHT_VPSYS_VDEC_CCLK>,
-				<&vpsys_clk_gate LIGHT_VPSYS_VDEC_PCLK>;
-			clock-names = "aclk", "cclk", "pclk";
-			operating-points-v2 = <&vdec_opp_table>;
-			status = "disabled";
-		};
-
-		venc: venc@ffecc10000 {
-			compatible = "thead,light-vc8000e";
-			reg = <0xff 0xecc10000 0x0 0x8000>;
-			interrupt-parent = <&intc>;
-			interrupts = <133>;
-			power-domains = <&pd LIGHT_AON_VENC_PD>;
-			clocks = <&vpsys_clk_gate LIGHT_VPSYS_VENC_ACLK>,
-				<&vpsys_clk_gate LIGHT_VPSYS_VENC_CCLK>,
-				<&vpsys_clk_gate LIGHT_VPSYS_VENC_PCLK>;
-			clock-names = "aclk", "cclk", "pclk";
-			operating-points-v2 =<&venc_opp_table>;
-			status = "disabled";
-		};
-
-		isp_venc_shake: shake@ffe4078000 {
-			compatible = "thead,light-ivs";
-			reg = <0xff 0xe4078000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <158>;
-			status = "disabled";
-		};
-
-		vidmem: vidmem@ffecc08000 {
-			compatible = "thead,light-vidmem";
-			reg = <0xff 0xecc08000 0x0 0x1000>;
-			status = "disabled";
-		};
-
-		light_i2s: light_i2s@ffe7034000 {
-			#sound-dai-cells = <1>;
-			compatible = "light,light-i2s";
-			reg = <0xff 0xe7034000 0x0 0x4000>;
-			light,mode = "i2s-master";
-			light,sel = "ap_i2s";
-			interrupt-parent = <&intc>;
-			interrupts = <70>;
-			dmas = <&dmac0 35>;
-			dma-names = "tx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&vosys_clk_gate LIGHT_CLKGEN_HDMI_I2S_CLK>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		i2s0: audio_i2s0@0xffcb014000 {
-			#sound-dai-cells = <1>;
-			compatible = "light,light-i2s";
-			reg = <0xff 0xcb014000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,sel = "i2s0";
-			interrupt-parent = <&intc>;
-			interrupts = <174>;
-			dmas = <&dmac2 9>, <&dmac2 8>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_I2S0>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		i2s1: audio_i2s1@0xffcb015000 {
-			#sound-dai-cells = <1>;
-			compatible = "light,light-i2s";
-			reg = <0xff 0xcb015000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,sel = "i2s1";
-			interrupt-parent = <&intc>;
-			interrupts = <175>;
-			dmas = <&dmac2 11>, <&dmac2 10>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_I2S1>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		i2s2: audio_i2s2@0xffcb016000 {
-			#sound-dai-cells = <1>;
-			compatible = "light,light-i2s";
-			reg = <0xff 0xcb016000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,sel = "i2s2";
-			interrupt-parent = <&intc>;
-			interrupts = <176>;
-			dmas = <&dmac2 13>, <&dmac2 12>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_I2S2>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		i2s_8ch_sd0: audio_i2s_8ch_sd0@0xffcb017000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-i2s-8ch";
-			reg = <0xff 0xcb017000 0x0 0x1000>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,sel = "i2s_8ch_sd0";
-			interrupt-parent = <&intc>;
-			interrupts = <177>;
-			dmas = <&dmac2 36>, <&dmac2 14>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_I2S8CH>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		i2s_8ch_sd1: audio_i2s_8ch_sd1@0xffcb017000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-i2s-8ch";
-			reg = <0xff 0xcb017000 0x0 0x1000>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,sel = "i2s_8ch_sd1";
-			interrupt-parent = <&intc>;
-			interrupts = <177>;
-			dmas = <&dmac2 37>, <&dmac2 15>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_I2S8CH>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		i2s_8ch_sd2: audio_i2s_8ch_sd2@0xffcb017000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-i2s-8ch";
-			reg = <0xff 0xcb017000 0x0 0x1000>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,sel = "i2s_8ch_sd2";
-			interrupt-parent = <&intc>;
-			interrupts = <177>;
-			dmas = <&dmac2 38>, <&dmac2 16>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_I2S8CH>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		i2s_8ch_sd3: audio_i2s_8ch_sd3@0xffcb017000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-i2s-8ch";
-			reg = <0xff 0xcb017000 0x0 0x1000>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,sel = "i2s_8ch_sd3";
-			interrupt-parent = <&intc>;
-			interrupts = <177>;
-			dmas = <&dmac2 39>, <&dmac2 17>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_I2S8CH>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		tdm_slot1: audio_tdm_slot1@0xffcb012000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-tdm";
-			reg = <0xff 0xcb012000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,tdm_slots = <8>;
-			light,tdm_slot_num = <1>;
-			interrupt-parent = <&intc>;
-			interrupts = <178>;
-			dmas = <&dmac2 28>;
-			dma-names = "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_TDM>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		tdm_slot2: audio_tdm_slot2@0xffcb012000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-tdm";
-			reg = <0xff 0xcb012000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,tdm_slots = <8>;
-			light,tdm_slot_num = <2>;
-			interrupt-parent = <&intc>;
-			interrupts = <178>;
-			dmas = <&dmac2 29>;
-			dma-names = "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_TDM>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		tdm_slot3: audio_tdm_slot3@0xffcb012000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-tdm";
-			reg = <0xff 0xcb012000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,tdm_slots = <8>;
-			light,tdm_slot_num = <3>;
-			interrupt-parent = <&intc>;
-			interrupts = <178>;
-			dmas = <&dmac2 30>;
-			dma-names = "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_TDM>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		tdm_slot4: audio_tdm_slot4@0xffcb012000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-tdm";
-			reg = <0xff 0xcb012000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,tdm_slots = <8>;
-			light,tdm_slot_num = <4>;
-			interrupt-parent = <&intc>;
-			interrupts = <178>;
-			dmas = <&dmac2 31>;
-			dma-names = "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_TDM>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		tdm_slot5: audio_tdm_slot5@0xffcb012000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-tdm";
-			reg = <0xff 0xcb012000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,tdm_slots = <8>;
-			light,tdm_slot_num = <5>;
-			interrupt-parent = <&intc>;
-			interrupts = <178>;
-			dmas = <&dmac2 32>;
-			dma-names = "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_TDM>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		tdm_slot6: audio_tdm_slot6@0xffcb012000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-tdm";
-			reg = <0xff 0xcb012000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,tdm_slots = <8>;
-			light,tdm_slot_num = <6>;
-			interrupt-parent = <&intc>;
-			interrupts = <178>;
-			dmas = <&dmac2 33>;
-			dma-names = "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_TDM>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		tdm_slot7: audio_tdm_slot7@0xffcb012000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-tdm";
-			reg = <0xff 0xcb012000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,tdm_slots = <8>;
-			light,tdm_slot_num = <7>;
-			interrupt-parent = <&intc>;
-			interrupts = <178>;
-			dmas = <&dmac2 34>;
-			dma-names = "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_TDM>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		tdm_slot8: audio_tdm_slot8@0xffcb012000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-tdm";
-			reg = <0xff 0xcb012000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			light,mode = "i2s-master";
-			light,tdm_slots = <8>;
-			light,tdm_slot_num = <8>;
-			interrupt-parent = <&intc>;
-			interrupts = <178>;
-			dmas = <&dmac2 35>;
-			dma-names = "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_TDM>;
-			clock-names = "pclk";
-			status = "disabled";
-		};
-
-		spdif0: audio_spdif0@0xffcb018000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-spdif";
-			reg = <0xff 0xcb018000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			interrupt-parent = <&intc>;
-			interrupts = <179>;
-			dmas = <&dmac2 25>, <&dmac2 24>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_SPDIF0>;
-			clock-names = "pclk";
-			id = <0>;
-			status = "disabled";
-		};
-
-		spdif1: audio_spdif1@0xffcb019000 {
-			#sound-dai-cells = <0>;
-			compatible = "light,light-spdif";
-			reg = <0xff 0xcb019000 0x0 0x1000>;
-			audio-pin-regmap = <&audio_ioctrl>;
-			audio-cpr-regmap = <&audio_cpr>;
-			pinctrl-names = "default";
-			interrupt-parent = <&intc>;
-			interrupts = <180>;
-			dmas = <&dmac2 27>, <&dmac2 26>;
-			dma-names = "tx", "rx";
-			light,dma_maxburst = <4>;
-			#dma-cells = <1>;
-			clocks = <&audiosys_clk_gate LIGHT_CLKGEN_AUDIO_SPDIF1>;
-			clock-names = "pclk";
-			id = <1>;
-			status = "disabled";
-		};
-
-		pvt: pvt@fffff4e000 {
-		    compatible = "moortec,mr75203";
-		    reg = <0xff 0xfff4e000 0x0 0x80>,
-			  <0xff 0xfff4e080 0x0 0x100>,
-			  <0xff 0xfff4e180 0x0 0x680>,
-			  <0xff 0xfff4e800 0x0 0x600>;
-		    reg-names = "common", "ts", "pd", "vm";
-		    clocks = <&dummy_clock_aonsys_clk>;
-		    #thermal-sensor-cells = <1>;
-		    status = "okay";
-		};
-
-		i2c0: i2c@ffe7f20000 {
-			compatible = "snps,designware-i2c";
-			reg = <0xff 0xe7f20000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <44>;
-			clocks = <&clk CLKGEN_I2C0_PCLK>;
-			clock-names = "pclk";
-			clock-frequency = <100000>;
-            i2c_mode = "dma";
-			dmas = <&dmac0 12>, <&dmac0 13>;
-			dma-names = "tx", "rx";
-			#dma-cells = <1>;
-			ss_hcnt = /bits/ 16 <0x104>;
-			ss_lcnt = /bits/ 16 <0xec>;
-			fs_hcnt = /bits/ 16 <0x37>;
-			fs_lcnt = /bits/ 16 <0x42>;
-			fp_hcnt = /bits/ 16 <0x14>;
-			fp_lcnt = /bits/ 16 <0x1a>;
-			hs_hcnt = /bits/ 16 <0x9>;
-			hs_lcnt = /bits/ 16 <0x11>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		i2c1: i2c@ffe7f24000 {
-			compatible = "snps,designware-i2c";
-			reg = <0xff 0xe7f24000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <45>;
-			clocks = <&clk CLKGEN_I2C1_PCLK>;
-			clock-names = "pclk";
-			clock-frequency = <100000>;
-            i2c_mode = "dma";
-			dmas = <&dmac0 14>, <&dmac0 15>;
-			dma-names = "tx", "rx";
-			#dma-cells = <1>;
-			ss_hcnt = /bits/ 16 <0x104>;
-			ss_lcnt = /bits/ 16 <0xec>;
-			fs_hcnt = /bits/ 16 <0x37>;
-			fs_lcnt = /bits/ 16 <0x42>;
-			fp_hcnt = /bits/ 16 <0x14>;
-			fp_lcnt = /bits/ 16 <0x1a>;
-			hs_hcnt = /bits/ 16 <0x9>;
-			hs_lcnt = /bits/ 16 <0x11>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		i2c2: i2c@ffec00c000{
-			compatible = "snps,designware-i2c";
-			reg = <0xff 0xec00c000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <46>;
-			clocks = <&clk CLKGEN_I2C2_PCLK>;
-			clock-names = "pclk";
-			clock-frequency = <100000>;
-            i2c_mode = "dma";
-			dmas = <&dmac0 16>, <&dmac0 17>;
-			dma-names = "tx", "rx";
-			#dma-cells = <1>;
-			ss_hcnt = /bits/ 16 <0x104>;
-			ss_lcnt = /bits/ 16 <0xec>;
-			fs_hcnt = /bits/ 16 <0x37>;
-			fs_lcnt = /bits/ 16 <0x42>;
-			fp_hcnt = /bits/ 16 <0x14>;
-			fp_lcnt = /bits/ 16 <0x1a>;
-			hs_hcnt = /bits/ 16 <0x9>;
-			hs_lcnt = /bits/ 16 <0x11>;
-			status = "disabled";
-
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		i2c3: i2c@ffec014000{
-			compatible = "snps,designware-i2c";
-			reg = <0xff 0xec014000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <47>;
-			clocks = <&clk CLKGEN_I2C3_PCLK>;
-			clock-names = "pclk";
-			clock-frequency = <100000>;
-            i2c_mode = "dma";
-			dmas = <&dmac0 18>, <&dmac0 19>;
-			dma-names = "tx", "rx";
-			#dma-cells = <1>;
-			ss_hcnt = /bits/ 16 <0x104>;
-			ss_lcnt = /bits/ 16 <0xec>;
-			fs_hcnt = /bits/ 16 <0x37>;
-			fs_lcnt = /bits/ 16 <0x42>;
-			fp_hcnt = /bits/ 16 <0x14>;
-			fp_lcnt = /bits/ 16 <0x1a>;
-			hs_hcnt = /bits/ 16 <0x9>;
-			hs_lcnt = /bits/ 16 <0x11>;
-			status = "disabled";
-
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		i2c4: i2c@ffe7f28000{
-			compatible = "snps,designware-i2c";
-			reg = <0xff 0xe7f28000 0x0 0x4000>;
-			interrupt-parent = <&intc>;
-			interrupts = <48>;
-			clocks = <&clk CLKGEN_I2C4_PCLK>;
-			clock-names = "pclk";
-			clock-frequency = <100000>;
-            i2c_mode = "dma";
-			dmas = <&dmac0 20>, <&dmac0 21>;
-			dma-names = "tx", "rx";
-			#dma-cells = <1>;
-			ss_hcnt = /bits/ 16 <0x104>;
-			ss_lcnt = /bits/ 16 <0xec>;
-			fs_hcnt = /bits/ 16 <0x37>;
-			fs_lcnt = /bits/ 16 <0x42>;
-			fp_hcnt = /bits/ 16 <0x14>;
-			fp_lcnt = /bits/ 16 <0x1a>;
-			hs_hcnt = /bits/ 16 <0x9>;
-			hs_lcnt = /bits/ 16 <0x11>;
-			status = "disabled";
-
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		audio_i2c0: i2c@0xffcb01a000 {
-			compatible = "snps,designware-i2c";
-			reg = <0xff 0xcb01a000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <182>;
-			clocks = <&dummy_clock_apb>;
-			clock-frequency = <100000>;
-            i2c_mode = "dma";
-			dmas = <&dmac2 21>, <&dmac2 20>;
-			dma-names = "tx", "rx";
-			#dma-cells = <1>;
-			ss_hcnt = /bits/ 16 <0x82>;
-			ss_lcnt = /bits/ 16 <0x78>;
-			fs_hcnt = /bits/ 16 <0x37>;
-			fs_lcnt = /bits/ 16 <0x42>;
-			fp_hcnt = /bits/ 16 <0x14>;
-			fp_lcnt = /bits/ 16 <0x1a>;
-			hs_hcnt = /bits/ 16 <0x5>;
-			hs_lcnt = /bits/ 16 <0x15>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-        audio_i2c1: i2c@0xffcb01b000 {
-                compatible = "snps,designware-i2c";
-                reg = <0xff 0xcb01b000 0x0 0x1000>;
-                interrupt-parent = <&intc>;
-                interrupts = <183>;
-                clocks = <&dummy_clock_apb>;
-                clock-frequency = <100000>;
-                i2c_mode = "dma";
-			    dmas = <&dmac2 23>, <&dmac2 22>;
-			    dma-names = "tx", "rx";
-			    #dma-cells = <1>;
-                ss_hcnt = /bits/ 16 <0x82>;
-                ss_lcnt = /bits/ 16 <0x78>;
-                fs_hcnt = /bits/ 16 <0x37>;
-                fs_lcnt = /bits/ 16 <0x42>;
-                fp_hcnt = /bits/ 16 <0x14>;
-                fp_lcnt = /bits/ 16 <0x1a>;
-                hs_hcnt = /bits/ 16 <0x5>;
-                hs_lcnt = /bits/ 16 <0x15>;
-                status = "disabled";
-
-                #address-cells = <1>;
-                #size-cells = <0>;
-        };
-
-		isp0: isp@ffe4100000 {
-			compatible = "thead,light-isp";
-			reg = <0xff 0xe4100000 0x0 0x10000>;
-			interrupt-parent = <&intc>;
-			interrupts = <117>,<118>;
-			clocks =  <&visys_clk_gate LIGHT_CLKGEN_ISP0_ACLK>,
-			          <&visys_clk_gate LIGHT_CLKGEN_ISP0_HCLK>,
-				  <&visys_clk_gate LIGHT_CLKGEN_ISP0_PIXELCLK>,
-				  <&visys_clk_gate LIGHT_CLKGEN_ISP0_CLK>;
-			clock-names = "aclk", "hclk", "isp0_pclk", "cclk";
-			status = "disabled";
-		};
-
-		isp1: isp@ffe4110000 {
-			compatible = "thead,light-isp";
-			reg = <0xff 0xe4110000 0x0 0x10000>;
-			interrupt-parent = <&intc>;
-			interrupts = <120>,<121>;
-			clocks = <&visys_clk_gate LIGHT_CLKGEN_ISP0_ACLK>,
-			         <&visys_clk_gate LIGHT_CLKGEN_ISP0_HCLK>,
-				 <&visys_clk_gate LIGHT_CLKGEN_ISP0_PIXELCLK>,
-				 <&visys_clk_gate LIGHT_CLKGEN_ISP1_CLK>,
-				 <&visys_clk_gate LIGHT_CLKGEN_ISP1_PIXELCLK>;
-			clock-names = "aclk", "hclk", "isp0_pclk", "cclk", "isp1_pclk";
-			status = "disabled";
-		};
-
-		isp_ry0: isp_ry@ffe4120000 {
-			compatible = "thead,light-isp_ry";
-			reg = <0xff 0xe4120000 0x0 0x10000>;
-			interrupt-parent = <&intc>;
-			interrupts = <123>,<124>;
-			clocks = <&visys_clk_gate LIGHT_CLKGEN_ISP_RY_ACLK>,
-			         <&visys_clk_gate LIGHT_CLKGEN_ISP_RY_HCLK>,
-				 <&visys_clk_gate LIGHT_CLKGEN_ISP_RY_CCLK>;
-			clock-names = "aclk", "hclk", "cclk";
-			status = "disabled";
-		};
-
-		dewarp: dewarp@ffe4130000 {
-			compatible = "thead,light-dewarp";
-			reg = <0xff 0xe4130000 0x0 0x10000>;
-			interrupt-parent = <&intc>;
-			interrupts = <98>,<99>;
-			clocks = <&visys_clk_gate LIGHT_CLKGEN_DW200_ACLK>,
-			         <&visys_clk_gate LIGHT_CLKGEN_DW200_HCLK>,
-				 <&visys_clk_gate LIGHT_CLKGEN_DW200_CLK_VSE>,
-				 <&visys_clk_gate LIGHT_CLKGEN_DW200_CLK_DWE>;
-			clock-names = "aclk", "hclk", "vseclk", "dweclk";
-			status = "disabled";
-		};
-
-		dec400_isp0: dec400@ffe4060000 {
-			compatible = "thead,dec400";
-			reg = <0xff 0xe4060000 0x0 0x8000>;
-			status = "disabled";
-		};
-
-		dec400_isp1: dec400@ffe4068000 {
-			compatible = "thead,dec400";
-			reg = <0xff 0xe4068000 0x0 0x8000>;
-			status = "disabled";
-		};
-
-		dec400_isp2: dec400@ffe4070000 {
-			compatible = "thead,dec400";
-			reg = <0xff 0xe4070000 0x0 0x8000>;
-			status = "disabled";
-		};
-
-		bm_visys: bm_visys@ffe4040000 {
-			compatible = "thead,light-bm-visys";
-			reg = <0xff 0xe4040000 0x0 0x1000>;
-			status = "disabled";
-		};
-
-		bm_csi0: csi@ffe4000000{ //CSI2
-		    compatible = "thead,light-bm-csi";
-		    reg = < 0xff 0xe4000000 0x0 0x10000>;
-		    interrupt-parent = <&intc>;
-		    interrupts = <128>;
-		    dphyglueiftester = <0x180>;
-		    sysreg_mipi_csi_ctrl = <0x140>;
-		    clocks = <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI0_PCLK>,
-		             <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI0_PIXCLK>,
-		             <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI0_CFG_CLK>;
-		    clock-names = "pclk", "pixclk", "cfg_clk";
-		    phy_name = "CSI_4LANE";
-		    status = "disabled";
-		};
-
-		csia_reg: visys-reg@ffe4020000 {
-		    compatible = "thead,light-visys-reg", "syscon";
-		    reg = < 0xff 0xe4020000 0x0 0x10000>;
-		    status = "okay";
-		};
-
-		bm_csi1: csi@ffe4010000{ //CSI2X2_B
-		    compatible = "thead,light-bm-csi";
-		    reg = < 0xff 0xe4010000 0x0 0x10000>;
-		    interrupt-parent = <&intc>;
-		    interrupts = <126>; // 110 + 16 int_mipi_csi2x2_int0
-		    dphyglueiftester = <0x182>; // for FPGA PHY only. ASIC not needed.
-		    sysreg_mipi_csi_ctrl = <0x148>;
-		    visys-regmap = <&visys_reg>;
-		    csia-regmap = <&csia_reg>;
-		    clocks = <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI1_PCLK>,
-		             <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI1_PIXCLK>,
-		             <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI1_CFG_CLK>;
-		    clock-names = "pclk", "pixclk", "cfg_clk";
-		    phy_name = "CSI_B";
-		    status = "disabled";
-		};
-
-		bm_csi2: csi@ffe4020000{ //CSI2X2_A
-		    compatible = "thead,light-bm-csi";
-		    reg = < 0xff 0xe4020000 0x0 0x10000>;
-		    interrupt-parent = <&intc>;
-		    interrupts = <127>;
-		    dphyglueiftester = <0x184>;
-		    sysreg_mipi_csi_ctrl = <0x144>;
-		    clocks = <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI2_PCLK>,
-		             <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI2_PIXCLK>,
-		             <&visys_clk_gate LIGHT_CLKGEN_MIPI_CSI2_CFG_CLK>;
-		    clock-names = "pclk", "pixclk", "cfg_clk";
-		    phy_name = "CSI_A";
-		    status = "disabled";
-		};
-
-		bm_isp0: bm_isp@ffe4100000 {
-			compatible = "thead,light-bm-isp";
-			reg = <0xff 0xe4100000 0x0 0x10000>;
-			status = "disabled";
-		};
-
-		bm_isp1: bm_isp@ffe4110000 {
-			compatible = "thead,light-bm-isp";
-			reg = <0xff 0xe4110000 0x0 0x10000>;
-			status = "disabled";
-		};
-
-		//isp-ry
-		bm_isp2: bm_isp@ffe4120000 {
-			compatible = "thead,light-bm-isp";
-			reg = <0xff 0xe4120000 0x0 0x10000>;
-			status = "disabled";
-		};
-
-		vi_pre: vi_pre@ffe4030000 {
-			compatible = "thead,vi_pre";
-			reg = <0xff 0xe4030000 0x0 0x1000>;
-			interrupt-parent = <&intc>;
-			interrupts = <134>;
-			clocks = <&visys_clk_gate LIGHT_CLKGEN_VIPRE_ACLK>,
-			         <&visys_clk_gate LIGHT_CLKGEN_VIPRE_PCLK>,
-				 <&visys_clk_gate LIGHT_CLKGEN_VIPRE_PIXELCLK>;
-			clock-names ="aclk", "pclk", "pixclk";
-			status = "disabled";
-		};
-
-		video0: cam_dev@100 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-		video1: cam_dev@200 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video2: cam_dev@300 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video3: cam_dev@400 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video4: cam_dev@500 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video5: cam_dev@600 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video6: cam_dev@700 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video7: cam_dev@800 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video8: cam_dev@900 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video9: cam_dev@a00 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video10: cam_dev@b00 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video11: cam_dev@c00 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-        video12: cam_dev@d00 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        video13: cam_dev@e00 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-		video14: cam_dev@f00 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-		video15: cam_dev@f01 {
-			compatible = "thead,video";
-			status = "disabled";
-		};
-
-        vvcam_flash_led0: vvcam_flash_led@0 {
-			compatible = "thead,light-vvcam-flash_led";
-			status = "disabled";
-		};
-
-		vvcam_sensor0: vvcam_sensor@0 {
-			compatible = "thead,light-vvcam-sensor";
-			status = "disabled";
-		};
-
-		vvcam_sensor1: vvcam_sensor@1 {
-			compatible = "thead,light-vvcam-sensor";
-			status = "disabled";
-		};
-
-		vvcam_sensor2: vvcam_sensor@2 {
-			compatible = "thead,light-vvcam-sensor";
-			status = "disabled";
-		};
-
-		vvcam_sensor3: vvcam_sensor@3 {
-			compatible = "thead,light-vvcam-sensor";
-			status = "disabled";
-		};
-
-		vvcam_sensor4: vvcam_sensor@4 {
-			compatible = "thead,light-vvcam-sensor";
-			status = "disabled";
-		};
-
-		vvcam_sensor5: vvcam_sensor@5 {
-			compatible = "thead,light-vvcam-sensor";
-			status = "disabled";
-		};
-
-        vvcam_sensor6: vvcam_sensor@6 {
-			compatible = "thead,light-vvcam-sensor";
-			status = "disabled";
-		};
-
-		vvcam_sensor7: vvcam_sensor@7 {
-			compatible = "thead,light-vvcam-sensor";
-			status = "disabled";
-		};
-
-		xtensa_dsp: dsp@01{
-			compatible = "thead,dsp-hw-common";
-			reg = <0xff 0xef040000 0x0 0x001000 >;   /*DSP_SYSREG(0x0000-0xFFF) */
-			status = "disabled";
-		};
-
-		xtensa_dsp0: dsp@0 {
-			compatible = "cdns,xrp-hw-simple";
-			reg = <0xff 0xe4040190 0x0 0x000010   /* host irq DSP->CPU INT Register  */
-				   0xff 0xe40401e0 0x0 0x000010   /* device irq CPU->DSP INT Register  */
-				   0xff 0xef048000 0x0 0x008000  /* DSP shared memory */
-				   0xff 0xe0180000 0x0 0x040000>; /* DSP TCM*/
-			dsp = <0>;
-			dspsys-rst-bit = <8>;           /*bit# in DSP_SYSREG*/
-			dspsys-bus-offset = <0x90>;   /*in DSP_SYSREG*/
-			device-irq = <0x4 1 24>; /*0xff 0xe40401e4 offset to clear DSP I]RQ, bit#, IRQ# */
-			device-irq-host-offset = <0x8>;  /*0xff 0xe40401e8 offset to trigger DSP IRQ*/
-			device-irq-mode = <1>; /*level trigger*/
-			host-irq = <0x4 1>; /*0xff 0xe4040194 offset to clear, bit# */
-			host-irq-mode = <1>;   /*level trigger */
-			host-irq-offset = <0x8>;  /* 0xff 0xe4040198 offset to trigger ,device side*/
-			interrupt-parent = <&intc>;
-			interrupts = <156>;
-			#cooling-cells = <2>;
-			firmware-name = "xrp0.elf";
-			clocks = <&dspsys_clk_gate CLKGEN_DSP0_PCLK>,
-			<&dspsys_clk_gate CLKGEN_DSP0_CCLK>;
-			clock-names = "pclk", "cclk";
-			status = "disabled";
-			operating-points-v2 = <&dsp_opp_table>;
-			dynamic-power-coefficient = <1000>;
-			#address-cells = <2>;
-			#size-cells = <1>;
-			ranges = <0x00 0x00000000 0x00 0x00000000 0xe0180000
-                      0x00 0xe01c0000 0x00 0xe01c0000 0x19E40000
-					  0x00 0xfa000000 0xff 0xe0000000 0x00180000
-				      0x00 0xe0180000 0xff 0xe0180000 0x00040000
-					  0x00 0xffc00000 0xff 0xe4000000 0x00200000 >;  /* VISYS_R */
-			dsp@0 {
-				ranges = <0x00 0x00000000 0x00 0x00000000 0xe0180000
-                          0x00 0xe01c0000 0x00 0xe01c0000 0x19E40000
-						  0x00 0xfa000000 0xff 0xe0000000 0x00180000
-						  0x00 0xe0180000 0xff 0xe0180000 0x00040000
-						  0x00 0xffc00000 0xff 0xe4000000 0x00200000 >;  /* VISYS_R */
-			};
-		};
-
-		xtensa_dsp1: dsp@1 {
-			compatible = "cdns,xrp-hw-simple";
-			reg = <0xff 0xe40401a0 0x0 0x000010   /* host irq DSP->CPU INT Register  */
-				   0xff 0xe40401d0 0x0 0x000010   /* device irq CPU->DSP INT Register  */
-				   0xff 0xef050000 0x0 0x008000  /* DSP shared memory */
-				   0xff 0xe01C0000 0x0 0x040000>;/* DSP TCM*/
-			dsp = <1>;
-			dspsys-rst-bit = <8>;           /*bit# in DSP_SYSREG*/
-			dspsys-bus-offset = <0x90>;   /*in DSP_SYSREG*/
-			device-irq = <0x4 1 24>; /*0xff 0xe40401e4 offset to clear DSP I]RQ, bit#, IRQ# */
-			device-irq-host-offset = <0x8>;  /*0xff 0xe40401e8 offset to trigger DSP IRQ*/
-			device-irq-mode = <1>; /*level trigger*/
-			host-irq = <0x4 1>; /*0xff 0xe4040194 offset to clear, bit# */
-			host-irq-mode = <1>;   /*level trigger */
-			host-irq-offset = <0x8>;  /* 0xff 0xe4040198 offset to trigger ,device side*/
-			interrupt-parent = <&intc>;
-			interrupts = <157>;
-			firmware-name = "xrp1.elf";
-			#cooling-cells = <2>;
-			clocks = <&dspsys_clk_gate CLKGEN_DSP1_PCLK>,
-			<&dspsys_clk_gate CLKGEN_DSP1_CCLK>;
-			clock-names = "pclk", "cclk";
-			status = "disabled";
-			operating-points-v2 = <&dsp_opp_table>;
-			dynamic-power-coefficient = <1000>;
-			#address-cells = <2>;
-			#size-cells = <1>;
-			ranges = <0x00 0x00000000 0x00 0x00000000 0xe0180000
-                      0x00 0xe01c0000 0x00 0xe01c0000 0x19E40000
-					  0x00 0xfa000000 0xff 0xe0000000 0x00180000
-					  0x00 0xe0180000 0xff 0xe01C0000 0x00040000
-					  0x00 0xffc00000 0xff 0xe4000000 0x00200000 >;  /* VISYS_R */
-			dsp@0 {
-				ranges = <0x00 0x00000000 0x00 0x00000000 0xe0180000
-                          0x00 0xe01c0000 0x00 0xe01c0000 0x19E40000
-						  0x00 0xfa000000 0xff 0xe0000000 0x00180000
-						  0x00 0xe0180000 0xff 0xe01C0000 0x00040000
-						  0x00 0xffc00000 0xff 0xe4000000 0x00200000 >;  /* VISYS_R */
-			};
-		};
-
-
-		dsp_opp_table: dsp_opp_table {
-			compatible = "operating-points-v2";
-
-			opp-125000000 {
-				opp-hz = /bits/ 64 <125000000>;
-				opp-microvolt = <800000>;
-			};
-
-			opp-250000000 {
-				opp-hz = /bits/ 64 <250000000>;
-				opp-microvolt = <800000>;
-			};
-
-			opp-500000000 {
-				opp-hz = /bits/ 64 <500000000>;
-				opp-microvolt = <800000>;
-			};
-			opp-1000000000 {
-				opp-hz = /bits/ 64 <1000000000>;
-				opp-microvolt = <800000>;
-				opp-suspend;
-			};
-		};
-
-		pmp: pmp@ffdc020000 {
-			compatible = "pmp";
-			reg = <0xff 0xdc020000 0x0 0x1000>;
-		};
-
-		mrvbr: mrvbr@ffff018050 {
-			compatible = "mrvbr";
-			reg = <0xff 0xff019050 0x0 0x1000>;
-		};
-
-		mrmr: mrmr@ffff014004 {
-			compatible = "mrmr";
-			reg = <0xff 0xff015004 0x0 0x1000>;
-		};
-
-		bmu: ddr-pmu@ffff008000 {
-			compatible = "thead,light-ddr-pmu";
-			reg = <0xff 0xff008000 0x0 0x800
-				0xff 0xff008800 0x0 0x800
-				0xff 0xff009000 0x0 0x800
-				0xff 0xff009800 0x0 0x800
-				0xff 0xff00a000 0x0 0x800>;
-			interrupt-parent = <&intc>;
-			interrupts = <87>;
-			status = "okay";
-		};
-
-		mbox_910t: mbox@ffffc38000 {
-		       compatible = "thead,light-mbox";
-		       reg = <0xff 0xffc38000 0x0 0x4000>,
-			     <0xff 0xffc44000 0x0 0x1000>,
-			     <0xff 0xffc4c000 0x0 0x1000>,
-			     <0xff 0xffc54000 0x0 0x1000>;
-		       reg-names = "local_base", "remote_icu0", "remote_icu1", "remote_icu2";
-		       interrupt-parent = <&intc>;
-		       interrupts = <28>;
-		       clocks = <&dummy_clock_apb>;
-		       clock-names = "ipg";
-		       icu_cpu_id = <0>;
-		       #mbox-cells = <2>;
-		};
-
-		trng: rng@ffff300000 {
-			compatible = "inside-secure,safexcel-eip76";
-			reg = <0xff 0xff300000 0x0 0x7d>;
-			interrupt-parent = <&intc>;
-			interrupts = <149>;
-			clocks = <&dummy_clock_eip>;
-			status = "disabled";
-		};
-
-
-		eip_28: eip-28@ffff300000 {
-			compatible = "xlnx,sunrise-fpga-1.0", "safexcel-eip-28";
-			reg = <0xff 0xff300000 0x0 0x40000>;
-			interrupt-parent = <&intc>;
-			interrupts = <144>,<145>,<146>,<147>;
-			clocks = <&miscsys_clk_gate CLKGEN_MISCSYS_EIP120SI_CLK>,
-					<&miscsys_clk_gate CLKGEN_MISCSYS_EIP120SII_CLK>,
-					<&miscsys_clk_gate CLKGEN_MISCSYS_EIP120SIII_CLK>,
-					<&miscsys_clk_gate CLKGEN_MISCSYS_EIP150B_HCLK>;
-			clock-names = "120si_clk","120sii_clk","120siii_clk","hclk";
-			status = "disabled";
-		};
-
-		khvhost: khvhost {
-			compatible = "thead,khv-host";
-			interrupt-parent = <&intc>;
-			interrupts = <215>; /* TEE INT SRC_7 */
-		};
-
-        light_event: light-event {
-                compatible = "thead,light-event";
-                aon-iram-regmap = <&aon_iram>;
-                status = "okay";
-        };
-
-		aon_suspend_ctrl: aon_suspend_ctrl {
-		        compatible = "thead,light-aon-suspend-ctrl";
-		        status = "okay";
-		};
-
-		visys_clk_gate: visys-clk-gate { /* VI_SYSREG_R */
-			compatible = "thead,visys-gate-controller";
-			visys-regmap = <&visys_reg>;
-			#clock-cells = <1>;
-			status = "okay";
-		};
-
-		vpsys_clk_gate: vpsys-clk-gate@ffecc30000 { /* VP_SYSREG_R */
-			compatible = "thead,vpsys-gate-controller";
-			reg = <0xff 0xecc30000 0x0 0x1000>;
-			#clock-cells = <1>;
-			status = "okay";
-		};
-
-		vosys_clk_gate: vosys-clk-gate@ffef528000 { /* VO_SYSREG_R */
-			compatible = "thead,vosys-gate-controller";
-			reg = <0xff 0xef528000 0x0 0x1000>;
-			#clock-cells = <1>;
-			status = "okay";
-		};
-
-		dspsys_clk_gate: dspsys-clk-gate {
-			compatible = "thead,dspsys-gate-controller";
-			dspsys-regmap = <&dspsys_reg>;
-			#clock-cells = <1>;
-			status = "okay";
-		};
-
-		audiosys_clk_gate: audiosys-clk-gate {
-			compatible = "thead,audiosys-gate-controller";
-			audiosys-regmap = <&audio_cpr>;
-			#clock-cells = <1>;
-			status = "okay";
-		};
-
-		miscsys_clk_gate: miscsys-clk-gate {
-			compatible = "thead,miscsys-gate-controller";
-			miscsys-regmap = <&miscsys_reg>;
-			tee-miscsys-regmap = <&tee_miscsys_reg>;
-			#clock-cells = <1>;
-			status = "okay";
-		};
-
-	};
-
-};
-
diff --git a/arch/riscv/boot/dts/thead/th1520-rvbook-dsi0.dts b/arch/riscv/boot/dts/thead/th1520-rvbook-dsi0.dts
index f8dca91f4d18..74302047c7dd 100644
--- a/arch/riscv/boot/dts/thead/th1520-rvbook-dsi0.dts
+++ b/arch/riscv/boot/dts/thead/th1520-rvbook-dsi0.dts
@@ -14,25 +14,25 @@ memory@0 {
 		reg = <0x0 0x200000 0x1 0xffe00000>;
 	};
 
-	vcc1v8_lontium: vcc1v8-lontium {
+	reg_vcc1v8_lontium: regulator-vcc1v8-lontium {
 		compatible = "regulator-fixed";
 		enable-active-high;
 		regulator-min-microvolt = <1800000>;
 		regulator-max-microvolt = <1800000>;
-		gpio = <&gpio3_porta 17 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio3 17 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&vcc1v8_lontium_pwren>;
+		pinctrl-0 = <&lontium_pwren_pins>;
 		regulator-name = "vcc1v8-lontium";
 	};
 
-	vcc3v3_edp: vcc3v3-edp {
+	reg_vcc3v3_edp: regulator-vcc3v3-edp {
 		compatible = "regulator-fixed";
 		enable-active-high;
 		regulator-min-microvolt = <3300000>;
 		regulator-max-microvolt = <3300000>;
-		gpio = <&gpio2_porta 18 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio2 18 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&vcc3v3_edp_pwren>;
+		pinctrl-0 = <&edp_pwren_pins>;
 		regulator-name = "vcc3v3-edp";
 	};        
 };
@@ -46,7 +46,7 @@ &i2c3 {
 	clock-frequency = <400000>;
 	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
+	pinctrl-0 = <&i2c3_pins>;
 
 	lt8911i2c: lt8911i2c@29{
 		compatible = "i2c,lt8911";
@@ -62,17 +62,17 @@ &dhost_0 {
 	panel0@0 {
 		compatible = "i2c_dsi,lt8911";
 		reg = <0>;
-		lt8911,backlight-gpio = <&gpio2_porta 20 GPIO_ACTIVE_HIGH>;
-		lt8911,irq-gpio = <&gpio3_porta 16 GPIO_ACTIVE_LOW>;
-		lt8911,reset-gpio = <&gpio3_porta 15 GPIO_ACTIVE_LOW>;
+		lt8911,backlight-gpio = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+		lt8911,irq-gpio = <&gpio3 16 GPIO_ACTIVE_LOW>;
+		lt8911,reset-gpio = <&gpio3 15 GPIO_ACTIVE_LOW>;
 		lt8911,rst-delay-ms = <10>;
 		lt8911,edp-lane-cnt = <2>;
 		lt8911,mipi-lane-cnt = <4>;
 		lt8911,edp-depth = <8>; /* 6 or 8 */
 		pinctrl-names = "default";
-		pinctrl-0 = <&lt8911exb_gpios>;
-		hsvcc-supply = <&vcc1v8_lontium>;
-		vspn3v3-supply = <&vcc3v3_edp>;
+		pinctrl-0 = <&lt8911exb_pins>;
+		hsvcc-supply = <&reg_vcc1v8_lontium>;
+		vspn3v3-supply = <&reg_vcc3v3_edp>;
 
 		port {
 			panel0_in: endpoint {
@@ -82,42 +82,3 @@ panel0_in: endpoint {
 	};
 };
 
-&padctrl0_apsys { /* right-pinctrl */
-	light-evb-padctrl0 {
-		/*
-		 * Pin Configuration Node:
-		 * Format: <pin_id mux_node config>
-		 */
-		pinctrl_i2c3: i2c3grp {
-			thead,pins = <
-				FM_I2C3_SCL	LIGHT_PIN_FUNC_0	0x204
-				FM_I2C3_SDA	LIGHT_PIN_FUNC_0	0x204
-			>;
-		};
-
-		lt8911exb_gpios: lt8911exb-gpios {
-			thead,pins = <
-				FM_GPIO2_20	LIGHT_PIN_FUNC_0	0x208
-				FM_GMAC0_RXD1	LIGHT_PIN_FUNC_3	0x0
-				FM_GMAC0_RXD0	LIGHT_PIN_FUNC_3	0x208
-			>;
-		};
-
-		vcc1v8_lontium_pwren: vcc1v8-lontium-pwren {
-			thead,pins = <
-				FM_GMAC0_RXD2	LIGHT_PIN_FUNC_3	0x208
-			>;
-		};
-
-		vcc3v3_edp_pwren: vcc3v3-edp-pwren {
-			thead,pins = <
-				FM_GPIO2_18	LIGHT_PIN_FUNC_0	0x208
-			>;
-		};
-		dsi_reset_gpio: dsi-reset-gpio {
-			thead,pins = <
-				FM_GPIO2_22	LIGHT_PIN_FUNC_0	0x0
-			>;
-                };
-	};
-};
diff --git a/arch/riscv/boot/dts/thead/th1520-rvbook-product-sec.dts b/arch/riscv/boot/dts/thead/th1520-rvbook-product-sec.dts
index 562a94c375f0..8666920cbe17 100644
--- a/arch/riscv/boot/dts/thead/th1520-rvbook-product-sec.dts
+++ b/arch/riscv/boot/dts/thead/th1520-rvbook-product-sec.dts
@@ -8,10 +8,6 @@
 #include "th1520-rvbook-product.dts"
 
 
-&light_iopmp {
-        status = "disabled";
-};
-
 &eip_28 {
         status = "disabled";
 };
diff --git a/arch/riscv/boot/dts/thead/th1520-rvbook-product.dts b/arch/riscv/boot/dts/thead/th1520-rvbook-product.dts
index 83bbd4cb9c36..c63d8a6e9a67 100644
--- a/arch/riscv/boot/dts/thead/th1520-rvbook-product.dts
+++ b/arch/riscv/boot/dts/thead/th1520-rvbook-product.dts
@@ -7,7 +7,7 @@
 
 #include "th1520-rvbook-dsi0.dts"
 
-&lightsound {
+&th1520_sound {
         status = "okay";
         simple-audio-card,dai-link@0 {          /* I2S - AUDIO SYS CODEC 8388*/
                 reg = <0>;
@@ -23,10 +23,10 @@ simple-audio-card,dai-link@1 {          /* I2S - HDMI*/
                 reg = <1>;
                 format = "i2s";
                 cpu {
-                        sound-dai = <&light_i2s 1>;
+                        sound-dai = <&ap_i2s 1>;
                 };
                 codec {
-                        sound-dai = <&dummy_codec>;
+                        sound-dai = <&hdmi_codec>;
                 };
         };
 };
diff --git a/arch/riscv/boot/dts/thead/th1520-rvbook.dtsi b/arch/riscv/boot/dts/thead/th1520-rvbook.dtsi
index 99d9930b8ee7..09a801364b8f 100644
--- a/arch/riscv/boot/dts/thead/th1520-rvbook.dtsi
+++ b/arch/riscv/boot/dts/thead/th1520-rvbook.dtsi
@@ -5,45 +5,31 @@
 
 /dts-v1/;
 
-#include "th1520-rvbook-adap.dtsi"
+#include "th1520.dtsi"
 #include <dt-bindings/input/linux-event-codes.h>
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/usb/pd.h>
 #include <dt-bindings/interrupt-controller/irq.h>
-#include "th1520-vi-devices.dtsi"
 / {
 	chosen {
 		bootargs = "console=ttyS0,115200 crashkernel=256M-:128M earlycon clk_ignore_unused sram=0xffe0000000,0x180000";
 		stdout-path = "serial0:115200n8";
 	};
 
-	cam_pwren: cam-pwren {
-		compatible = "regulator-fixed";
-		regulator-name = "cam_pwren";
-		regulator-boot-on;
-		enable-active-high;
-		regulator-always-on;
-		regulator-min-microvolt = <3300000>;
-		regulator-max-microvolt = <3300000>;
-		gpio = <&gpio2_porta 23 GPIO_ACTIVE_HIGH>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&camera_pwr>;
-	};
-
 	rk_headset: rk-headset {
 		status = "okay";
 		compatible = "rockchip_headset";
-		headset_gpio = <&ao_gpio4_porta 0 GPIO_ACTIVE_LOW>;
+		headset_gpio = <&gpio4 0 GPIO_ACTIVE_LOW>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_audiopa0>;
+		pinctrl-0 = <&headset_det_pins>;
 		// io-channels = <&adc 1>;
 	};
 
 	hall_sensor: hall-mh248 {
 		compatible = "hall-mh248";
 		pinctrl-names = "default";
-		pinctrl-0 = <&mh248_irq_gpio>;
-		irq-gpio = <&ao_gpio_porta 2 IRQ_TYPE_EDGE_BOTH>;
+		pinctrl-0 = <&mh248_int_pins>;
+		irq-gpio = <&aogpio 2 IRQ_TYPE_EDGE_BOTH>;
 		hall-active = <1>;
 		status = "okay";
 	};
@@ -55,11 +41,11 @@ battery: battery {
 
 	usb_en: usb-en{
 		compatible = "usb_en";
-		host-en-gpio = <&gpio0_porta 27 GPIO_ACTIVE_HIGH>;
-		hub-en-gpio = <&gpio3_porta 18 GPIO_ACTIVE_HIGH>;
-		usb_sw-gpio= <&gpio1_porta 11 GPIO_ACTIVE_LOW>;
+		host-en-gpio = <&gpio0 27 GPIO_ACTIVE_HIGH>;
+		hub-en-gpio = <&gpio3 18 GPIO_ACTIVE_HIGH>;
+		usb_sw-gpio= <&gpio1 11 GPIO_ACTIVE_LOW>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&usb_hub_en &usb_host_en &usb_sw>;
+		pinctrl-0 = <&usbhub_en_pins &usb_host_en_pins &usb_sw_pins>;
 		status = "disabled";
 	};	
 
@@ -68,7 +54,7 @@ leds {
 		status = "disabled";
 		led0 {
 			label = "SYS_STATUS";
-			gpios = <&gpio1_porta 15 0>;	/* GPIO_ACTIVE_HIGH: 0 */
+			gpios = <&gpio1 15 0>;	/* GPIO_ACTIVE_HIGH: 0 */
 			default-state = "off";
 		};
 	};
@@ -84,136 +70,6 @@ lcd0_backlight: pwm-backlight@0 {
 		default-brightness-level = <7>;
 	};
 
-	light_iopmp: iopmp {
-		compatible = "thead,light-iopmp";
-
-		/* config#1: multiple valid regions */
-		iopmp_emmc: IOPMP_EMMC {
-			attr = <0xFFFFFFFF>;
-			is_default_region;
-		};
-
-		/* config#2: iopmp bypass */
-		iopmp_sdio0: IOPMP_SDIO0 {
-			bypass_en;
-		};
-
-		/* config#3: iopmp default region set */
-		iopmp_sdio1: IOPMP_SDIO1 {
-			attr = <0xFFFFFFFF>;
-			is_default_region;
-		};
-
-		iopmp_usb0: IOPMP_USB0 {
-			attr = <0xFFFFFFFF>;
-			is_default_region;
-		};
-
-		iopmp_ao: IOPMP_AO {
-			is_default_region;
-		};
-
-		iopmp_aud: IOPMP_AUD {
-			is_default_region;
-		};
-
-		iopmp_chip_dbg: IOPMP_CHIP_DBG {
-			is_default_region;
-		};
-
-		iopmp_eip120i: IOPMP_EIP120I {
-			is_default_region;
-		};
-
-		iopmp_eip120ii: IOPMP_EIP120II {
-			is_default_region;
-		};
-
-		iopmp_eip120iii: IOPMP_EIP120III {
-			is_default_region;
-		};
-
-		iopmp_isp0: IOPMP_ISP0 {
-			is_default_region;
-		};
-
-		iopmp_isp1: IOPMP_ISP1 {
-			is_default_region;
-		};
-
-		iopmp_dw200: IOPMP_DW200 {
-			is_default_region;
-		};
-
-		iopmp_vipre: IOPMP_VIPRE {
-			is_default_region;
-		};
-
-		iopmp_venc: IOPMP_VENC {
-			is_default_region;
-		};
-
-		iopmp_vdec: IOPMP_VDEC {
-			is_default_region;
-		};
-
-		iopmp_g2d: IOPMP_G2D {
-			is_default_region;
-		};
-
-		iopmp_fce: IOPMP_FCE {
-			is_default_region;
-		};
-
-		iopmp_npu: IOPMP_NPU {
-			is_default_region;
-		};
-
-		iopmp0_dpu: IOPMP0_DPU {
-			bypass_en;
-		};
-
-		iopmp1_dpu: IOPMP1_DPU {
-			bypass_en;
-		};
-
-		iopmp_gpu: IOPMP_GPU {
-			is_default_region;
-		};
-
-		iopmp_gmac1: IOPMP_GMAC1 {
-			is_default_region;
-		};
-
-		iopmp_gmac2: IOPMP_GMAC2 {
-			is_default_region;
-		};
-
-		iopmp_dmac: IOPMP_DMAC {
-			is_default_region;
-		};
-
-		iopmp_tee_dmac: IOPMP_TEE_DMAC {
-			is_default_region;
-		};
-
-		iopmp_dsp0: IOPMP_DSP0 {
-			is_default_region;
-		};
-
-		iopmp_dsp1: IOPMP_DSP1 {
-			is_default_region;
-		};
-
-		iopmp_audio0: IOPMP_AUDIO0 {
-			is_default_region;
-		};
-
-		iopmp_audio1: IOPMP_AUDIO1 {
-			is_default_region;
-		};
-	};
-
 	mbox_910t_client1: mbox_910t_client1 {
 		compatible = "thead,light-mbox-client";
 		mbox-names = "902";
@@ -230,18 +86,22 @@ mbox_910t_client2: mbox_910t_client2 {
 		status = "okay";
 	};
 
-	lightsound: lightsound@1 {
-		compatible = "simple-audio-card";
-		simple-audio-card,name = "Light-Sound-Card";
+	hdmi_codec: hdmi_codec@1 {
+		#sound-dai-cells = <0>;
+		compatible = "xuantie,th1520-hdmi-pcm";
+		status = "okay";
+		sound-name-prefix = "DUMMY";
+	};
 
+	th1520_sound: soundcard@1 {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "TH1520-Sound-Card";
 		#address-cells = <1>;
 		#size-cells = <0>;
-
-		status = "disabled";
 	};
 
-	light_rpmsg: light_rpmsg {
-		compatible = "light,rpmsg-bus", "simple-bus";
+	th1520_rpmsg: th1520_rpmsg {
+		compatible = "th1520,rpmsg-bus", "simple-bus";
 		memory-region = <&rpmsgmem>;
 		#address-cells = <2>;
 		#size-cells = <2>;
@@ -249,18 +109,12 @@ light_rpmsg: light_rpmsg {
 		rpmsg: rpmsg{
 			vdev-nums = <1>;
             reg = <0x0 0x1E000000 0 0x10000>;
-			compatible = "light,light-rpmsg";
+			compatible = "th1520,th1520-rpmsg";
+			log-memory-region = <&audio_log_mem>;
 			status = "okay";
 		};
 	};
 
-	dummy_codec: dummy_codec {
-		#sound-dai-cells = <0>;
-		compatible = "thead,light-dummy-pcm";
-		status = "okay";
-		sound-name-prefix = "DUMMY";
-	};
-
 	fan: pwm-fan {
 		compatible = "pwm-fan";
 		#cooling-cells = <2>;
@@ -270,11 +124,11 @@ fan: pwm-fan {
 	};
 
 	reg_vref_1v8: regulator-adc-verf {
-			compatible = "regulator-fixed";
-			regulator-name = "vref-1v8";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-			status = "okay";
+		compatible = "regulator-fixed";
+		regulator-name = "vref-1v8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		status = "okay";
 	};
 
 	reg_usb_hub_vcc5v: regulator-hub-vcc5v-en {
@@ -282,77 +136,77 @@ reg_usb_hub_vcc5v: regulator-hub-vcc5v-en {
 		regulator-name = "regulator-hub-vcc5v-en";
 		regulator-min-microvolt = <5000000>;
 		regulator-max-microvolt = <5000000>;
-		gpio = <&gpio3_porta 18 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio3 18 GPIO_ACTIVE_HIGH>;
 		enable-active-high;
 		regulator-always-on;
 	};
 
-	ext_vcc5v: ext5v0-en {
+	reg_ext_vcc5v: regulator-ext5v-en {
 		compatible = "regulator-fixed";
 		regulator-name = "ext5v-en";
 		regulator-min-microvolt = <5000000>;
 		regulator-max-microvolt = <5000000>;
-		gpio = <&gpio1_porta 2 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&ext_vcc5v_en>;
+		pinctrl-0 = <&ext_vcc5v_en_pins>;
 		enable-active-high;
 		regulator-boot-on;
 		regulator-always-on;
 	};
 
-        typec0_host: typec0-host {
+	reg_typec0_host: regulator-typec0-host {
 		compatible = "regulator-fixed";
 		regulator-name = "typec0-host";
 		regulator-min-microvolt = <3300000>;
 		regulator-max-microvolt = <3300000>;
-		gpio = <&gpio1_porta 6 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio1 6 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&typec0_host_en>;
+		pinctrl-0 = <&typec0_host_en_pins>;
 		enable-active-high;
-        };
+	};
 
-        typec1_host: typec1-host {
+	reg_typec1_host: regulator-typec1-host {
 		compatible = "regulator-fixed";
 		regulator-name = "typec1-host";
 		regulator-min-microvolt = <3300000>;
 		regulator-max-microvolt = <3300000>;
-		gpio = <&gpio1_porta 4 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&typec1_host_en>;
+		pinctrl-0 = <&typec1_host_en_pins>;
 		enable-active-high;
-        };
+	};
 
-	hdmi_en_vcc5v: hdmi-en5v0-en {
+	reg_hdmi_en_vcc5v: regulator-hdmi-en-en {
 		compatible = "regulator-fixed";
 		regulator-name = "hdmi-en5v-en";
 		regulator-min-microvolt = <5000000>;
 		regulator-max-microvolt = <5000000>;
-		gpio = <&gpio3_porta 14 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio3 14 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&hdmi_en>;
+		pinctrl-0 = <&hdmi_en_pins>;
 		enable-active-high;
 		regulator-boot-on;
 		regulator-always-on;
 	};
 
-	fp_pwern_l: fp-pwern-l {
+	reg_fp_pwern_l: regulator-fp-pwern-l {
 		compatible = "regulator-fixed";
 		regulator-name = "fp-pwern-l";
 		regulator-min-microvolt = <3300000>;
 		regulator-max-microvolt = <3300000>;
-		gpio = <&ao_gpio_porta 15 GPIO_ACTIVE_LOW>;
+		gpio = <&aogpio 15 GPIO_ACTIVE_LOW>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_audiopa26>;
+		pinctrl-0 = <&fp_int_pins>;
 		// enable-active-high;
 		regulator-always-on;
 	};
 
-	WCN_PW_EN: WCN-PW-EN {
+	reg_WCN_PW_EN: regulator-WCN-PW-EN {
 		compatible = "regulator-fixed";
 		regulator-name = "wcn-pw-en";
-		gpio = <&gpio0_porta 28 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio0 28 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_wifi_wake>;
+		pinctrl-0 = <&wifi_wake_pins>;
 		enable-active-high;
 		regulator-always-on;
 		regulator-boot-on;
@@ -366,245 +220,143 @@ wcn_wifi: wireless-wlan {
 		// pinctrl-names = "default";
 		// pinctrl-0 = <&pinctrl_wifi_wake>;
 		wifi_chip_type = "rtl8822cs";
-		// WIFI,poweren_gpio = <&gpio0_porta 28 GPIO_ACTIVE_HIGH>;
+		// WIFI,poweren_gpio = <&gpio0 28 GPIO_ACTIVE_HIGH>;
 		status = "okay";
 	};
 
 	wcn_bt: wireless-bluetooth {
 		compatible = "bluetooth-platdata";
 		pinctrl-names = "default", "rts_gpio";
-		BT,power_gpio    = <&gpio0_porta 22 GPIO_ACTIVE_HIGH>;
+		BT,power_gpio    = <&gpio0 22 GPIO_ACTIVE_HIGH>;
 		status = "okay";
 	};
 
 	gpio-keys {
 		compatible = "gpio-keys";
-		pinctrl-0 = <&pinctrl_volume &pinctrl_pw>;
 		pinctrl-names = "default";
+		pinctrl-0 = <&volume_pins &powerkey_pins>;
 		key-pw{
 			label = "power Key";
 			wakeup-source;
 			linux,code = <KEY_POWER>;
 			debounce-interval = <1>;
-			gpios = <&ao_gpio_porta 6 0x1>;
+			gpios = <&aogpio 6 0x1>;
 		};
 	};
 
-	aon: aon {
-		compatible = "thead,light-aon";
-		mbox-names = "aon";
-		mboxes = <&mbox_910t 1 0>;
-		status = "okay";
-
-		pd: light-aon-pd {
-			compatible = "thead,light-aon-pd";
-			#power-domain-cells = <1>;
-		};
-
-		soc_aud_3v3_en_reg: soc_aud_3v3_en {
-			compatible = "regulator-fixed";
-			regulator-name = "soc_aud_3v3_en";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			enable-active-high;
-			regulator-always-on;
-		};
-
-		soc_aud_1v8_en_reg: soc_aud_1v8_en {
-			compatible = "regulator-fixed";
-			regulator-name = "soc_aud_1v8_en";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-			enable-active-high;
-			regulator-always-on;
-		};
-
-		soc_vdd_3v3_en_reg: soc_vdd_3v3_en {
-			compatible = "regulator-fixed";
-			regulator-name = "soc_vdd_3v3_en";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio0_porta 30 1>;
-			enable-active-high;
-			regulator-always-on;
-		};
-
-		soc_vdd5v_se_en_reg: soc_vdd5v_se_en {
-			compatible = "regulator-fixed";
-			regulator-name = "soc_vdd5v_se_en";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			gpio = <&gpio2_porta 14 1>;
-			enable-active-high;
-			regulator-always-on;
-		};
-
-		soc_wcn33_en_reg: soc_wcn33_en {
-			compatible = "regulator-fixed";
-			regulator-name = "soc_wcn33_en";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio2_porta 29 1>;
-			enable-active-high;
-			regulator-always-on;
-		};
-
-		soc_vbus_en_reg: soc_vbus_en {
-			compatible = "regulator-fixed";
-			regulator-name = "soc_vbus_en";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio0_porta 27 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-			regulator-always-on;
-		};
-
-		aon_reg_dialog: light-dialog-reg {
-			compatible = "thead,light-dialog-pmic-ant";
-			status = "okay";
-
-			dvdd_cpu_reg: appcpu_dvdd {
-				regulator-name = "appcpu_dvdd";
-				regulator-min-microvolt = <300000>;
-				regulator-max-microvolt = <1570000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			dvddm_cpu_reg: appcpu_dvddm {
-				regulator-name = "appcpu_dvddm";
-				regulator-min-microvolt = <300000>;
-				regulator-max-microvolt = <1570000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_dvdd18_aon_reg: soc_dvdd18_aon {
-				regulator-name = "soc_dvdd18_aon";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_avdd33_usb3_reg: soc_avdd33_usb3 {
-				regulator-name = "soc_avdd33_usb3";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_dvdd08_aon_reg: soc_dvdd08_aon {
-				regulator-name = "soc_dvdd08_aon";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_dvdd08_ddr_reg: soc_dvdd08_ddr {
-				regulator-name = "soc_dvdd08_ddr";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_vdd_ddr_1v8_reg: soc_vdd_ddr_1v8 {
-				regulator-name = "soc_vdd_ddr_1v8";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_vdd_ddr_1v1_reg: soc_vdd_ddr_1v1 {
-				regulator-name = "soc_vdd_ddr_1v1";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_vdd_ddr_0v6_reg: soc_vdd_ddr_0v6 {
-				regulator-name = "soc_vdd_ddr_0v6";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_dvdd18_ap_reg: soc_dvdd18_ap {
-				regulator-name = "soc_dvdd18_ap";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_dvdd08_ap_reg: soc_dvdd08_ap {
-				regulator-name = "soc_dvdd08_ap";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_avdd08_mipi_hdmi_reg: soc_avdd08_mipi_hdmi {
-				regulator-name = "soc_avdd08_mipi_hdmi";
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			soc_avdd18_mipi_hdmi_reg: soc_avdd18_mipi_hdmi {
-				regulator-name = "soc_avdd18_mipi_hdmi";
-				regulator-boot-on;
-				regulator-always-on;
-			};
+	reg_aud_3v3: regulator-aud-3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "aud_3v3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		regulator-always-on;
+	};
 
-			soc_vdd33_emmc_reg: soc_vdd33_emmc {
-				regulator-name = "soc_vdd33_emmc";
-				regulator-boot-on;
-				regulator-always-on;
-			};
+	reg_aud_1v8: regulator-aud-1v8 {
+		compatible = "regulator-fixed";
+		regulator-name = "aud_1v8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		enable-active-high;
+		regulator-always-on;
+	};
 
-			soc_vdd18_emmc_reg: soc_vdd18_emmc {
-				regulator-name = "soc_vdd18_emmc";
-				regulator-boot-on;
-				regulator-always-on;
-			};
+	reg_vdd_3v3: regulator-vdd-3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_3v3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio0 30 1>;
+		enable-active-high;
+		regulator-always-on;
+	};
 
-			soc_dovdd18_scan_reg: soc_dovdd18_scan {
-				regulator-name = "soc_dovdd18_scan";
-				regulator-min-microvolt = <900000>;
-				regulator-max-microvolt = <3600000>;
-			};
+	reg_vdd5v_se: regulator-vdd5v-se {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd5v_se_en";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&gpio2 14 1>;
+		enable-active-high;
+		regulator-always-on;
+	};
 
-			soc_dvdd12_scan_reg: soc_dvdd12_scan {
-				regulator-name = "soc_dvdd12_scan";
-				regulator-min-microvolt = <900000>;
-				regulator-max-microvolt = <3600000>;
-			};
+	reg_wcn33: regulator-wcn33 {
+		compatible = "regulator-fixed";
+		regulator-name = "wcn33_en";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 29 1>;
+		enable-active-high;
+		regulator-always-on;
+	};
 
-			soc_avdd28_scan_en_reg: soc_avdd28_scan_en {
-				regulator-name = "soc_avdd28_scan_en";
-				regulator-min-microvolt = <900000>;
-				regulator-max-microvolt = <3600000>;
-			};
+	reg_vbus: regulator-vbus-en {
+		compatible = "regulator-fixed";
+		regulator-name = "vbus_en";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio0 27 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
 
-		};
+	reg_cam_pwren: regulator-cam-pwren {
+		compatible = "regulator-fixed";
+		regulator-name = "cam_pwren";
+		regulator-boot-on;
+		enable-active-high;
+		regulator-always-on;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 23 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&camera_pwr_pins>;
+	};
 
-		c910_cpufreq {
-			compatible = "thead,light-mpw-cpufreq";
-			status = "okay";
-		};
+	reg_vcc1v8_lontium: regulator-vcc1v8-lontium {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		gpio = <&gpio3 17 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&lontium_pwren_pins>;
+		regulator-name = "vcc1v8-lontium";
+	};
 
-		test: light-aon-test {
-			compatible = "thead,light-aon-test";
-		};
+	reg_vcc3v3_edp: regulator-vcc3v3-edp {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 18 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&edp_pwren_pins>;
+		regulator-name = "vcc3v3-edp";
 	};
 
 	thermal-zones {
-		cpu-thermal-zone {
-			sustainable-power = <1600>;
+		cpu-thermal {
+			polling-delay = <1000>;
+			polling-delay-passive = <1000>;
+			thermal-sensors = <&pvt 0>;
 
 			trips {
-				fan_config0: fan-trip0 {
-					temperature = <40000>;
+				trip_active0: active-0 {
+					temperature = <39000>;
 					hysteresis = <5000>;
 					type = "active";
 				};
 
-				fan_config1: fan-trip1 {
+				trip_active1: active-1 {
 					temperature = <50000>;
 					hysteresis = <5000>;
 					type = "active";
 				};
 
-				fan_config2: fan-trip2 {
+				trip_active2: active-2 {
 					temperature = <60000>;
 					hysteresis = <5000>;
 					type = "active";
@@ -612,27 +364,22 @@ fan_config2: fan-trip2 {
 			};
 
 			cooling-maps {
-				fan-on {
-					trip = <&fan_config0>;
-					cooling-device =
-						<&fan 1 1>;
+				map-active-0 {
+					cooling-device = <&fan 1 1>;
+					trip = <&trip_active0>;
 				};
-				fan-faster {
-					trip = <&fan_config1>;
-					cooling-device =
-						<&fan 2 2>;
+
+				map-active-1 {
+					cooling-device = <&fan 2 2>;
+					trip = <&trip_active1>;
 				};
-				fan-full {
-					trip = <&fan_config2>;
-					cooling-device =
-						<&fan 3 3>;
+
+				map-active-2 {
+					cooling-device = <&fan 3 3>;
+					trip = <&trip_active2>;
 				};
 			};
 		};
-
-		dev-thermal-zone {
-			sustainable-power = <3000>;
-		};
 	};
 
 };
@@ -646,6 +393,16 @@ &resmem {
 	#size-cells = <2>;
 	ranges;
 	//Note: with "no-map" reserv mem not saved in hibernation
+
+	/* global autoconfigured region for contiguous allocations */
+	cmamem: linux,cma {
+		compatible = "shared-dma-pool";
+		reusable;
+		size = <0 0x20000000>; // 512MB on lpi4a (SOM)
+		alloc-ranges = <0 0xd8000000 0 0x20000000>; // [0x0D800_0000 ~ 0x0F800_0000]            linux,cma-default;
+		linux,cma-default;
+	};
+
 	tee_mem: memory@1c000000 {
 		reg = <0x0 0x1c000000 0 0x2000000>;
 		no-map;
@@ -669,16 +426,168 @@ vi_mem: framebuffer@10000000 {
 		       //0x0 0x14900000 0x0 0x01E00000>;	/* vi_mem_pool_region[2]  30 MB */
 		no-map;
 	};
-	facelib_mem: memory@17000000 {
-		reg = <0x0 0x17000000 0 0x02000000>;
+	rpmsgmem: memory@1E000000 {
+		reg = <0x0 0x1E000000 0x0 0x10000>;
 	};
-    audio_mem: memory@32000000 {
+	audio_mem: memory@32000000 {
 		reg = <0x0 0x32000000 0x0 0x6400000>;
     };
-	rpmsgmem: memory@1E000000 {
-		reg = <0x0 0x1E000000 0x0 0x10000>;
+	audio_log_mem: memory@33400000 {
+		reg = <0x0 0x33400000 0x0 0x200000>;
+	};
+	aon_log_mem: memory@33600000 {
+		reg = <0x0 0x33600000 0x0 0x200000>;
+	};
+};
+
+&aon {
+	dvdd_cpu_reg: appcpu_dvdd {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "appcpu_dvdd";
+		regulator-min-microvolt = <300000>;
+		regulator-max-microvolt = <1570000>;
+		regulator-type = "dvdd";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	dvddm_cpu_reg: appcpu_dvddm {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "appcpu_dvddm";
+		regulator-min-microvolt = <300000>;
+		regulator-max-microvolt = <1570000>;
+		regulator-type = "dvddm";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_dvdd18_aon_reg: soc_dvdd18_aon {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_dvdd18_aon";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_avdd33_usb3_reg: soc_avdd33_usb3 {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_avdd33_usb3";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_dvdd08_aon_reg: soc_dvdd08_aon {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_dvdd08_aon";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_dvdd08_ddr_reg: soc_dvdd08_ddr {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_dvdd08_ddr";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_vdd_ddr_1v8_reg: soc_vdd_ddr_1v8 {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_vdd_ddr_1v8";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_vdd_ddr_1v1_reg: soc_vdd_ddr_1v1 {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_vdd_ddr_1v1";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_vdd_ddr_0v6_reg: soc_vdd_ddr_0v6 {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_vdd_ddr_0v6";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_dvdd18_ap_reg: soc_dvdd18_ap {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_dvdd18_ap";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_dvdd08_ap_reg: soc_dvdd08_ap {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_dvdd08_ap";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_avdd08_mipi_hdmi_reg: soc_avdd08_mipi_hdmi {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_avdd08_mipi_hdmi";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_avdd18_mipi_hdmi_reg: soc_avdd18_mipi_hdmi {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_avdd18_mipi_hdmi";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_vdd33_emmc_reg: soc_vdd33_emmc {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_vdd33_emmc";
+		regulator-type = "common";
+		regulator-boot-on;
+		regulator-always-on;
 	};
 
+	soc_vdd18_emmc_reg: soc_vdd18_emmc {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_vdd18_emmc";
+		regulator-type = "gpio";
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	soc_dovdd18_scan_reg: soc_dovdd18_scan {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_dovdd18_scan";
+		regulator-type = "common";
+		regulator-min-microvolt = <900000>;
+		regulator-max-microvolt = <3600000>;
+	};
+
+	soc_dvdd12_scan_reg: soc_dvdd12_scan {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_dvdd12_scan";
+		regulator-type = "common";
+		regulator-min-microvolt = <900000>;
+		regulator-max-microvolt = <3600000>;
+	};
+
+	soc_avdd28_scan_en_reg: soc_avdd28_scan_en {
+		compatible = "thead,th1520-aon-pmic";
+		regulator-name = "soc_avdd28_scan_en";
+		regulator-type = "common";
+		regulator-min-microvolt = <900000>;
+		regulator-max-microvolt = <3600000>;
+	};
 };
 
 &adc {
@@ -691,9 +600,8 @@ &audio_i2c0 {
 	clock-frequency = <100000>;
 	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_audiopa6>,
-				<&pinctrl_audiopa7>,
-				<&pinctrl_audio_i2c0>;
+	pinctrl-0 = <&aud_i2c0_pa_pins>,
+				<&aud_i2c0_pins>;
 
 	es8388_audio_codec: es8388@11 {
 		#sound-dai-cells = <0>;
@@ -701,60 +609,19 @@ es8388_audio_codec: es8388@11 {
 		reg = <0x11>;
 		sound-name-prefix = "ES8388";
                 headset-detect = <&rk_headset>;
-		AVDD-supply = <&soc_aud_3v3_en_reg>;
-		DVDD-supply = <&soc_aud_1v8_en_reg>;
-		PVDD-supply = <&soc_aud_1v8_en_reg>;
-		spk-ctl-gpios = <&ao_gpio4_porta 3 GPIO_ACTIVE_HIGH>;
-		hp-ctl-gpios = <&ao_gpio4_porta 2 GPIO_ACTIVE_HIGH>;
+		AVDD-supply = <&reg_aud_3v3>;
+		DVDD-supply = <&reg_aud_1v8>;
+		PVDD-supply = <&reg_aud_1v8>;
+		spk-ctl-gpios = <&gpio4 3 GPIO_ACTIVE_HIGH>;
+		hp-ctl-gpios = <&gpio4 2 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_audiopa3 &pinctrl_audiopa2>;
-	};
-
-	audio_aw87519_pa: amp@58 {
-		compatible = "awinic,aw87519_pa";
-		reg = <0x58>;
-		sound-name-prefix = "AW87519";
-		status = "disabled";
-	};
-
-	audio_aw87519_pa1@5b {
-		compatible = "awinic,aw87519_pa";
-		reg = <0x5b>;
-		status = "disabled";
-	};
-
-};
-
-&audio_i2c1 {
-	clock-frequency = <100000>;
-	status = "okay";
-	pinctrl-0 = <&pinctrl_audiopa29>,
-				<&pinctrl_audiopa30>,
-				<&pinctrl_audio_i2c1>;
-
-	es8156_audio_codec_1: es8156@8 {
-		#sound-dai-cells = <0>;
-		compatible = "everest,es8156";
-		reg = <0x08>;
-		status = "disabled";
-	};
-
-	audio_aw87519_pa2@58 {
-		compatible = "awinic,aw87519_pa";
-		reg = <0x58>;
-		status = "disabled";
-	};
-
-	audio_aw87519_pa3@5b {
-		compatible = "awinic,aw87519_pa";
-		reg = <0x5b>;
-		status = "disabled";
+		pinctrl-0 = <&pa_en_pins &hp_ctl_pins>;
 	};
 };
 
-&spi0 {
+&spi {
 	num-cs = <1>;
-	cs-gpios = <&gpio2_porta 15 0>; // GPIO_ACTIVE_HIGH: 0
+	cs-gpios = <&gpio2 15 0>; // GPIO_ACTIVE_HIGH: 0
 	rx-sample-delay-ns = <10>;
 
 	spi_norflash@0 {
@@ -787,27 +654,27 @@ spidev@1 {
 &uart0 {
 	clock-frequency = <100000000>;
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart0>;
+	pinctrl-0 = <&uart0_pins>;
 };
 
 &uart1 {
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart1>;
+	pinctrl-0 = <&uart1_pins>;
 };
 
 &uart3 {
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart3>;
+	pinctrl-0 = <&uart3_pins>;
 };
 
 &uart4 {
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart4>;
+	pinctrl-0 = <&uart4_pins>;
 };
 
 &qspi0 {
 	num-cs = <1>;
-	cs-gpios = <&gpio2_porta 3 0>;
+	cs-gpios = <&gpio2 3 0>;
 	rx-sample-dly = <4>;
 	status = "disabled";
 
@@ -833,8 +700,6 @@ &gmac0 {
 	tx-clk-delay = <0x00>; /* for RGMII */
 	phy-handle = <&phy_88E1111_0>;
 	status = "disabled";
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_gmac0>;
 
 	mdio0 {
 		#address-cells = <1>;
@@ -857,8 +722,6 @@ &gmac1 {
 	tx-clk-delay = <0x00>; /* for RGMII */
 	phy-handle = <&phy_88E1111_1>;
 	status = "disabled";
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_gmac1>;
 };
 
 &emmc {
@@ -874,17 +737,17 @@ &emmc {
 	status = "okay";
 };
 
-&sdhci0 {
+&sdio0 {
 	max-frequency = <198000000>;
 	bus-width = <4>;
 	pull_up;
 	wprtn_ignore;
 	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sdio0>;
+	pinctrl-0 = <&sdio0_pins>;
 };
 
-&sdhci1 {
+&sdio1 {
 	max-frequency = <198000000>;
 	bus-width = <4>;
 	pull_up;
@@ -900,422 +763,735 @@ &sdhci1 {
 	status = "okay";
 };
 
-&padctrl0_apsys { /* right-pinctrl */
-	light-evb-padctrl0 {
-			/*
-			 * Pin Configuration Node:
-			 * Format: <pin_id mux_node config>
-			 */
-			camera_pwr: camera-pwr {
-				thead,pins = < FM_GPIO2_23 LIGHT_PIN_FUNC_0 0x27f >;
-			};
-
-                        switch0_gpio: switch0-gpio {
-                                thead,pins = < FM_GMAC0_TXD1 LIGHT_PIN_FUNC_3 0x208 >;
-                        };
-
-			fingerprint_int:fingerprint-int {
-				thead,pins = <
-					FM_GMAC0_CRS	0x3	0x20a
-				>;
-			};
-
-			pinctrl_i2c2: i2c2grp {
-				thead,pins = <
-					FM_I2C2_SCL	0x0	0x204
-					FM_I2C2_SDA	0x0	0x204
-				>;
-			};
-
-			pinctrl_i2c3: i2c3grp {
-				thead,pins = <
-					FM_I2C3_SCL	0x0	0x204
-					FM_I2C3_SDA	0x0	0x204
-				>;
-			};
-
-			usbc0_int: husb311_int {
-				thead,pins = < FM_GMAC0_TXD0 LIGHT_PIN_FUNC_3 0x27f >;
-			};
-
-			pinctrl_uart0: uart0grp {
-				thead,pins = <
-					FM_UART0_TXD	0x0	0x202
-					FM_UART0_RXD	0x0	0x202
-				>;
-			};
-
-			pinctrl_spi0: spi0grp {
-				thead,pins = <
-					FM_SPI_CSN	0x3	0x20a
-					FM_SPI_SCLK	0x0	0x20a
-					FM_SPI_MISO	0x0	0x23a
-					FM_SPI_MOSI	0x0	0x23a
-				>;
-			};
-
-			pinctrl_qspi0: qspi0grp {
-				thead,pins = <
-					FM_QSPI0_SCLK    0x0    0x20f
-					FM_QSPI0_CSN0    0x3    0x20f
-					FM_QSPI0_CSN1    0x0    0x20f
-					FM_QSPI0_D0_MOSI 0x0    0x23f
-					FM_QSPI0_D1_MISO 0x0    0x23f
-					FM_QSPI0_D2_WP   0x0    0x23f
-					FM_QSPI0_D3_HOLD 0x0    0x23f
-				>;
-			};
-
-			pinctrl_light_i2s0: i2s0grp {
-				thead,pins = <
-					FM_QSPI0_SCLK    0x2    0x208
-					FM_QSPI0_CSN0    0x2    0x238
-					FM_QSPI0_CSN1    0x2    0x208
-					FM_QSPI0_D0_MOSI 0x2    0x238
-					FM_QSPI0_D1_MISO 0x2    0x238
-					FM_QSPI0_D2_WP   0x2    0x238
-					FM_QSPI0_D3_HOLD 0x2    0x238
-				>;
-			};
-
-			pinctrl_gmac1: gmac1grp {
-				thead,pins = <
-					FM_GPIO2_18	0x1	0x20f	/*	GMAC1_TX_CLK  */
-					FM_GPIO2_19	0x1	0x20f	/*	GMAC1_RX_CLK  */
-					FM_GPIO2_20	0x1	0x20f	/*	GMAC1_TXEN  */
-					FM_GPIO2_21	0x1	0x20f	/*	GMAC1_TXD0  */
-					FM_GPIO2_22	0x1	0x20f	/*	GMAC1_TXD1  */
-					FM_GPIO2_23	0x1	0x20f	/*	GMAC1_TXD2  */
-					FM_GPIO2_24	0x1	0x20f	/*	GMAC1_TXD3  */
-					FM_GPIO2_25	0x1	0x20f	/*	GMAC1_RXDV  */
-					FM_GPIO2_30	0x1	0x20f	/*	GMAC1_RXD0  */
-					FM_GPIO2_31	0x1	0x20f	/*	GMAC1_RXD1  */
-					FM_GPIO3_0	0x1	0x20f	/*	GMAC1_RXD2  */
-					FM_GPIO3_1	0x1	0x20f	/*	GMAC1_RXD3  */
-				>;
-			};
-			pinctrl_pwm: pwmgrp {
-				thead,pins = <
-					FM_GPIO3_2	0x1	0x208	/* pwm0 */
-				>;
-			};
-
-			usb_hub_en: usb-hub-en {
-				thead,pins = < FM_GMAC0_RXD3 LIGHT_PIN_FUNC_3 0x208 >;
-			};
-
-			hdmi_en: hdmi-en {
-				thead,pins = < FM_GMAC0_RXDV LIGHT_PIN_FUNC_3 0x208 >;
-			};			
+&padctrl0_apsys {
+	camera_pwr_pins: camera-pwr-0 {
+		camera-pwr-pins {
+			pins = "GPIO2_23";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <25>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	switch0_pins: switch0-0 {
+		gpio-pins {
+			pins = "GMAC0_TXD1";
+			function = "gpio";
+			bias-disabled;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	fingerprint_int_pins: fingerprint-int-0 {
+		fingerprint-pins {
+			pins = "GMAC0_CRS";
+			function = "gpio";
+			bias-disabled;
+			drive-strength = <16>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	i2c2_pins: i2c2-0 {
+		i2c-pins {
+			pins = "I2C2_SCL", "I2C2_SDA";
+			function = "i2c";
+			bias-disable;
+			drive-strength = <7>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	i2c3_pins: i2c3-0 {
+		i2c-pins {
+			pins = "I2C3_SCL", "I2C3_SDA";
+			function = "i2c";
+			bias-disable;
+			drive-strength = <7>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	usbc0_int_pins: usbc0-int-0 {
+		usb-pins {
+			pins = "GMAC0_TXD0";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <25>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	uart0_pins: uart0-0 {
+		tx-pins {
+			pins = "UART0_TXD";
+			function = "uart";
+			bias-disable;
+			drive-strength = <3>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+
+		rx-pins {
+			pins = "UART0_RXD";
+			function = "uart";
+			bias-disable;
+			drive-strength = <3>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	spi0_pins: spi0-0 {
+		clk-pins {
+			pins = "SPI_SCLK";
+			function = "spi";
+			bias-disable;
+			drive-strength = <16>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+		data-pins {
+			pins = "SPI_MOSI", "SPI_MISO";
+			function = "spi";
+			bias-pull-up;
+			drive-strength = <16>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
+
+	qspi0_pins: qspi0-0 {
+		clk-pins {
+			pins = "QSPI0_SCLK";
+			function = "qspi";
+			bias-disable;
+			drive-strength = <25>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+		data-pins {
+			pins = "QSPI0_D0_MOSI", "QSPI0_D1_MISO", "QSPI0_D2_WP", "QSPI0_D3_HOLD";
+			function = "qspi";
+			bias-pull-up;
+			drive-strength = <25>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
+
+	usbhub_en_pins: usbhub-en-0 {
+		usb-pins {
+			pins = "GMAC0_RXD3";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	hdmi_en_pins: hdmi-en-0 {
+		hdmi-pins {
+			pins = "GMAC0_RXDV";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	typec0_en_pins: typec0-en-0 {
+		usb-pins {
+			pins = "GMAC0_TXD3";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	typec1_en_pins: typec1-en-0 {
+		usb-pins {
+			pins = "GMAC0_TXD2";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	sdio0_pins: sdio0-0 {
+		sdio-pins {
+			pins = "SDIO0_DETN";
+			function = "sdio";
+			bias-disable;
+			drive-strength = <1>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	hdmi_pins: hdmi-0 {
+		hdmi-pins {
+			pins = "HDMI_SCL", "HDMI_SDA", "HDMI_CEC";
+			function = "hdmi";
+			bias-disable;
+			drive-strength = <1>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			typec0_en: typec0-en {
-				thead,pins = < FM_GMAC0_TXD3 LIGHT_PIN_FUNC_3 0x208 >;
-			};
+	lt8911exb_pins: lt8911exb-0 {
+		gpio-pins {
+			pins = "GPIO2_2", "GMAC0_RXD1", "GMAC0_RXD0";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			typec1_en: typec1-en {
-				thead,pins = < FM_GMAC0_TXD2 LIGHT_PIN_FUNC_3 0x208 >;
-			};
-			pinctrl_sdio0: sdio0grp {
-				thead,pins = <
-					FM_SDIO0_DETN	0x0	0x202
-				>;
-			};
+	lontium_pwren_pins: lontium-pwren-0 {
+		gpio-pins {
+			pins = "GMAC0_RXD2";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			// pinctrl_pwm: pwmgrp {
-			// 	thead,pins = <
-			// 		FM_GPIO3_2	0x1	0x20f	/* pwm0 */
-			// 		FM_GPIO3_3	0x1	0x20f	/* pwm1 */
-			// 	>;
-			// };
-
-			pinctrl_hdmi: hdmigrp {
-				thead,pins = <
-					FM_HDMI_SCL	0x0	0x202
-					FM_HDMI_SDA	0x0	0x202
-					FM_HDMI_CEC	0x0	0x202
-				>;
-			};
+	edp_pwren_pins: edp-pwren-0 {
+		gpio-pins {
+			pins = "GPIO2_18";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_gmac0: gmac0grp {
-				thead,pins = <
-					FM_GMAC0_TX_CLK	0x0	0x20f	/*	GMAC0_TX_CLK  */
-					FM_GMAC0_RX_CLK	0x0	0x20f	/*	GMAC0_RX_CLK  */
-					FM_GMAC0_TXEN	0x0	0x20f	/*	GMAC0_TXEN  */
-					FM_GMAC0_TXD0	0x0	0x20f	/*	GMAC0_TXD0  */
-					FM_GMAC0_TXD1	0x0	0x20f	/*	GMAC0_TXD1  */
-					FM_GMAC0_TXD2	0x0	0x20f	/*	GMAC0_TXD2  */
-					FM_GMAC0_TXD3	0x0	0x20f	/*	GMAC0_TXD3  */
-					FM_GMAC0_RXDV	0x0	0x20f	/*	GMAC0_RXDV  */
-					FM_GMAC0_RXD0	0x0	0x20f	/*	GMAC0_RXD0  */
-					FM_GMAC0_RXD1	0x0	0x20f	/*	GMAC0_RXD1  */
-					FM_GMAC0_RXD2	0x0	0x20f	/*	GMAC0_RXD2  */
-					FM_GMAC0_RXD3	0x0	0x20f	/*	GMAC0_RXD3  */
-					FM_GMAC0_MDC	0x0 0x208	/*	GMAC0_MDC  */
-					FM_GMAC0_MDIO	0x0 0x208	/*	GMAC0_MDIO  */
-					FM_GMAC0_COL	0x3	0x232	/*	PHY0_nRST  */
-					FM_GMAC0_CRS	0x3	0x232	/*	PHY0_nINT  */
-				>;
-			};
+	dsi_reset_pins: dsi-reset-0 {
+		gpio-pins {
+			pins = "GPIO2_22";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <1>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
 		};
+	};
 };
 
-&padctrl1_apsys { /* left-pinctrl */
-	light-evb-padctrl1 {
-			/*
-			 * Pin Configuration Node:
-			 * Format: <pin_id mux_node config>
-			 */
-			pinctrl_i2c4: i2c4grp {
-				thead,pins = <
-					FM_GPIO0_18	0x1	0x204
-					FM_GPIO0_19	0x1	0x204
-				>;
-			};
-
-			usbc1_int: usbc1-int {
-				thead,pins = < FM_GPIO1_5 LIGHT_PIN_FUNC_0 0x27f >;
-			};
+&padctrl1_apsys {
+	i2c0_pins: i2c0-0 {
+		i2c-pins {
+			pins = "I2C0_SCL", "I2C0_SDA";
+			function = "i2c";
+			bias-disable;
+			drive-strength = <7>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
 
-                        switch1_gpio: switch1-gpio {
-                                thead,pins = < FM_GPIO1_3 LIGHT_PIN_FUNC_0 0x208 >;
-                        };
+	i2c1_pins: i2c1-0 {
+		i2c-pins {
+			pins = "I2C1_SCL", "I2C1_SDA";
+			function = "i2c";
+			bias-disable;
+			drive-strength = <7>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
 
-			hc32fx_int: hc32fx_int {
-				thead,pins = < FM_GPIO1_7 LIGHT_PIN_FUNC_0 0x27f >;
-			};
+	i2c4_pins: i2c4-0 {
+		i2c-pins {
+			pins = "GPIO0_18", "GPIO0_19";
+			function = "i2c";
+			bias-disable;
+			drive-strength = <7>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
 
-			red_led: red-led {
-				thead,pins = < FM_GPIO1_14 LIGHT_PIN_FUNC_0 0x208 >;
-			};
-			green_led: green-led {
-				thead,pins = < FM_GPIO1_13 LIGHT_PIN_FUNC_0 0x208 >;
-			};
+	usbc1_int_pins: usbc1-int-0 {
+		usb-pins {
+			pins = "GPIO1_5";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <25>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
 
-			CHRG_OK: CHRG-OK {
-				thead,pins = < FM_GPIO1_28 LIGHT_PIN_FUNC_0 0x208 >;
-			};
+	switch1_pins: switch1-0 {
+		gpio-pins {
+			pins = "GPIO1_3";
+			function = "gpio";
+			bias-disabled;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_i2c0: i2c0grp {
-				thead,pins = <
-					FM_I2C0_SCL	0x0	0x204
-					FM_I2C0_SDA	0x0	0x204
-				>;
-			};
+	hc32fx_int_pins: hc32fx-int-0 {
+		gpio-pins {
+			pins = "GPIO1_7";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <25>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_i2c1: i2c1grp {
-				thead,pins = <
-					FM_I2C1_SCL	0x0	0x204
-					FM_I2C1_SDA	0x0	0x204
-				>;
-			};
+	redled_pins: redled-0 {
+		gpio-pins {
+			pins = "GPIO1_14";
+			function = "gpio";
+			bias-disabled;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_uart1: uart1grp {
- 				thead,pins = <
-					FM_UART1_TXD	0x0	0x202
-					FM_UART1_RXD	0x0	0x202
-				>;
-			};
+	greenled_pins: greenled-0 {
+		gpio-pins {
+			pins = "GPIO1_13";
+			function = "gpio";
+			bias-disabled;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_uart4: uart4grp {
-				thead,pins = <
-					FM_UART4_TXD	0x0	0x202
-					FM_UART4_RXD	0x0	0x202
-					FM_UART4_CTSN	0x0	0x202
-					FM_UART4_RTSN	0x0	0x202
-				>;
-			};
+	charger_ok_pins: charger-ok-0 {
+		gpio-pins {
+			pins = "GPIO1_28";
+			function = "gpio";
+			bias-disabled;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	uart1_pins: uart1-0 {
+		tx-pins {
+			pins = "UART1_TXD";
+			function = "uart";
+			bias-disable;
+			drive-strength = <3>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+
+		rx-pins {
+			pins = "UART1_RXD";
+			function = "uart";
+			bias-disable;
+			drive-strength = <1>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
+
+	uart3_pins: uart3-0 {
+		tx-pins {
+			pins = "UART3_TXD";
+			function = "uart";
+			bias-disable;
+			drive-strength = <3>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+
+		rx-pins {
+			pins = "UART3_RXD";
+			function = "uart";
+			bias-disable;
+			drive-strength = <1>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+	};
+
+	uart4_pins: uart4-0 {
+		tx-pins {
+			pins = "UART4_TXD";
+			function = "uart";
+			bias-disable;
+			drive-strength = <3>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+
+		rx-pins {
+			pins = "UART4_RXD";
+			function = "uart";
+			bias-disable;
+			drive-strength = <1>;
+			input-enable;
+			input-schmitt-enable;
+			slew-rate = <0>;
+		};
+		ctrl-pins {
+			pins = "UART4_CTSN", "UART4_RTSN";
+			function = "uart";
+			bias-disable;
+			drive-strength = <3>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	wifi_wake_pins: wifi-wake-0 {
+		wifi-pins {
+			pins = "GPIO0_28";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <7>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	bt_wake_pins: bt-wake-0 {
+		bt-pins {
+			pins = "GPIO0_28";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <7>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	qspi1_pins: qspi1-0 {
+		clk-pins {
+			pins = "QSPI1_SCLK";
+			function = "qspi";
+			bias-disable;
+			drive-strength = <16>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+		data-pins {
+			pins = "QSPI1_D0_MOSI", "QSPI1_D1_MISO";
+			function = "qspi";
+			bias-pull-up;
+			drive-strength = <16>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_uart3: uart3grp {
-				thead,pins = <
-					FM_UART3_TXD	0x1	0x202
-					FM_UART3_RXD	0x1	0x202
-				>;
-			};
+	volume_pins: volume-0 {
+		volume-pins {
+			pins = "CLK_OUT_2";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_wifi_wake: wifi_grp {
-				thead,pins = <
-					FM_GPIO0_28	0x0	0x202
-				>;
-			};
+	usb_sw_pins: usb-sw-0 {
+		usb-pins {
+			pins = "GPIO1_11";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	usb_host_en_pins: usb-host-en-0 {
+		usb-pins {
+			pins = "GPIO0_27";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+
+	ext_vcc5v_en_pins: ext-vcc5v-en-0 {
+		gpio-pins {
+			pins = "GPIO1_2";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_bt_wake: bt_grp {
-				thead,pins = <
-					FM_GPIO0_28	0x0	0x202
-				>;
-			};
+	typec0_host_en_pins: typec0-host-en-0 {
+		usb-pins {
+			pins = "GPIO1_6";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_qspi1: qspi1grp {
-				thead,pins = <
-					FM_QSPI1_SCLK    0x0    0x20a
-					FM_QSPI1_CSN0    0x3    0x20a
-					FM_QSPI1_D0_MOSI 0x0    0x23a
-					FM_QSPI1_D1_MISO 0x0    0x23a
-				>;
-			};
+	typec1_host_en_pins: typec1-host-en-0 {
+		usb-pins {
+			pins = "GPIO1_4";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+};
 
+&padctrl_aosys {
+	headset_det_pins: headset-det-0 {
+		headset-pins {
+			pins = "AUDIO_PA0";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <25>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			// pinctrl_iso7816: iso7816grp {
-			// 	thead,pins = <
-			// 		FM_QSPI1_SCLK		0x1	0x208
-			// 		FM_QSPI1_D0_MOSI	0x1	0x238
-			// 		FM_QSPI1_D1_MISO	0x1	0x238
-			// 		FM_QSPI1_D2_WP		0x1	0x238
-			// 		FM_QSPI1_D3_HOLD	0x1	0x238
-			// 	>;
-			// };
-
-			pinctrl_volume: volume_grp {
-				thead,pins = <
-					FM_CLK_OUT_2  0x3     0x208
-				>;
-			};
+	headset_int_pins: headset-int-0 {
+		headset-pins {
+			pins = "AUDIO_PA1";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <1>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			usb_sw: usb-sw {
-				thead,pins = < FM_GPIO1_11 LIGHT_PIN_FUNC_0 0x208 >;
-			};
+	hp_ctl_pins: hp-ctl-0 {
+		gpio-pins {
+			pins = "AUDIO_PA2";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <16>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			usb_host_en: usb-host-en {
-				thead,pins = < FM_GPIO0_27 LIGHT_PIN_FUNC_0 0x238 >;
-			};
+	pa_en_pins: pa-en-0 {
+		gpio-pins {
+			pins = "AUDIO_PA3";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <16>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			ext_vcc5v_en: ext_vcc5v_en{
-				thead,pins = < FM_GPIO1_2 LIGHT_PIN_FUNC_0 0x208 >;
-			};
+	aud_i2c0_pa_pins: aud-i2c0-pa-0 {
+		aud-i2c-pa-pins {
+			pins = "AUDIO_PA6", "AUDIO_PA7";
+			function = "audio";
+			bias-disable;
+			drive-strength = <0>;
+			slew-rate = <0>;
+		};
+	};
 
-                        typec0_host_en: typec0-host-en{
-                                thead,pins = < FM_GPIO1_6 LIGHT_PIN_FUNC_0 0x208 >;
-                        };
+	i2s1_pa_pins: i2s1-pa-0 {
+		i2s-pa-pins {
+			pins = "AUDIO_PA13", "AUDIO_PA14", "AUDIO_PA15", "AUDIO_PA16", "AUDIO_PA17";
+			function = "audio";
+			bias-disable;
+			drive-strength = <0>;
+			slew-rate = <0>;
+		};
+	};
 
-                        typec1_host_en: typec1-host-en{
-                                thead,pins = < FM_GPIO1_4 LIGHT_PIN_FUNC_0 0x208 >;
-                        };
+	i2s2_pa_pins: i2s2-pa-0 {
+		i2s-pa-pins {
+			pins = "AOGPIO_7", "AOGPIO_8", "AOGPIO_10", "AOGPIO_11";
+			function = "audio";
+			bias-disable;
+			drive-strength = <0>;
+			slew-rate = <0>;
+		};
+	};
 
+	touchpad_irq_pins: tp-irq-0 {
+		gpio-pins {
+			pins = "CPU_JTG_TDI";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
 	};
-};
 
-&padctrl_aosys {
-	light-aon-padctrl {
-			/*
-			 * Pin Configuration Node:
-			 * Format: <pin_id mux_node config>
-			 */
-
-			pinctrl_audiopa1: audiopa1_grp {
-				thead,pins = <
-					FM_AUDIO_PA1	0x3	0x72
-				>;
-			};
+	hidkey_irq_pins: hidkey-irq-0 {
+		gpio-pins {
+			pins = "CPU_JTG_TMS";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			// pinctrl_audiopa2: audiopa2_grp {
-			// 	thead,pins = <
-			// 		FM_AUDIO_PA2	0x0	0x72
-			// 	>;
-			// };
+	fp_int_pins: fp-int-0 {
+		gpio-pins {
+			pins = "AOGPIO_15";
+			function = "gpio";
+			bias-disable;
+			drive-strength = <1>;
+			input-disable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_audiopa0: audiopa0 {
-				thead,pins = < FM_AUDIO_PA0 LIGHT_PIN_FUNC_3 0x27f >;
-			};
-			pinctrl_audiopa2: audiopa2 {
-				thead,pins = < FM_AUDIO_PA2 LIGHT_PIN_FUNC_3 0x20a >;
-			};
+	mh248_int_pins: mh248-int-0 {
+		gpio-pins {
+			pins = "CPU_JTG_TCLK";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
 
-			pinctrl_audiopa3: audiopa3 {
-				thead,pins = < FM_AUDIO_PA3 LIGHT_PIN_FUNC_3 0x20a >;
-			};
-			pinctrl_audiopa6: audiopa6 {
-				thead,pins = < FM_AUDIO_PA6 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			pinctrl_audiopa7: audiopa7 {
-				thead,pins = < FM_AUDIO_PA7 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			pinctrl_audiopa13: audiopa13 {
-				thead,pins = < FM_AUDIO_PA13 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			pinctrl_audiopa14: audiopa14 {
-				thead,pins = < FM_AUDIO_PA14 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			pinctrl_audiopa15: audiopa15 {
-				thead,pins = < FM_AUDIO_PA15 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			pinctrl_audiopa16: audiopa16 {
-				thead,pins = < FM_AUDIO_PA16 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			pinctrl_audiopa17: audiopa17 {
-				thead,pins = < FM_AUDIO_PA17 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			pinctrl_audiopa18: audiopa18 {
-				thead,pins = < FM_AOGPIO_7 LIGHT_PIN_FUNC_1 0x000 >;
-			};
-			pinctrl_audiopa19: audiopa19 {
-				thead,pins = < FM_AOGPIO_8 LIGHT_PIN_FUNC_1 0x000 >;
-			};
-			pinctrl_audiopa21: audiopa21 {
-				thead,pins = < FM_AOGPIO_10 LIGHT_PIN_FUNC_1 0x000 >;
-			};
-			pinctrl_audiopa22: audiopa22 {
-				thead,pins = < FM_AOGPIO_11 LIGHT_PIN_FUNC_1 0x000 >;
-			};
-			pinctrl_audiopa29: audiopa29 {
-				thead,pins = < FM_AUDIO_PA29 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			pinctrl_audiopa30: audiopa30 {
-				thead,pins = < FM_AUDIO_PA30 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			touchpad_irq_gpio: touchpad-irq-gpio {
-				thead,pins = < FM_CPU_JTG_TDI LIGHT_PIN_FUNC_3 0x238 >;
-			};
-			hidkey_irq_gpio: hidkey-irq-gpio {
-				thead,pins = < FM_CPU_JTG_TMS LIGHT_PIN_FUNC_3 0x238 >;
-			};
-			pinctrl_audiopa26: audiopa26 {
-				thead,pins = < FM_AOGPIO_15 LIGHT_PIN_FUNC_0 0x000 >;
-			};
-			mh248_irq_gpio: mh248-irq-gpio {
-				thead,pins = < FM_CPU_JTG_TCLK LIGHT_PIN_FUNC_3 0x238 >;
-			};
-			pinctrl_pw: pw{
-				thead,pins = < FM_CPU_JTG_TRST 0x3 0x238>;
-			};
+	powerkey_pins: powerkey-0 {
+		gpio-pins {
+			pins = "CPU_JTG_TRST";
+			function = "gpio";
+			bias-pull-up;
+			drive-strength = <13>;
+			input-enable;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
 	};
 };
 
 &padctrl_audiosys {
-
-	status = "okay";
-
-	light-audio-padctrl {
-		/*
-		 * Pin Configuration Node:
-		 * Format: <pin_id mux_node config>
-		 */
-
-		pinctrl_audio_i2c0: audio_i2c0_grp {
-			thead,pins = <
-				FM_AUDIO_IO_PA6     LIGHT_PIN_FUNC_0 0x004
-				FM_AUDIO_IO_PA7     LIGHT_PIN_FUNC_0 0x004
-			>;
-		};
-		pinctrl_audio_i2c1: audio_i2c1_grp {
-			thead,pins = <
-				FM_AUDIO_IO_PA29     LIGHT_PIN_FUNC_2 0x004
-				FM_AUDIO_IO_PA30     LIGHT_PIN_FUNC_2 0x004
-			>;
-		};
-		pinctrl_audio_i2s1: audio_i2s1_grp {
-			thead,pins = <
-				FM_AUDIO_IO_PA14   LIGHT_PIN_FUNC_0 0x008
-				FM_AUDIO_IO_PA15   LIGHT_PIN_FUNC_0 0x008
-				FM_AUDIO_IO_PA16   LIGHT_PIN_FUNC_0 0x008
-				FM_AUDIO_IO_PA17   LIGHT_PIN_FUNC_0 0x008
-			>;
-		};
-		pinctrl_audio_i2s2: audio_i2s2_grp {
-			thead,pins = <
-				FM_AUDIO_IO_PA18   LIGHT_PIN_FUNC_0 0x008
-				FM_AUDIO_IO_PA19   LIGHT_PIN_FUNC_0 0x008
-				FM_AUDIO_IO_PA21   LIGHT_PIN_FUNC_0 0x008
-				FM_AUDIO_IO_PA22   LIGHT_PIN_FUNC_0 0x008
-			>;
+	aud_i2c0_pins: aud-i2c0-0 {
+		i2c-pins {
+			pins = "PA6_FUNC", "PA7_FUNC";
+			function = "aud_i2c0";
+			bias-disable;
+			drive-strength = <7>;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+	i2s1_pins: i2s1-0 {
+		i2s-pins {
+			pins = "PA13_FUNC", "PA14_FUNC", "PA15_FUNC", "PA16_FUNC", "PA17_FUNC";
+			function = "aud_i2s1";
+			bias-disable;
+			drive-strength = <13>;
+			input-schmitt-disable;
+			slew-rate = <0>;
+		};
+	};
+	i2s2_pins: i2s2-0 {
+		i2s-pins {
+			pins = "PA18_FUNC", "PA19_FUNC", "PA21_FUNC", "PA22_FUNC";
+			function = "aud_i2s2";
+			bias-disable;
+			drive-strength = <13>;
+			input-schmitt-disable;
+			slew-rate = <0>;
 		};
 	};
 };
@@ -1324,18 +1500,18 @@ &i2c0 {
     clock-frequency = <400000>;
 	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c0>;
+	pinctrl-0 = <&i2c0_pins>;
 
 	usbc0: husb311_0@4e {
 		compatible = "hynetek,husb311";
 		reg = <0x4e>;
-		// interrupt-parent = <&gpio3_porta>;
+		// interrupt-parent = <&gpio3>;
 		// interrupts = <10 0>;
-		int_gpio  = <&gpio3_porta 10 GPIO_ACTIVE_LOW>;
-                switch-gpios = <&gpio3_porta 11 GPIO_ACTIVE_HIGH>;
+		int_gpio  = <&gpio3 10 GPIO_ACTIVE_LOW>;
+                switch-gpios = <&gpio3 11 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&usbc0_int &switch0_gpio>;
-                vbus-supply = <&typec0_host>;
+		pinctrl-0 = <&usbc0_int_pins &switch0_pins>;
+                vbus-supply = <&reg_typec0_host>;
 		status = "okay";
 
 		usb_con0: connector {
@@ -1371,8 +1547,8 @@ cw2015@62 {
 		cellwise,dual-cell = <1>;
 		monitored-battery = <&battery>;
 		power-supplies = <&bq25703>;
-		red-led-gpios = <&gpio1_porta 14 GPIO_ACTIVE_HIGH>;
-		green-led-gpios = <&gpio1_porta 13 GPIO_ACTIVE_HIGH>;
+		red-led-gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+		green-led-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
 	};
 
 	bq25703: bq25703@6b {
@@ -1380,13 +1556,13 @@ bq25703: bq25703@6b {
 		compatible = "ti,bq25703";
 		reg = <0x6b>;
 
-		typec0-enable-gpios = <&gpio3_porta 13 GPIO_ACTIVE_LOW>;  //CHG_PATH_SEL0_180
-		typec1-enable-gpios = <&gpio3_porta 12 GPIO_ACTIVE_LOW>;  //CHG_PATH_SEL1_180
-		interrupt-parent = <&gpio1_porta>;
+		typec0-enable-gpios = <&gpio3 13 GPIO_ACTIVE_LOW>;  //CHG_PATH_SEL0_180
+		typec1-enable-gpios = <&gpio3 12 GPIO_ACTIVE_LOW>;  //CHG_PATH_SEL1_180
+		interrupt-parent = <&gpio1>;
 		interrupts = <28 IRQ_TYPE_LEVEL_LOW>;
 
 		pinctrl-names = "default";
-		pinctrl-0 = <&typec0_en &typec1_en &red_led &green_led &CHRG_OK>;
+		pinctrl-0 = <&typec0_en_pins &typec1_en_pins &redled_pins &greenled_pins &charger_ok_pins>;
 		ti,usb-charger-detection = <&usbc0>;
 		ti,usb-charger-detection1 = <&usbc1>;
 		ti,charge-current = <2500000>;
@@ -1412,28 +1588,28 @@ &i2c1 {
     clock-frequency = <400000>;
 	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c1>;
+	pinctrl-0 = <&i2c1_pins>;
 
 	hc32fx_mcu:hc32fx_mcu@0x4c {
 		compatible = "hc32fx-mcu";
 		reg = <0x4c>;
-		interrupt-parent = <&gpio1_porta>;
+		interrupt-parent = <&gpio1>;
 		interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&hc32fx_int>;
+		pinctrl-0 = <&hc32fx_int_pins>;
 		clock-frequency = <100000>;
 	};
 
 	usbc1: husb311_1@4e {
 		compatible = "hynetek,husb311";
 		reg = <0x4e>;
-		// interrupt-parent = <&gpio1_porta>;
+		// interrupt-parent = <&gpio1>;
 		// interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
-		int_gpio  = <&gpio1_porta 5 GPIO_ACTIVE_LOW>;
-                switch-gpios = <&gpio1_porta 3 GPIO_ACTIVE_HIGH>;
+		int_gpio  = <&gpio1 5 GPIO_ACTIVE_LOW>;
+                switch-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&usbc1_int &switch1_gpio>;
-                vbus-supply = <&typec1_host>;
+		pinctrl-0 = <&usbc1_int_pins &switch1_pins>;
+                vbus-supply = <&reg_typec1_host>;
 		status = "okay";
 
 		usb_con1: connector {
@@ -1456,16 +1632,16 @@ &i2c2 {
     clock-frequency = <400000>;
 	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c2>;
+	pinctrl-0 = <&i2c2_pins>;
 
 	hidkey: hidkey@15 {
 		status = "okay";
 		clock-frequency = <100000>;
 		compatible = "hid-over-i2c";
-		interrupt-parent = <&ao_gpio_porta>;
+		interrupt-parent = <&aogpio>;
 		interrupts = <3 0>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&hidkey_irq_gpio>;
+		pinctrl-0 = <&hidkey_irq_pins>;
 		reg = <0x15>;
 		hid-descr-addr = <0x20>;
 		hid-support-wakeup;
@@ -1477,22 +1653,22 @@ &i2c3 {
     clock-frequency = <400000>;
 	status = "disabled";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
+	pinctrl-0 = <&i2c3_pins>;
 };
 
 &i2c4 {
     clock-frequency = <400000>;
 	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c4>;
+	pinctrl-0 = <&i2c4_pins>;
 
 	touchpad: touchpad@2c {
 		status = "okay";
 		compatible = "hid-over-i2c";
-		interrupt-parent = <&ao_gpio_porta>;
+		interrupt-parent = <&aogpio>;
 		interrupts = <4 0>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&touchpad_irq_gpio>;
+		pinctrl-0 = <&touchpad_irq_pins>;
 		reg = <0x2c>;
 		hid-descr-addr = <0x20>;
 		wakeup-source;
@@ -1562,184 +1738,6 @@ &xtensa_dsp1 {
     memory-region = <&dsp1_mem>;
 };
 
-&video2 {
-    vi_mem_pool_region = <0>;	// vi_mem: framebuffer, region[0]
-	status = "okay";
-	channel0 {
-		channel_id = <0>;
-		status = "okay";
-		sensor1 {
-			subdev_name = "vivcam";
-			idx = <3>;
-			csi_idx = <0>;
-			mode_idx = <1>;
-			path_type = "SENSOR_2592x1944_LINER";
-		};
-		dma {
-			subdev_name = "vipre";
-			idx = <0>;
-			path_type = "VIPRE_CSI0_ISP1";
-		};
-		isp {
-			subdev_name = "isp";
-			idx = <1>;
-			path_type = "ISP_MI_PATH_MP";
-            output {
-				max_width = <2600>;
-				max_height = <2000>;
-				bit_per_pixel = <12>;
-				frame_count = <3>;
-			};
-		};
-	};
-	channel1 {
-		sensor1 {
-			subdev_name = "vivcam";
-			idx = <3>;
-			csi_idx = <0>;
-			mode_idx = <1>;
-			path_type = "SENSOR_2592x1944_LINER";
-		};
-		isp {
-			subdev_name = "isp";
-			idx = <1>;
-			path_type = "ISP_MI_PATH_SP";
-			output {
-				max_width = <2600>;
-				max_height = <2000>;
-				bit_per_pixel = <12>;
-				frame_count = <3>;
-			};
-		};
-	};
-	channel2 {
-		sensor1 {
-			subdev_name = "vivcam";
-			idx = <3>;
-			csi_idx = <0>;
-			mode_idx = <1>;
-			path_type = "SENSOR_2592x1944_LINER";
-		};
-		isp {
-			subdev_name = "isp";
-			idx = <1>;
-			path_type = "ISP_MI_PATH_SP2_BP";
-			output {
-				max_width = <2600>;
-				max_height = <2000>;
-				bit_per_pixel = <12>;
-				frame_count = <3>;
-			};
-		};
-	};
-};
-
-&video3{
-    vi_mem_pool_region = <0>;	// vi_mem: framebuffer, region[0]
-	status = "okay";
-    channel0 {
-		sensor1 {
-			subdev_name = "vivcam";
-			idx = <3>;
-			csi_idx = <0>;
-			mode_idx = <1>;
-			path_type = "SENSOR_2592x1944_LINER";
-		};
-        dma {
-            subdev_name = "vipre";
-			idx = <0>;
-			path_type = "VIPRE_CSI0_ISP1";
-
-		};
-		isp {
-			subdev_name = "isp";
-			idx = <1>;
-			path_type = "ISP_MI_PATH_MP";
-			output {
-				max_width = <2600>;
-				max_height = <2000>;
-				bit_per_pixel = <12>;
-				frame_count = <3>;
-			};
-		};
-		dw {
-			subdev_name = "dw";
-			idx = <0>;
-			path_type = "DW_DWE_VSE0";
-			dw_dst_depth = <2>;
-		};
-	};
-	channel1 {
-        sensor1 {
-			subdev_name = "vivcam";
-			idx = <3>;
-			csi_idx = <0>;
-			mode_idx = <1>;
-			path_type = "SENSOR_2592x1944_LINER";
-		};
-        dma {
-            subdev_name = "vipre";
-			idx = <0>;
-			path_type = "VIPRE_CSI0_ISP1";
-
-		};
-		isp {
-			subdev_name = "isp";
-			idx = <1>;
-			path_type = "ISP_MI_PATH_MP";
-			output {
-				max_width = <2600>;
-				max_height = <2000>;
-				bit_per_pixel = <12>;
-				frame_count = <3>;
-			};
-		};
-		dw {
-			subdev_name = "dw";
-			idx = <0>;
-			path_type = "DW_DWE_VSE1";
-			dw_dst_depth = <2>;
-		};
-	};
-	channel2 {
-		sensor1 {
-			subdev_name = "vivcam";
-			idx = <3>;
-			csi_idx = <0>;
-			mode_idx = <1>;
-			path_type = "SENSOR_2592x1944_LINER";
-		};
-        dma {
-            subdev_name = "vipre";
-			idx = <0>;
-			path_type = "VIPRE_CSI0_ISP1";
-
-		};
-		isp {
-			subdev_name = "isp";
-			idx = <1>;
-			path_type = "ISP_MI_PATH_MP";
-			output {
-				max_width = <2600>;
-				max_height = <2000>;
-				bit_per_pixel = <12>;
-				frame_count = <3>;
-			};
-		};
-		dw {
-			subdev_name = "dw";
-			idx = <0>;
-			path_type = "DW_DWE_VSE2";
-			dw_dst_depth = <2>;
-		};
-	};
-};
-
-
-&trng {
-	status = "disabled";
-};
-
 &eip_28 {
 	status = "okay";
 };
@@ -1752,10 +1750,6 @@ &venc {
 	status = "okay";
 };
 
-&isp_venc_shake {
-	status = "okay";
-};
-
 &vidmem {
 	status = "okay";
     memory-region = <&vi_mem>;
@@ -1770,11 +1764,6 @@ &npu {
 	status = "okay";
 };
 
-&fce {
-	memory-region = <&facelib_mem>;
-	status = "okay";
-};
-
 &dpu_enc0 {
 	status = "okay";
 
@@ -1834,7 +1823,7 @@ &disp1_out {
 &hdmi_tx {
 	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hdmi>;
+	pinctrl-0 = <&hdmi_pins>;
 
 	port@0 {
 		/* input */
@@ -1844,31 +1833,7 @@ hdmi_tx_in: endpoint {
 	};
 };
 
-&lightsound {
-        status = "okay";
-        simple-audio-card,dai-link@0 {          /* I2S - AUDIO SYS CODEC 8156*/
-                reg = <0>;
-                format = "i2s";
-                cpu {
-                        sound-dai = <&i2s1 0>;
-                };
-                codec {
-                        sound-dai = <&es8388_audio_codec>;
-                };
-        };
-        simple-audio-card,dai-link@1 {          /* I2S - HDMI*/
-                reg = <1>;
-                format = "i2s";
-                cpu {
-                        sound-dai = <&light_i2s 1>;
-                };
-                codec {
-                        sound-dai = <&dummy_codec>;
-                };
-        };
-};
-
-&light_i2s {
+&ap_i2s {
         status = "okay";
 };
 
@@ -1879,30 +1844,23 @@ &i2s0 {
 &i2s1 {
         status = "okay";
         pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_audiopa13>,
-                    <&pinctrl_audiopa14>,
-                    <&pinctrl_audiopa15>,
-                    <&pinctrl_audiopa16>,
-                    <&pinctrl_audiopa17>,
-                    <&pinctrl_audio_i2s1>;
+        pinctrl-0 = <&i2s1_pa_pins>,
+                    <&i2s1_pins>;
         light,mclk_keepon = <1>;
 };
 
 &i2s2 {
         status = "okay";
         pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_audiopa18>,
-                    <&pinctrl_audiopa19>,
-                    <&pinctrl_audiopa21>,
-                    <&pinctrl_audiopa22>,
-                    <&pinctrl_audio_i2s2>;
+        pinctrl-0 = <&i2s2_pa_pins>,
+                    <&i2s2_pins>;
 };
 
-&usb_1 {
+&usb {
 	pinctrl-names = "default";
-	pinctrl-0 = <&usb_hub_en &usb_host_en &usb_sw>;
-	hubswitch-gpio = <&gpio1_porta 11 GPIO_ACTIVE_LOW>;
-	vbus-supply = <&soc_vbus_en_reg>;
+	pinctrl-0 = <&usbhub_en_pins &usb_host_en_pins &usb_sw_pins>;
+	hubswitch-gpio = <&gpio1 11 GPIO_ACTIVE_LOW>;
+	vbus-supply = <&reg_vbus>;
 	hub5v-supply = <&reg_usb_hub_vcc5v>;
 };
 
diff --git a/arch/riscv/configs/th1520_defconfig b/arch/riscv/configs/th1520_defconfig
index 5d33f69fe015..15a48c2826c1 100644
--- a/arch/riscv/configs/th1520_defconfig
+++ b/arch/riscv/configs/th1520_defconfig
@@ -321,3 +321,5 @@ CONFIG_TH1520_DSMART_CARD=y
 # TH1520 hwspinlock
 CONFIG_HWSPINLOCK=y
 CONFIG_HWSPINLOCK_TH1520=y
+# TH1520 regdump
+CONFIG_TH1520_REGDUMP=y
diff --git a/drivers/soc/xuantie/Kconfig b/drivers/soc/xuantie/Kconfig
index 18a1967132ce..817f60cbea28 100644
--- a/drivers/soc/xuantie/Kconfig
+++ b/drivers/soc/xuantie/Kconfig
@@ -14,4 +14,11 @@ config TH1520_SYSTEM_MONITOR
 	help
 	 This driver supports system monitor feature in Th1520 FM platform
 
+config TH1520_REGDUMP
+	bool "XuanTie th1520 sysdump support"
+	depends on TH1520_AON
+	default y
+	help
+	 This driver supports sysdump feature in TH1520 FM platform
+
 endmenu
diff --git a/drivers/soc/xuantie/Makefile b/drivers/soc/xuantie/Makefile
index d8b3d3d19fd0..fb17f05767b2 100644
--- a/drivers/soc/xuantie/Makefile
+++ b/drivers/soc/xuantie/Makefile
@@ -1,4 +1,4 @@
 # SPDX-License-Identifier: GPL-2.0-only
 obj-$(CONFIG_TH1520_REBOOTMODE)	+= th1520_event.o
 obj-$(CONFIG_TH1520_SYSTEM_MONITOR) += th1520_system_monitor.o
-obj-y += th1520_regdump.o
\ No newline at end of file
+obj-$(CONFIG_TH1520_REGDUMP) += th1520_regdump.o
-- 
2.43.0

