{
 "Device" : "GW1NR-9",
 "Files" : [
  {
   "Library" : "work",
   "Path" : "/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/storage/programming/gw68000/boards/tec0117/sdramcapture/src/baudgen.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/storage/programming/gw68000/boards/tec0117/sdramcapture/src/tec0117_top.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/storage/programming/gw68000/boards/tec0117/sdramcapture/src/tx_uart.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/storage/programming/gw68000/boards/tec0117/sdramcapture/impl/temp/rtl_parser.result",
 "Top" : "tec0117_top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}