prev_ctl	,	V_19
phy_addr	,	V_81
dma_addr_t	,	T_2
WCN36XX_DXE_CH_DEST_ADDR_RX_L	,	V_149
WCN36XX_DXE_WQ_RX_L	,	V_73
WCN36XX_DXE_REG_CSR_RESET	,	V_139
WCN36XX_DXE_CH_DEST_ADDR_RX_H	,	V_155
dxe_rx_h_ch	,	V_32
WCN36XX_DXE_CCU_INT	,	V_140
WCN36XX_DXE_CH_DESC_NUMB_TX_L	,	V_34
len	,	V_100
dev	,	V_107
wcn_ch	,	V_58
WCN36XX_DXE_WQ_RX_H	,	V_75
alloc_skb	,	F_18
ctl	,	V_15
WCN36XX_DXE_CH_DESC_NUMB_TX_H	,	V_35
wcn36xx_dxe_free_ctl_blks	,	F_11
DMA_FROM_DEVICE	,	V_91
wcn36xx_dxe_ch_alloc_skb	,	F_21
IEEE80211_TX_CTL_REQ_TX_STATUS	,	V_102
def_ctrl	,	V_50
pool	,	V_78
ieee80211_free_txskb	,	F_33
request_irq	,	F_40
WCN36XX_BD_CHUNK_SIZE	,	V_127
WCN36XX_DXE_INT_CH3_MASK	,	V_124
WCN36XX_INT_MASK_CHAN_RX_L	,	V_152
dma_addr	,	V_64
size	,	V_62
WCN36XX_INT_MASK_CHAN_RX_H	,	V_158
wcn36xx_dxe_write_register_x	,	F_52
ctrl_skb	,	V_44
GFP_KERNEL	,	V_21
reg_data	,	V_84
cur	,	V_83
ctrl	,	V_67
free_irq	,	F_42
WCN36XX_DXE_INT_CH1_MASK	,	V_123
data_mem_pool	,	V_128
prev_dxe	,	V_61
ieee80211_tx_status_irqsafe	,	F_29
skb_lock	,	V_103
queues_stopped	,	V_104
GFP_ATOMIC	,	V_90
wcn36xx_dxe_init	,	F_51
dma_alloc_coherent	,	F_13
dxe	,	V_86
"Failed to allocate BD mempool\n"	,	L_13
EBUSY	,	V_131
wcn36xx_dxe_allocate_ctl_block	,	F_7
out_fail	,	V_22
"dxe tx ready high\n"	,	L_5
WCN36XX_DXE_0_INT_CLR	,	V_113
wcn36xx_dxe_mem_pool	,	V_77
WCN36XX_DXE_REG_CTL_RX_L	,	V_150
ch	,	V_5
i	,	V_17
irq	,	V_106
pw_state	,	V_136
wcn36xx_dxe_enable_ch_int	,	F_15
src_addr_l	,	V_72
WCN36XX_DXE_REG_CTL_RX_H	,	V_156
"Spurious TX complete indication\n"	,	L_3
desc_num	,	V_18
"Unknown channel\n"	,	L_11
WCN36XX_DXE_CH_DEFAULT_CTL_TX_L	,	V_51
s	,	V_125
WCN36XX_DBG_DXE_DUMP	,	V_134
WCN36XX_DXE_CH_DEFAULT_CTL_TX_H	,	V_52
WCN36XX_DXE_CTRL_TX_H_BD	,	V_43
tail_blk_ctl	,	V_24
"DESC2 &gt;&gt;&gt; "	,	L_18
tx_irq	,	V_119
wcn36xx_dxe_ch_free_skbs	,	F_22
IRQF_TRIGGER_HIGH	,	V_120
smsm_change_state	,	V_55
wcn36xx_rx_handle_packets	,	F_43
WCN36XX_DXE_INT_MASK_REG	,	V_85
info	,	V_94
ret	,	V_26
WCN36XX_DXE_CH_TX_L	,	V_28
disable_irq_nosync	,	F_36
fr_len	,	V_132
WCN36XX_DXE_CH_NEXT_DESC_ADDR_TX_H	,	V_145
"bd_cpu_addr cannot be NULL for skb DXE\n"	,	L_17
WCN36XX_DXE_CH_NEXT_DESC_ADDR_TX_L	,	V_142
WCN36XX_DXE_CH_DEST_ADDR_TX_H	,	V_146
spin_unlock_irqrestore	,	F_26
WCN36XX_DXE_CH_DEST_ADDR_TX_L	,	V_143
sk_buff	,	V_87
WCN36XX_DBG_DXE	,	V_12
cur_ctl	,	V_20
desc	,	V_65
next	,	V_16
wcn36xx_rx_skb	,	F_44
dma_map_single	,	F_19
kfree_skb	,	F_23
wcn36xx_irq_tx_complete	,	F_34
WCN36XX_PKT_SIZE	,	V_89
WCN36XX_DXE_WQ_TX_H	,	V_40
kzalloc	,	F_8
WCN36XX_DXE_WQ_TX_L	,	V_39
wcn36xx_dxe_fill_skb	,	F_17
phy_next_l	,	V_76
wcn36xx_dbg_dump	,	F_50
WCN36XX_DXE_CH_TX_H	,	V_29
bd_phy_addr	,	V_80
head_blk_ctl	,	V_8
wcn36xx	,	V_1
dxe_wq	,	V_38
vif_priv	,	V_130
cur_dxe	,	V_60
WCN36XX_INT_MASK_CHAN_TX_L	,	V_115
mmio	,	V_13
WCN36XX_INT_MASK_CHAN_TX_H	,	V_111
bd_cpu_addr	,	V_9
wcn36xx_err	,	F_10
"Failed to allocate DXE control blocks\n"	,	L_2
out_err	,	V_53
wcn36xx_dxe_tx_ack_ind	,	F_24
"No DXE interrupt pending\n"	,	L_12
"SKB   &gt;&gt;&gt; "	,	L_19
wcn36xx_dxe_read_register	,	F_16
ENOMEM	,	V_25
WCN36XX_DXE_CH_STATUS_REG_ADDR_TX_H	,	V_112
WCN36XX_DXE_REG_RESET	,	V_138
IEEE80211_TX_STAT_ACK	,	V_98
skb	,	V_88
WCN36XX_DXE_REG_CCU_INT	,	V_141
ctl_blk_order	,	V_23
hw	,	V_99
WCN36XX_DXE_CH_STATUS_REG_ADDR_TX_L	,	V_116
is_low	,	V_3
wcn36xx_warn	,	F_27
DMA_TO_DEVICE	,	V_101
wcn	,	V_2
WCN36XX_DXE_REG_CTL_TX_L	,	V_48
ch_type	,	V_27
int_src	,	V_108
WCN36XX_DXE_REG_CTL_TX_H	,	V_49
"dxe tx ready low\n"	,	L_6
"wcn36xx_dxe_write_register: addr=%x, data=%x\n"	,	L_1
wcn36xx_dxe_alloc_ctl_blks	,	F_9
dma_unmap_single	,	F_32
IRQ_HANDLED	,	V_117
wcn36xx_dbg	,	F_3
status	,	V_92
kfree	,	F_6
dst_addr_l	,	V_69
flags	,	V_95
WCN36XX_DXE_ENCH_ADDR	,	V_122
WCN36XX_DXE_CTRL_RX_H	,	V_74
u16	,	T_3
WCN36XX_DXE_CTRL_RX_L	,	V_71
dxe_tx_h_ch	,	V_7
WCN36XX_DXE_CH_RX_H	,	V_33
desc_phy_addr	,	V_66
WCN36XX_DXE_CH_RX_L	,	V_31
WCN36XX_DXE_CH_NEXT_DESC_ADDR_RX_H	,	V_153
wcn36xx_dxe_ch	,	V_4
WCN36XX_DXE_CH_NEXT_DESC_ADDR_RX_L	,	V_147
wcn36xx_dxe_rx_frame	,	F_37
"wcn36xx_rx"	,	L_9
mgmt_mem_pool	,	V_126
EINVAL	,	V_135
reg_ctrl	,	V_47
enable_irq	,	F_38
wcn36xx_dxe_init_descs	,	F_12
"failed to alloc tx irq\n"	,	L_8
dma_free_coherent	,	F_47
ieee80211_stop_queues	,	F_49
virt_addr	,	V_82
wcn36xx_dxe_get_next_bd	,	F_1
wcn36xx_dxe_ctl	,	V_14
chunk_size	,	V_79
data	,	V_11
WCN36XX_DXE_INT_SRC_RAW_REG	,	V_110
dxe_rx_l_ch	,	V_30
WCN36XX_DXE_CTRL_VALID_MASK	,	V_105
size_t	,	T_1
WCN36XX_BMPS	,	V_137
wcn36xx_vif	,	V_129
wcn36xx_dxe_allocate_mem_pools	,	F_45
wcn36xx_dxe_write_register	,	F_2
WCN36XX_DXE_CTRL_TX_H_SKB	,	V_46
u32	,	T_4
WCN36XX_DXE_CTRL_TX_L	,	V_68
WCN36XX_DXE_CTRL_TX_H	,	V_70
reap_tx_dxes	,	F_31
out_txirq	,	V_121
WCN36XX_SMSM_WLAN_TX_RINGS_EMPTY	,	V_57
WCN36XX_DXE_CH_DEFAULT_CTL_RX_H	,	V_157
WCN36XX_DXE_CH_DEFAULT_CTL_RX_L	,	V_151
spin_lock_irqsave	,	F_25
wcn36xx_irq_rx_ready	,	F_35
wcn36xx_dxe_init_tx_bd	,	F_14
WCN36XX_DXE_REG_CH_EN	,	V_144
tx_ack_skb	,	V_97
rx_irq	,	V_118
ieee80211_tx_info	,	V_93
WCN36XX_DXE_CTRL_TX_L_SKB	,	V_45
wcn36xx_dxe_request_irqs	,	F_39
WCN36XX_DXE_CH_SRC_ADDR_RX_H	,	V_154
wcn36xx_tx_bd	,	V_133
WCN36XX_DXE_CH_SRC_ADDR_RX_L	,	V_148
wcn36xx_dxe_desc	,	V_59
wcn36xx_dxe_free_ctl_block	,	F_5
ctrl_ops	,	V_54
int_reason	,	V_109
enable_irq_wake	,	F_41
dxe_tx_l_ch	,	V_6
WCN36XX_DXE_CH_DESC_NUMB_RX_L	,	V_36
WCN36XX_DXE_0_INT_ED_CLR	,	V_114
wcn36xx_dxe_deinit	,	F_53
wcn36xx_dxe_free_mem_pools	,	F_46
addr	,	V_10
WCN36XX_DXE_CH_DESC_NUMB_RX_H	,	V_37
ctrl_bd	,	V_41
writel	,	F_4
irqreturn_t	,	T_5
"dxe tx ack status: %d\n"	,	L_4
wcn36xx_dxe_tx_frame	,	F_48
"wcn36xx_tx"	,	L_7
WCN36XX_DXE_CTRL_TX_L_BD	,	V_42
"DESC1 &gt;&gt;&gt; "	,	L_15
dxe_lock	,	V_96
"DXE TX\n"	,	L_14
WCN36XX_SMSM_WLAN_TX_ENABLE	,	V_56
cpu_addr	,	V_63
skb_tail_pointer	,	F_20
"failed to alloc rx irq\n"	,	L_10
IEEE80211_SKB_CB	,	F_28
ieee80211_wake_queues	,	F_30
"BD   &gt;&gt;&gt; "	,	L_16
