entity SUMBCD is
  port (A,B: in bit_vector(3 downto 0);
        C4_in: in bit;
        S: out bit_vector(7 downto 0));
end SUMBCD;

architecture somador of SUMBCD is
  component Sum4Bit is
    port (A4,B4: in bit_vector(3 downto 0);
          C4_in: in bit;
          S4: out bit_vector(3 downto 0);
          C4_out: out bit);
  end component;
  
  begin
    SUM: Sum4Bit port map(
          A4 => A,
          B4 => B,
          C4_in => C_in,
          S4 => S(3 downto 0),
          C4_out => S(4));
    
    S(7) <= '0';
    S(6) <= '0';
    S(5) <= '0';
  
end somador;