<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  UVM Internals - TLM analysis port Â· Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="This is write-up about the internals of UVM 1800.2 analysis_port rabbit hole.
Starting with uvm_analysis_port.svh, where the doc has small snippet of uvm_analysis_port object.
//------------------------------------------------------------------------------
// Class -- NODOCS -- uvm_analysis_port
//
// Broadcasts a value to all subscribers implementing a &lt;uvm_analysis_imp&gt;.
// 
//| class mon extends uvm_component;
//|   uvm_analysis_port#(trans) ap;
//|
//|   function new(string name = &#34;sb&#34;, uvm_component parent = null);
//|      super.new(name, parent);
//|      ap = new(&#34;ap&#34;, this);
//|   endfunction
//|
//|   task run_phase(uvm_phase phase);
//|       trans t;
//|       ...
//|       ap.write(t);
//|       ...
//|   endfunction
//| endclass
uvm_analysis_port is defined as">
<meta name="keywords" content="homepage, blog">



  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:image" content="/">
  <meta name="twitter:title" content="UVM Internals - TLM analysis port">
  <meta name="twitter:description" content="This is write-up about the internals of UVM 1800.2 analysis_port rabbit hole.
Starting with uvm_analysis_port.svh, where the doc has small snippet of uvm_analysis_port object.
//------------------------------------------------------------------------------ // Class -- NODOCS -- uvm_analysis_port // // Broadcasts a value to all subscribers implementing a &lt;uvm_analysis_imp&gt;. // //| class mon extends uvm_component; //| uvm_analysis_port#(trans) ap; //| //| function new(string name = &#34;sb&#34;, uvm_component parent = null); //| super.new(name, parent); //| ap = new(&#34;ap&#34;, this); //| endfunction //| //| task run_phase(uvm_phase phase); //| trans t; //| ... //| ap.write(t); //| ... //| endfunction //| endclass uvm_analysis_port is defined as">

<meta property="og:url" content="/posts/2021/11/uvm-internals-tlm-analysis-port/">
  <meta property="og:site_name" content="Techiedeepdive">
  <meta property="og:title" content="UVM Internals - TLM analysis port">
  <meta property="og:description" content="This is write-up about the internals of UVM 1800.2 analysis_port rabbit hole.
Starting with uvm_analysis_port.svh, where the doc has small snippet of uvm_analysis_port object.
//------------------------------------------------------------------------------ // Class -- NODOCS -- uvm_analysis_port // // Broadcasts a value to all subscribers implementing a &lt;uvm_analysis_imp&gt;. // //| class mon extends uvm_component; //| uvm_analysis_port#(trans) ap; //| //| function new(string name = &#34;sb&#34;, uvm_component parent = null); //| super.new(name, parent); //| ap = new(&#34;ap&#34;, this); //| endfunction //| //| task run_phase(uvm_phase phase); //| trans t; //| ... //| ap.write(t); //| ... //| endfunction //| endclass uvm_analysis_port is defined as">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2021-11-05T00:00:00+00:00">
    <meta property="article:modified_time" content="2021-11-05T00:00:00+00:00">
    <meta property="article:tag" content="UVM">
    <meta property="og:image" content="/">
      <meta property="og:see_also" content="/posts/2025/07/uvm-internals-execute_item/">
      <meta property="og:see_also" content="/posts/2024/12/uvm-internals-callbacks/">
      <meta property="og:see_also" content="/posts/2024/12/uvm_config_db_trace-and-uvm_objection_trace/">
      <meta property="og:see_also" content="/posts/2024/05/uvm-internals-uvm_root/">
      <meta property="og:see_also" content="/posts/2023/09/uvm-internals-set_config_int-and-set_config_string/">
      <meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_predictor/">
      <meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/">




<link rel="canonical" href="/posts/2021/11/uvm-internals-tlm-analysis-port/">


<link rel="preload" href="/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.aa5ef26fa979d6793724ae2dbd71efa94fd16cb1c5c7db3b6651f21f9892a5fd.css" integrity="sha256-ql7yb6l51nk3JK4tvXHvqU/RbLHFx9s7ZlHyH5iSpf0=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.a00e6364bacbc8266ad1cc81230774a1397198f8cfb7bcba29b7d6fcb54ce57f.css" integrity="sha256-oA5jZLrLyCZq0cyBIwd0oTlxmPjPt7y6KbfW/LVM5X8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="/images/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa-solid fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="/">
      Techiedeepdive
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2021/11/uvm-internals-tlm-analysis-port/">
              UVM Internals - TLM analysis port
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2021-11-05T00:00:00Z">
                November 5, 2021
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              3-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/uvm/">UVM</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>This is write-up about the internals of UVM 1800.2 analysis_port rabbit hole.</p>
<p>Starting with <code>uvm_analysis_port.svh</code>, where the doc has small snippet of uvm_analysis_port object.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//------------------------------------------------------------------------------
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">// Class -- NODOCS -- uvm_analysis_port
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">// Broadcasts a value to all subscribers implementing a &lt;uvm_analysis_imp&gt;.
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">// 
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//| class mon extends uvm_component;
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|   uvm_analysis_port#(trans) ap;
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|   function new(string name = &#34;sb&#34;, uvm_component parent = null);
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|      super.new(name, parent);
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|      ap = new(&#34;ap&#34;, this);
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|   endfunction
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|   task run_phase(uvm_phase phase);
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|       trans t;
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|       ...
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|       ap.write(t);
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|       ...
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//|   endfunction
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//| endclass
</span></span></span></code></pre></div><p><code>uvm_analysis_port</code> is defined as</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">// @uvm-ieee 1800.2-2020 auto 12.2.10.1.1
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>class uvm_analysis_port # (<span style="color:#ff7b72">type</span> T <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#ff7b72">int</span>)
</span></span><span style="display:flex;"><span>  extends uvm_port_base # (uvm_tlm_if_base #(T,T));
</span></span></code></pre></div><p>and <code>write</code>  calls <code>tif.write()</code> and <code>tif</code> is returned from <code>get_if</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  <span style="color:#8b949e;font-style:italic">// @uvm-ieee 1800.2-2020 auto 12.2.10.1.4
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> write (<span style="color:#ff7b72">input</span> T t);
</span></span><span style="display:flex;"><span>    uvm_tlm_if_base # (T, T) tif;
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">for</span> (<span style="color:#ff7b72">int</span> i <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>; i <span style="color:#ff7b72;font-weight:bold">&lt;</span> this.size(); i<span style="color:#ff7b72;font-weight:bold">++</span>) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      tif <span style="color:#ff7b72;font-weight:bold">=</span> this.get_if (i);
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">if</span> ( tif <span style="color:#ff7b72;font-weight:bold">==</span> null )
</span></span><span style="display:flex;"><span>        uvm_report_fatal (<span style="color:#a5d6ff">&#34;NTCONN&#34;</span>, {<span style="color:#a5d6ff">&#34;No uvm_tlm interface is connected to &#34;</span>, get_full_name(), <span style="color:#a5d6ff">&#34; for executing write()&#34;</span>}, UVM_NONE);
</span></span><span style="display:flex;"><span>      tif.write (t);
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span> 
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><h2 id="uvm_tlm_if_base">
  uvm_tlm_if_base
  <a class="heading-link" href="#uvm_tlm_if_base">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>Let&rsquo;s get  <code>uvm_tlm_if_base</code> out of the way first, In <code>uvm_tlm_ifs.svh</code>, <code>uvm_tlm_if_base</code> is abstract class with port methods:</p>
<ul>
<li>get</li>
<li>put</li>
<li>..etc</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">// @uvm-ieee 1800.2-2020 auto 12.2.4.1
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>virtual class uvm_tlm_if_base #(<span style="color:#ff7b72">type</span> T1<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#ff7b72">int</span>, <span style="color:#ff7b72">type</span> T2<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#ff7b72">int</span>);
</span></span></code></pre></div><p>but they are all virtual and derived class must implement them.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  <span style="color:#8b949e;font-style:italic">// @uvm-ieee 1800.2-2020 auto 12.2.4.2.3
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  virtual <span style="color:#ff7b72">task</span> peek( <span style="color:#ff7b72">output</span> T2 t );
</span></span><span style="display:flex;"><span>    uvm_report_error(<span style="color:#a5d6ff">&#34;peek&#34;</span>, <span style="color:#79c0ff;font-weight:bold">`UVM_TASK_ERROR</span>, UVM_NONE);
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endtask</span>
</span></span></code></pre></div><h2 id="uvm_port_base">
  uvm_port_base
  <a class="heading-link" href="#uvm_port_base">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>The chunk of work is done in <code>uvm_port_base</code> defined in <code>uvm_port_base.svh</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">// @uvm-ieee 1800.2-2020 auto 5.5.1
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>virtual class uvm_port_base #(<span style="color:#ff7b72">type</span> IF<span style="color:#ff7b72;font-weight:bold">=</span>uvm_void) extends IF;
</span></span></code></pre></div><p><code>uvm_port_base::get_if()</code> is called in <code>uvm_analysis_port::write()</code>. which returns one port depending on the index.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  <span style="color:#ff7b72">function</span> uvm_port_base #(IF) get_if(<span style="color:#ff7b72">int</span> index<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#a5d6ff">0</span>);
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">string</span> s;
</span></span><span style="display:flex;"><span>....
</span></span><span style="display:flex;"><span>....
</span></span><span style="display:flex;"><span>....
</span></span><span style="display:flex;"><span>    foreach (m_imp_list[nm]) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">if</span> (index <span style="color:#ff7b72;font-weight:bold">==</span> <span style="color:#a5d6ff">0</span>)
</span></span><span style="display:flex;"><span>        <span style="color:#ff7b72">return</span> m_imp_list[nm];
</span></span><span style="display:flex;"><span>      index<span style="color:#ff7b72;font-weight:bold">--</span>;
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><p><code>m_imp_list</code> is populated by <code>m_add_list</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  local <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> m_add_list           (this_type provider);
</span></span><span style="display:flex;"><span>    ...
</span></span><span style="display:flex;"><span>    ...
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">for</span> (<span style="color:#ff7b72">int</span> i <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>; i <span style="color:#ff7b72;font-weight:bold">&lt;</span> provider.size(); i<span style="color:#ff7b72;font-weight:bold">++</span>) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      imp <span style="color:#ff7b72;font-weight:bold">=</span> provider.get_if(i);
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">if</span> (<span style="color:#ff7b72;font-weight:bold">!</span>m_imp_list.exists(imp.get_full_name()))
</span></span><span style="display:flex;"><span>        m_imp_list[imp.get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> imp; <span style="color:#8b949e;font-style:italic">// &lt;===================================
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><p><code>m_add_list</code> is called by <code>resolve_bindings</code>. <code>resolves_bindings</code> gets the port list from <code>m_provided_by</code>.</p>
<blockquote>
<p>// This method is automatically called just before the start of the
// end_of_elaboration phase. Users should not need to call it directly.</p></blockquote>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  virtual <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> resolve_bindings();
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (m_resolved) <span style="color:#8b949e;font-style:italic">// don&#39;t repeat ourselves
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>     <span style="color:#ff7b72">return</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (is_imp()) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      m_imp_list[get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> this;
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">else</span> <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      foreach (m_provided_by[nm]) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>        this_type port;
</span></span><span style="display:flex;"><span>        port <span style="color:#ff7b72;font-weight:bold">=</span> m_provided_by[nm];
</span></span><span style="display:flex;"><span>        port.resolve_bindings();
</span></span><span style="display:flex;"><span>        m_add_list(port); <span style="color:#8b949e;font-style:italic">// &lt;===================================
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>      <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><p>And finally, <code>m_provided_by</code> should be populated by <code>connect</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  <span style="color:#8b949e;font-style:italic">// @uvm-ieee 1800.2-2020 auto 5.5.2.14
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  virtual <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> connect (this_type provider);
</span></span><span style="display:flex;"><span>  ...
</span></span><span style="display:flex;"><span>  ...  <span style="color:#ff7b72;font-weight:bold">=</span>
</span></span><span style="display:flex;"><span>    m_provided_by[provider.get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> provider; <span style="color:#8b949e;font-style:italic">// &lt;===================================
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>    provider.m_provided_to[get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> this;
</span></span><span style="display:flex;"><span>    
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div>
      </div>


      <footer>
        

<section class="see-also">
  
    
    
    
  
</section>


        
        
        
        
        
        
        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    Â©
    
    2025
    
    Â·
    
      Licensed under <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA-4.0</a>
    Â·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.6ae284be93d2d19dad1f02b0039508d9aab3180a12a06dcc71b0b0ef7825a317.js" integrity="sha256-auKEvpPS0Z2tHwKwA5UI2aqzGAoSoG3McbCw73gloxc="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>
