// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "09/20/2022 12:47:21"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module niosdisplay (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLK_25,
	RST_external,
	LED,
	KEY,
	VCLK_external,
	HSYNC_external,
	VSYNC_external,
	BLANK_external,
	SYNC_external,
	R_external,
	G_External,
	B_external);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLK_25;
input 	RST_external;
output 	LED;
input 	KEY;
output 	VCLK_external;
output 	HSYNC_external;
output 	VSYNC_external;
output 	BLANK_external;
output 	SYNC_external;
output 	[7:0] R_external;
output 	[7:0] G_External;
output 	[7:0] B_external;

// Design Ports Information
// LED	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VCLK_external	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSYNC_external	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VSYNC_external	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BLANK_external	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYNC_external	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_external[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_external[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_external[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_external[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_external[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_external[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_external[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_external[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_External[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_External[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_External[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_External[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_External[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_External[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_External[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_External[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_external[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_external[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_external[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_external[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_external[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_external[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_external[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_external[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_25	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST_external	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \KEY~input_o ;
wire \CLK_25~input_o ;
wire \u0|clk25~0_combout ;
wire \u0|clk25~q ;
wire \u0|Add1~125_sumout ;
wire \RST_external~input_o ;
wire \u0|Add0~121_sumout ;
wire \u0|Add0~122 ;
wire \u0|Add0~113_sumout ;
wire \u0|Add0~114 ;
wire \u0|Add0~117_sumout ;
wire \u0|Add0~118 ;
wire \u0|Add0~125_sumout ;
wire \u0|Add0~126 ;
wire \u0|Add0~109_sumout ;
wire \u0|Add0~110 ;
wire \u0|Add0~105_sumout ;
wire \u0|Add0~106 ;
wire \u0|Add0~97_sumout ;
wire \u0|Add0~98 ;
wire \u0|Add0~101_sumout ;
wire \u0|Add0~102 ;
wire \u0|Add0~93_sumout ;
wire \u0|Add0~94 ;
wire \u0|Add0~89_sumout ;
wire \u0|Add0~90 ;
wire \u0|Add0~17_sumout ;
wire \u0|Add0~18 ;
wire \u0|Add0~73_sumout ;
wire \u0|Add0~74 ;
wire \u0|Add0~77_sumout ;
wire \u0|Add0~78 ;
wire \u0|Add0~81_sumout ;
wire \u0|Add0~82 ;
wire \u0|Add0~29_sumout ;
wire \u0|Add0~30 ;
wire \u0|Add0~5_sumout ;
wire \u0|Add0~6 ;
wire \u0|Add0~21_sumout ;
wire \u0|Add0~22 ;
wire \u0|Add0~61_sumout ;
wire \u0|Add0~62 ;
wire \u0|Add0~57_sumout ;
wire \u0|Add0~58 ;
wire \u0|Add0~53_sumout ;
wire \u0|Add0~54 ;
wire \u0|Add0~45_sumout ;
wire \u0|Add0~46 ;
wire \u0|Add0~41_sumout ;
wire \u0|Add0~42 ;
wire \u0|Add0~49_sumout ;
wire \u0|Add0~50 ;
wire \u0|Add0~65_sumout ;
wire \u0|Add0~66 ;
wire \u0|Add0~69_sumout ;
wire \u0|hPos[24]~DUPLICATE_q ;
wire \u0|Add0~70 ;
wire \u0|Add0~9_sumout ;
wire \u0|Add0~10 ;
wire \u0|Add0~1_sumout ;
wire \u0|hPos[26]~feeder_combout ;
wire \u0|Add0~2 ;
wire \u0|Add0~33_sumout ;
wire \u0|Add0~34 ;
wire \u0|Add0~25_sumout ;
wire \u0|Add0~26 ;
wire \u0|Add0~37_sumout ;
wire \u0|Add0~38 ;
wire \u0|Add0~13_sumout ;
wire \u0|hPos[30]~feeder_combout ;
wire \u0|Add0~14 ;
wire \u0|Add0~85_sumout ;
wire \u0|hPos[31]~DUPLICATE_q ;
wire \u0|Equal0~4_combout ;
wire \u0|Equal0~7_combout ;
wire \u0|Equal0~6_combout ;
wire \u0|hPos[16]~DUPLICATE_q ;
wire \u0|Equal0~1_combout ;
wire \u0|Equal0~3_combout ;
wire \u0|Equal0~2_combout ;
wire \u0|Equal0~0_combout ;
wire \u0|Equal0~5_combout ;
wire \u0|Equal0~8_combout ;
wire \u0|Add1~2 ;
wire \u0|Add1~101_sumout ;
wire \u0|Add1~102 ;
wire \u0|Add1~93_sumout ;
wire \u0|Add1~94 ;
wire \u0|Add1~97_sumout ;
wire \u0|Add1~98 ;
wire \u0|Add1~105_sumout ;
wire \u0|Add1~106 ;
wire \u0|Add1~109_sumout ;
wire \u0|Add1~110 ;
wire \u0|Add1~73_sumout ;
wire \u0|Add1~74 ;
wire \u0|Add1~33_sumout ;
wire \u0|Add1~34 ;
wire \u0|Add1~37_sumout ;
wire \u0|Add1~38 ;
wire \u0|Add1~41_sumout ;
wire \u0|Add1~42 ;
wire \u0|Add1~45_sumout ;
wire \u0|Add1~46 ;
wire \u0|Add1~49_sumout ;
wire \u0|Add1~50 ;
wire \u0|Add1~17_sumout ;
wire \u0|Add1~18 ;
wire \u0|Add1~21_sumout ;
wire \u0|Add1~22 ;
wire \u0|Add1~29_sumout ;
wire \u0|vPos[18]~DUPLICATE_q ;
wire \u0|Add1~30 ;
wire \u0|Add1~25_sumout ;
wire \u0|Add1~26 ;
wire \u0|Add1~53_sumout ;
wire \u0|Add1~54 ;
wire \u0|Add1~57_sumout ;
wire \u0|Add1~58 ;
wire \u0|Add1~61_sumout ;
wire \u0|Add1~62 ;
wire \u0|Add1~65_sumout ;
wire \u0|Add1~66 ;
wire \u0|Add1~69_sumout ;
wire \u0|Add1~70 ;
wire \u0|Add1~9_sumout ;
wire \u0|Add1~10 ;
wire \u0|Add1~77_sumout ;
wire \u0|Add1~78 ;
wire \u0|Add1~81_sumout ;
wire \u0|Add1~82 ;
wire \u0|Add1~85_sumout ;
wire \u0|Add1~86 ;
wire \u0|Add1~89_sumout ;
wire \u0|Add1~90 ;
wire \u0|Add1~13_sumout ;
wire \u0|Add1~14 ;
wire \u0|Add1~5_sumout ;
wire \u0|vPos[31]~DUPLICATE_q ;
wire \u0|vPos[7]~DUPLICATE_q ;
wire \u0|Equal1~5_combout ;
wire \u0|Equal1~6_combout ;
wire \u0|vPos[17]~DUPLICATE_q ;
wire \u0|Equal1~0_combout ;
wire \u0|Equal1~2_combout ;
wire \u0|vPos[13]~DUPLICATE_q ;
wire \u0|vPos[15]~DUPLICATE_q ;
wire \u0|vPos[14]~DUPLICATE_q ;
wire \u0|vPos[11]~DUPLICATE_q ;
wire \u0|Equal1~1_combout ;
wire \u0|Equal1~3_combout ;
wire \u0|Equal1~4_combout ;
wire \u0|Equal1~7_combout ;
wire \u0|Add1~126 ;
wire \u0|Add1~121_sumout ;
wire \u0|vPos[1]~DUPLICATE_q ;
wire \u0|Add1~122 ;
wire \u0|Add1~117_sumout ;
wire \u0|Add1~118 ;
wire \u0|Add1~113_sumout ;
wire \u0|Add1~114 ;
wire \u0|Add1~1_sumout ;
wire \u0|Vertical_Synchronisation~0_combout ;
wire \u0|LessThan5~0_combout ;
wire \u0|Vertical_Synchronisation~1_combout ;
wire \u0|vs~q ;
wire \u0|VSYNC~feeder_combout ;
wire \u0|VSYNC~q ;
wire \u0|Horizontal_Synchronisation~0_combout ;
wire \u0|Horizontal_Synchronisation~1_combout ;
wire \u0|hs~q ;
wire \u0|HSYNC~q ;
wire \u0|LessThan5~1_combout ;
wire \u0|LessThan4~0_combout ;
wire \u0|video_on~0_combout ;
wire \u0|de~q ;
wire \u0|BLANK~q ;
wire \u0|G[0]~feeder_combout ;
wire \u0|G[3]~feeder_combout ;
wire \u0|G[4]~feeder_combout ;
wire \u0|G[5]~feeder_combout ;
wire \u0|G[6]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \CLK_25~inputCLKENA0_outclk ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~16_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~14_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.100~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~56_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~5_sumout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE_q ;
wire \u1|rst_controller|r_sync_rst_chain~1_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|always2~0_combout ;
wire \u1|rst_controller|r_early_rst~q ;
wire \u1|cpu|cpu|d_writedata[13]~feeder_combout ;
wire \u1|cpu|cpu|F_pc_sel_nxt.10~0_combout ;
wire \u1|cpu|cpu|R_ctrl_br_nxt~0_combout ;
wire \u1|cpu|cpu|R_ctrl_br_nxt~1_combout ;
wire \u1|cpu|cpu|R_ctrl_br_nxt~2_combout ;
wire \u1|cpu|cpu|R_ctrl_br~q ;
wire \u1|cpu|cpu|Equal0~3_combout ;
wire \u1|cpu|cpu|R_ctrl_br_uncond~q ;
wire \u1|cpu|cpu|Add0~1_sumout ;
wire \u1|cpu|cpu|D_ctrl_jmp_direct~0_combout ;
wire \u1|cpu|cpu|R_ctrl_jmp_direct~q ;
wire \u1|cpu|cpu|R_src1~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26]~feeder_combout ;
wire \u1|cpu|cpu|d_writedata[11]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~10 ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q ;
wire \u1|cpu|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \u1|cpu|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \u1|cpu|cpu|R_ctrl_shift_rot_right~q ;
wire \u1|cpu|cpu|D_ctrl_mem8~0_combout ;
wire \u1|cpu|cpu|D_ctrl_mem8~1_combout ;
wire \u1|cpu|cpu|D_ctrl_mem16~0_combout ;
wire \u1|cpu|cpu|D_ctrl_mem16~1_combout ;
wire \u1|cpu|cpu|Equal0~4_combout ;
wire \u1|cpu|cpu|Equal0~5_combout ;
wire \u1|cpu|cpu|Equal0~6_combout ;
wire \u1|cpu|cpu|Equal0~1_combout ;
wire \u1|cpu|cpu|D_ctrl_br_cmp~0_combout ;
wire \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \u1|cpu|cpu|Equal62~7_combout ;
wire \u1|cpu|cpu|Equal62~8_combout ;
wire \u1|cpu|cpu|D_ctrl_br_cmp~1_combout ;
wire \u1|cpu|cpu|R_ctrl_br_cmp~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~feeder_combout ;
wire \u1|cpu|cpu|Add0~14 ;
wire \u1|cpu|cpu|Add0~9_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u1|cpu|cpu|Add0~10 ;
wire \u1|cpu|cpu|Add0~5_sumout ;
wire \u1|cpu|cpu|E_src2[5]~feeder_combout ;
wire \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \u1|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \u1|cpu|cpu|E_src2[6]~0_combout ;
wire \u1|cpu|cpu|R_src2_use_imm~1_combout ;
wire \u1|cpu|cpu|R_src2_use_imm~0_combout ;
wire \u1|cpu|cpu|R_src2_use_imm~q ;
wire \u1|cpu|cpu|d_writedata[9]~feeder_combout ;
wire \u1|cpu|cpu|Equal62~6_combout ;
wire \u1|cpu|cpu|D_op_rdctl~combout ;
wire \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ;
wire \u1|cpu|cpu|D_ctrl_ld~0_combout ;
wire \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~7_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~8_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \u1|cpu|cpu|E_src2[6]~feeder_combout ;
wire \u1|cpu|cpu|Add0~6 ;
wire \u1|cpu|cpu|Add0~33_sumout ;
wire \u1|cpu|cpu|d_writedata[4]~DUPLICATE_q ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \u1|cpu|cpu|E_alu_result~1_combout ;
wire \u1|cpu|cpu|D_ctrl_logic~0_combout ;
wire \u1|cpu|cpu|D_ctrl_logic~1_combout ;
wire \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ;
wire \u1|cpu|cpu|R_ctrl_shift_rot~q ;
wire \u1|cpu|cpu|D_logic_op_raw[0]~1_combout ;
wire \u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \u1|cpu|cpu|D_logic_op[0]~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~14 ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~17_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~18 ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~21_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~22 ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~25_sumout ;
wire \u1|cpu|cpu|Add0~34 ;
wire \u1|cpu|cpu|Add0~29_sumout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ;
wire \u1|sys_clk_timer|period_l_wr_strobe~0_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ;
wire \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout ;
wire \u1|sys_clk_timer|period_l_wr_strobe~3_combout ;
wire \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ;
wire \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|sys_clk_timer|period_l_wr_strobe~1_combout ;
wire \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|cpu|cpu|D_logic_op[1]~0_combout ;
wire \u1|cpu|cpu|E_logic_result[6]~8_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[3]~3_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout ;
wire \u1|cpu|cpu|E_src2[9]~feeder_combout ;
wire \u1|cpu|cpu|E_src2[8]~feeder_combout ;
wire \u1|cpu|cpu|E_src2[7]~feeder_combout ;
wire \u1|cpu|cpu|R_src2_lo~0_combout ;
wire \u1|cpu|cpu|R_src2_lo[3]~3_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \u1|cpu|cpu|R_ctrl_logic~q ;
wire \u1|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_logic_result[7]~7_combout ;
wire \u1|cpu|cpu|E_alu_result[7]~8_combout ;
wire \u1|cpu|cpu|E_logic_result[8]~6_combout ;
wire \u1|cpu|cpu|E_alu_result[8]~7_combout ;
wire \u1|cpu|cpu|E_logic_result[9]~5_combout ;
wire \u1|cpu|cpu|E_alu_result[9]~6_combout ;
wire \u1|cpu|cpu|Add0~30 ;
wire \u1|cpu|cpu|Add0~26 ;
wire \u1|cpu|cpu|Add0~22 ;
wire \u1|cpu|cpu|Add0~17_sumout ;
wire \u1|cpu|cpu|E_src2[10]~feeder_combout ;
wire \u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \u1|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \u1|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \u1|cpu|cpu|D_ctrl_mem32~0_combout ;
wire \u1|cpu|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \u1|cpu|cpu|av_ld_aligning_data~q ;
wire \u1|jtag_uart|av_waitrequest~DUPLICATE_q ;
wire \u1|jtag_uart|av_waitrequest~0_combout ;
wire \u1|jtag_uart|ien_AE~0_combout ;
wire \u1|jtag_uart|ien_AF~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~1_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3]~feeder_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_valid~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~1_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~feeder_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write1~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write2~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ;
wire \u1|jtag_uart|wr_rfifo~combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \u1|jtag_uart|fifo_rd~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \u1|jtag_uart|rvalid~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u1|jtag_uart|t_dav~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE_q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate1~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate2~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~1_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ;
wire \u1|jtag_uart|fifo_rd~1_combout ;
wire \u1|jtag_uart|read_0~q ;
wire \u1|jtag_uart|pause_irq~0_combout ;
wire \u1|jtag_uart|pause_irq~q ;
wire \u1|jtag_uart|Add0~22 ;
wire \u1|jtag_uart|Add0~26 ;
wire \u1|jtag_uart|Add0~18 ;
wire \u1|jtag_uart|Add0~2 ;
wire \u1|jtag_uart|Add0~6 ;
wire \u1|jtag_uart|Add0~10 ;
wire \u1|jtag_uart|Add0~13_sumout ;
wire \u1|jtag_uart|Add0~5_sumout ;
wire \u1|jtag_uart|Add0~21_sumout ;
wire \u1|jtag_uart|Add0~25_sumout ;
wire \u1|jtag_uart|Add0~17_sumout ;
wire \u1|jtag_uart|LessThan1~0_combout ;
wire \u1|jtag_uart|Add0~9_sumout ;
wire \u1|jtag_uart|Add0~1_sumout ;
wire \u1|jtag_uart|LessThan1~1_combout ;
wire \u1|jtag_uart|fifo_AF~q ;
wire \u1|jtag_uart|av_readdata[8]~0_combout ;
wire \u1|sys_clk_timer|period_h_register[11]~feeder_combout ;
wire \u1|sys_clk_timer|period_l_wr_strobe~2_combout ;
wire \u1|sys_clk_timer|Equal6~1_combout ;
wire \u1|sys_clk_timer|period_h_wr_strobe~combout ;
wire \u1|sys_clk_timer|force_reload~0_combout ;
wire \u1|sys_clk_timer|force_reload~q ;
wire \u1|sys_clk_timer|Equal6~0_combout ;
wire \u1|sys_clk_timer|control_wr_strobe~combout ;
wire \u1|sys_clk_timer|counter_is_running~0_combout ;
wire \u1|sys_clk_timer|period_l_register[5]~4_combout ;
wire \u1|sys_clk_timer|Equal6~2_combout ;
wire \u1|sys_clk_timer|period_l_wr_strobe~combout ;
wire \u1|sys_clk_timer|period_l_register[0]~7_combout ;
wire \u1|sys_clk_timer|Add0~125_sumout ;
wire \u1|sys_clk_timer|internal_counter~7_combout ;
wire \u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q ;
wire \u1|sys_clk_timer|Add0~126 ;
wire \u1|sys_clk_timer|Add0~121_sumout ;
wire \u1|sys_clk_timer|period_l_register[1]~6_combout ;
wire \u1|sys_clk_timer|internal_counter~6_combout ;
wire \u1|sys_clk_timer|Add0~122 ;
wire \u1|sys_clk_timer|Add0~117_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~26 ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~29_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~30 ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~33_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~41_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~35_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u1|cpu|cpu|Add2~118_cout ;
wire \u1|cpu|cpu|Add2~105_sumout ;
wire \u1|cpu|cpu|d_writedata[10]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \u1|cpu|cpu|F_pc[9]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add0~18 ;
wire \u1|cpu|cpu|Add0~58 ;
wire \u1|cpu|cpu|Add0~53_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18]~feeder_combout ;
wire \u1|cpu|cpu|E_mem_byte_en[1]~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ;
wire \u1|cpu|cpu|d_writedata[14]~feeder_combout ;
wire \u1|jtag_uart|rvalid~1_combout ;
wire \u1|jtag_uart|rvalid~q ;
wire \u1|sys_clk_timer|Add0~14 ;
wire \u1|sys_clk_timer|Add0~17_sumout ;
wire \u1|sys_clk_timer|period_h_register[9]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~18 ;
wire \u1|sys_clk_timer|Add0~25_sumout ;
wire \u1|sys_clk_timer|internal_counter[26]~DUPLICATE_q ;
wire \u1|sys_clk_timer|Add0~26 ;
wire \u1|sys_clk_timer|Add0~2 ;
wire \u1|sys_clk_timer|Add0~89_sumout ;
wire \u1|sys_clk_timer|Add0~90 ;
wire \u1|sys_clk_timer|Add0~5_sumout ;
wire \u1|sys_clk_timer|Add0~6 ;
wire \u1|sys_clk_timer|Add0~29_sumout ;
wire \u1|sys_clk_timer|Add0~30 ;
wire \u1|sys_clk_timer|Add0~21_sumout ;
wire \u1|sys_clk_timer|period_h_register[15]~feeder_combout ;
wire \u1|sys_clk_timer|counter_snapshot[31]~feeder_combout ;
wire \u1|sys_clk_timer|snap_strobe~0_combout ;
wire \u1|sys_clk_timer|period_l_register[15]~feeder_combout ;
wire \u1|sys_clk_timer|internal_counter[15]~DUPLICATE_q ;
wire \u1|sys_clk_timer|read_mux_out[15]~13_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15]~feeder_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20_combout ;
wire \u1|cpu|cpu|E_logic_result[0]~30_combout ;
wire \u1|cpu|cpu|E_alu_result[0]~27_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~52_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~48_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~6_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~26_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[11]~25_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read_req~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE_q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE_q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read2~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q ;
wire \u1|jtag_uart|r_val~0_combout ;
wire \u1|jtag_uart|r_val~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ;
wire \u1|jtag_uart|fifo_wr~0_combout ;
wire \u1|jtag_uart|fifo_wr~q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ;
wire \u1|jtag_uart|Add1~10 ;
wire \u1|jtag_uart|Add1~14 ;
wire \u1|jtag_uart|Add1~18 ;
wire \u1|jtag_uart|Add1~22 ;
wire \u1|jtag_uart|Add1~26 ;
wire \u1|jtag_uart|Add1~1_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~43_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ;
wire \u1|cpu|cpu|d_writedata[17]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \u1|cpu|cpu|Add0~54 ;
wire \u1|cpu|cpu|Add0~49_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19]~feeder_combout ;
wire \u1|cpu|cpu|d_writedata[18]~feeder_combout ;
wire \u1|jtag_uart|Add1~9_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16]~feeder_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout ;
wire \u1|cpu|cpu|d_writedata[16]~feeder_combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][85]~q ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0_combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85]~q ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][67]~q ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3_combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67]~q ;
wire \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \u1|cpu|cpu|d_writedata[21]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27]~feeder_combout ;
wire \u1|cpu|cpu|R_src2_hi[10]~8_combout ;
wire \u1|cpu|cpu|D_ctrl_logic~2_combout ;
wire \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \u1|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \u1|cpu|cpu|R_src2_hi~1_combout ;
wire \u1|cpu|cpu|R_src2_hi[9]~9_combout ;
wire \u1|cpu|cpu|F_pc[19]~DUPLICATE_q ;
wire \u1|cpu|cpu|F_pc[21]~DUPLICATE_q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24]~feeder_combout ;
wire \u1|cpu|cpu|E_mem_byte_en[3]~3_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u1|cpu|cpu|av_ld_rshift8~0_combout ;
wire \u1|cpu|cpu|E_logic_result[25]~21_combout ;
wire \u1|cpu|cpu|E_alu_result[25]~22_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[25]~21_combout ;
wire \u1|cpu|cpu|E_logic_result[26]~20_combout ;
wire \u1|cpu|cpu|E_alu_result[26]~21_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u1|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE_q ;
wire \u1|cpu|cpu|W_rf_wr_data[26]~20_combout ;
wire \u1|cpu|cpu|R_src2_hi[11]~3_combout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[25]~25_combout ;
wire \u1|cpu|cpu|Add0~86 ;
wire \u1|cpu|cpu|Add0~89_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[22]~22_combout ;
wire \u1|cpu|cpu|F_pc[22]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add0~90 ;
wire \u1|cpu|cpu|Add0~94 ;
wire \u1|cpu|cpu|Add0~62 ;
wire \u1|cpu|cpu|Add0~101_sumout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[28]~27_combout ;
wire \u1|cpu|cpu|Equal0~2_combout ;
wire \u1|cpu|cpu|Equal62~5_combout ;
wire \u1|cpu|cpu|E_invert_arith_src_msb~0_combout ;
wire \u1|cpu|cpu|Equal0~12_combout ;
wire \u1|cpu|cpu|E_invert_arith_src_msb~1_combout ;
wire \u1|cpu|cpu|E_invert_arith_src_msb~q ;
wire \u1|cpu|cpu|R_src2_hi[15]~16_combout ;
wire \u1|cpu|cpu|R_src1[31]~32_combout ;
wire \u1|cpu|cpu|R_src1[30]~31_combout ;
wire \u1|cpu|cpu|R_src2_hi[14]~15_combout ;
wire \u1|cpu|cpu|R_src2_hi[13]~14_combout ;
wire \u1|cpu|cpu|R_src2_hi[12]~13_combout ;
wire \u1|cpu|cpu|Add2~82 ;
wire \u1|cpu|cpu|Add2~54 ;
wire \u1|cpu|cpu|Add2~134 ;
wire \u1|cpu|cpu|Add2~130 ;
wire \u1|cpu|cpu|Add2~126 ;
wire \u1|cpu|cpu|Add2~121_sumout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[31]~30_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_logic_result[31]~29_combout ;
wire \u1|cpu|cpu|E_alu_result[31]~32_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31]~feeder_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[31]~30_combout ;
wire \u1|cpu|cpu|R_src1[28]~29_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[29]~29_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[30]~31_combout ;
wire \u1|cpu|cpu|Add2~125_sumout ;
wire \u1|cpu|cpu|E_logic_result[30]~28_combout ;
wire \u1|cpu|cpu|E_alu_result[30]~31_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[30]~29_combout ;
wire \u1|cpu|cpu|R_src1[29]~30_combout ;
wire \u1|cpu|cpu|E_src1[29]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_logic_result[29]~27_combout ;
wire \u1|cpu|cpu|Add2~129_sumout ;
wire \u1|cpu|cpu|E_alu_result[29]~30_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[29]~28_combout ;
wire \u1|cpu|cpu|E_st_data[28]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \u1|cpu|cpu|av_ld_byte3_data[4]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add2~133_sumout ;
wire \u1|cpu|cpu|E_logic_result[28]~26_combout ;
wire \u1|cpu|cpu|E_alu_result[28]~29_combout ;
wire \u1|cpu|cpu|R_ctrl_ld~q ;
wire \u1|cpu|cpu|W_rf_wr_data[28]~27_combout ;
wire \u1|cpu|cpu|R_src1[27]~15_combout ;
wire \u1|cpu|cpu|Add2~53_sumout ;
wire \u1|cpu|cpu|E_logic_result[27]~13_combout ;
wire \u1|cpu|cpu|E_alu_result[27]~14_combout ;
wire \u1|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q ;
wire \u1|cpu|cpu|W_rf_wr_data[27]~13_combout ;
wire \u1|cpu|cpu|R_src1[24]~24_combout ;
wire \u1|cpu|cpu|R_src2_hi[7]~11_combout ;
wire \u1|cpu|cpu|Add0~78 ;
wire \u1|cpu|cpu|Add0~81_sumout ;
wire \u1|cpu|cpu|R_src1[22]~13_combout ;
wire \u1|cpu|cpu|R_src2_hi[5]~0_combout ;
wire \u1|cpu|cpu|E_src1[21]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add0~42 ;
wire \u1|cpu|cpu|Add0~38 ;
wire \u1|cpu|cpu|Add0~98 ;
wire \u1|cpu|cpu|Add0~65_sumout ;
wire \u1|cpu|cpu|R_src1[18]~20_combout ;
wire \u1|cpu|cpu|R_src2_hi[2]~6_combout ;
wire \u1|cpu|cpu|R_src1[15]~17_combout ;
wire \u1|cpu|cpu|E_src2[15]~feeder_combout ;
wire \u1|cpu|cpu|Add0~50 ;
wire \u1|cpu|cpu|Add0~45_sumout ;
wire \u1|cpu|cpu|R_src1[14]~16_combout ;
wire \u1|cpu|cpu|Add2~22 ;
wire \u1|cpu|cpu|Add2~18 ;
wire \u1|cpu|cpu|Add2~102 ;
wire \u1|cpu|cpu|Add2~38 ;
wire \u1|cpu|cpu|Add2~50 ;
wire \u1|cpu|cpu|Add2~58 ;
wire \u1|cpu|cpu|Add2~62 ;
wire \u1|cpu|cpu|Add2~66 ;
wire \u1|cpu|cpu|Add2~70 ;
wire \u1|cpu|cpu|Add2~73_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[16]~16_combout ;
wire \u1|cpu|cpu|F_pc[16]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add0~66 ;
wire \u1|cpu|cpu|Add0~69_sumout ;
wire \u1|cpu|cpu|R_src1[19]~21_combout ;
wire \u1|cpu|cpu|Add2~74 ;
wire \u1|cpu|cpu|Add2~77_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[17]~17_combout ;
wire \u1|cpu|cpu|F_pc[17]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add0~70 ;
wire \u1|cpu|cpu|Add0~73_sumout ;
wire \u1|cpu|cpu|R_src1[20]~26_combout ;
wire \u1|cpu|cpu|Add2~78 ;
wire \u1|cpu|cpu|Add2~98 ;
wire \u1|cpu|cpu|Add2~42 ;
wire \u1|cpu|cpu|Add2~46 ;
wire \u1|cpu|cpu|Add2~94 ;
wire \u1|cpu|cpu|Add2~89_sumout ;
wire \u1|cpu|cpu|E_logic_result[24]~22_combout ;
wire \u1|cpu|cpu|E_alu_result[24]~23_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[24]~22_combout ;
wire \u1|cpu|cpu|R_src2_hi[6]~2_combout ;
wire \u1|cpu|cpu|Add2~45_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[20]~20_combout ;
wire \u1|cpu|cpu|Add0~82 ;
wire \u1|cpu|cpu|Add0~85_sumout ;
wire \u1|cpu|cpu|R_src1[23]~25_combout ;
wire \u1|cpu|cpu|Add2~93_sumout ;
wire \u1|cpu|cpu|E_logic_result[23]~23_combout ;
wire \u1|cpu|cpu|E_alu_result[23]~24_combout ;
wire \u1|cpu|cpu|d_writedata[23]~feeder_combout ;
wire \u1|cpu|cpu|E_st_data[23]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \u1|cpu|cpu|E_mem_byte_en[2]~2_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~6_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[23]~23_combout ;
wire \u1|cpu|cpu|E_st_data[30]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u1|jtag_uart|Add1~2 ;
wire \u1|jtag_uart|Add1~5_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ;
wire \u1|cpu|cpu|d_writedata[19]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27_combout ;
wire \u1|cpu|cpu|d_writedata[20]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~32_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~31_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~28_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~1_combout ;
wire \u1|cpu|cpu|E_logic_result[22]~11_combout ;
wire \u1|cpu|cpu|E_alu_result[22]~12_combout ;
wire \u1|cpu|cpu|W_alu_result[22]~DUPLICATE_q ;
wire \u1|cpu|cpu|W_rf_wr_data[22]~11_combout ;
wire \u1|cpu|cpu|R_src2_hi[4]~12_combout ;
wire \u1|cpu|cpu|Add2~97_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[18]~18_combout ;
wire \u1|cpu|cpu|Add0~74 ;
wire \u1|cpu|cpu|Add0~77_sumout ;
wire \u1|cpu|cpu|R_src1[21]~12_combout ;
wire \u1|cpu|cpu|E_logic_result[21]~10_combout ;
wire \u1|cpu|cpu|Add2~41_sumout ;
wire \u1|cpu|cpu|E_alu_result[21]~11_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[21]~10_combout ;
wire \u1|cpu|cpu|R_src2_hi[8]~10_combout ;
wire \u1|cpu|cpu|Add2~90 ;
wire \u1|cpu|cpu|Add2~85_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[23]~23_combout ;
wire \u1|cpu|cpu|F_pc[23]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add0~93_sumout ;
wire \u1|cpu|cpu|R_src1[25]~23_combout ;
wire \u1|cpu|cpu|Add2~86 ;
wire \u1|cpu|cpu|Add2~81_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[24]~15_combout ;
wire \u1|cpu|cpu|Add0~61_sumout ;
wire \u1|cpu|cpu|R_src1[26]~22_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[27]~13_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[26]~20_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[25]~21_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[24]~22_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[22]~11_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[21]~10_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[19]~19_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[20]~24_combout ;
wire \u1|cpu|cpu|E_logic_result[20]~24_combout ;
wire \u1|cpu|cpu|E_alu_result[20]~25_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16_combout ;
wire \u1|jtag_uart|Add1~25_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20]~feeder_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~7_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[20]~24_combout ;
wire \u1|cpu|cpu|E_st_data[26]~3_combout ;
wire \u1|cpu|cpu|d_writedata[26]~DUPLICATE_q ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13_combout ;
wire \u1|jtag_uart|Add1~21_sumout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~5_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[19]~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u1|cpu|cpu|F_iw[21]~15_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \u1|cpu|cpu|F_iw[21]~9_combout ;
wire \u1|cpu|cpu|R_src2_hi[1]~5_combout ;
wire \u1|cpu|cpu|Add2~69_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[15]~24_combout ;
wire \u1|cpu|cpu|Add0~97_sumout ;
wire \u1|cpu|cpu|R_src1[17]~19_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[18]~18_combout ;
wire \u1|cpu|cpu|E_logic_result[18]~18_combout ;
wire \u1|cpu|cpu|E_alu_result[18]~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout ;
wire \u1|jtag_uart|Add1~17_sumout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~4_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[18]~18_combout ;
wire \u1|cpu|cpu|R_src1[12]~11_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[13]~12_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[14]~14_combout ;
wire \u1|cpu|cpu|E_logic_result[14]~14_combout ;
wire \u1|cpu|cpu|E_alu_result[14]~15_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout ;
wire \u1|jtag_uart|Add1~13_sumout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data[1]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_logic_result[17]~17_combout ;
wire \u1|cpu|cpu|E_alu_result[17]~18_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[17]~17_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~2_combout ;
wire \u1|cpu|cpu|E_logic_result[16]~16_combout ;
wire \u1|cpu|cpu|E_alu_result[16]~17_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[16]~16_combout ;
wire \u1|cpu|cpu|Add0~37_sumout ;
wire \u1|cpu|cpu|R_src1[16]~18_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[17]~17_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[15]~15_combout ;
wire \u1|cpu|cpu|E_logic_result[15]~15_combout ;
wire \u1|cpu|cpu|Add2~61_sumout ;
wire \u1|cpu|cpu|E_alu_result[15]~16_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[15]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout ;
wire \u1|cpu|cpu|F_iw[19]~17_combout ;
wire \u1|cpu|cpu|F_iw[19]~10_combout ;
wire \u1|cpu|cpu|E_src2[13]~feeder_combout ;
wire \u1|cpu|cpu|Add2~49_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[11]~12_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14]~feeder_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u1|jtag_uart|woverflow~0_combout ;
wire \u1|jtag_uart|woverflow~q ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout ;
wire \u1|sys_clk_timer|period_l_register[14]~0_combout ;
wire \u1|sys_clk_timer|internal_counter[30]~DUPLICATE_q ;
wire \u1|sys_clk_timer|counter_snapshot[14]~6_combout ;
wire \u1|sys_clk_timer|read_mux_out[14]~17_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~5_combout ;
wire \u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_en~0_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[14]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18_combout ;
wire \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~0_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ;
wire \u1|sys_clk_timer|period_l_register[13]~1_combout ;
wire \u1|sys_clk_timer|period_l_register[7]~3_combout ;
wire \u1|sys_clk_timer|Add0~62 ;
wire \u1|sys_clk_timer|Add0~109_sumout ;
wire \u1|sys_clk_timer|internal_counter~3_combout ;
wire \u1|sys_clk_timer|Add0~110 ;
wire \u1|sys_clk_timer|Add0~105_sumout ;
wire \u1|cpu|cpu|d_writedata[8]~feeder_combout ;
wire \u1|sys_clk_timer|period_l_register[8]~2_combout ;
wire \u1|sys_clk_timer|internal_counter~2_combout ;
wire \u1|sys_clk_timer|Add0~106 ;
wire \u1|sys_clk_timer|Add0~57_sumout ;
wire \u1|sys_clk_timer|period_l_register[9]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~58 ;
wire \u1|sys_clk_timer|Add0~93_sumout ;
wire \u1|sys_clk_timer|Add0~94 ;
wire \u1|sys_clk_timer|Add0~85_sumout ;
wire \u1|sys_clk_timer|period_l_register[11]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~86 ;
wire \u1|sys_clk_timer|Add0~81_sumout ;
wire \u1|sys_clk_timer|period_l_register[12]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~82 ;
wire \u1|sys_clk_timer|Add0~101_sumout ;
wire \u1|sys_clk_timer|internal_counter~1_combout ;
wire \u1|sys_clk_timer|internal_counter[13]~DUPLICATE_q ;
wire \u1|sys_clk_timer|counter_snapshot[13]~5_combout ;
wire \u1|sys_clk_timer|read_mux_out[13]~21_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13]~feeder_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~4_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[13]~12_combout ;
wire \u1|cpu|cpu|Add0~57_sumout ;
wire \u1|cpu|cpu|R_src1[11]~27_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_logic_result[12]~9_combout ;
wire \u1|cpu|cpu|E_alu_result[12]~10_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12]~feeder_combout ;
wire \u1|sys_clk_timer|read_mux_out[12]~25_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~3_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[12]~9_combout ;
wire \u1|cpu|cpu|E_st_data[25]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~24_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~37_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~5_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~22_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~3_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u1|cpu|cpu|F_iw[7]~68_combout ;
wire \u1|cpu|cpu|R_src2_lo[1]~4_combout ;
wire \u1|cpu|cpu|E_logic_result[1]~31_combout ;
wire \u1|cpu|cpu|E_alu_result[1]~28_combout ;
wire \u1|cpu|cpu|LessThan0~0_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~6_combout ;
wire \u1|cpu|cpu|D_ctrl_ld_signed~0_combout ;
wire \u1|cpu|cpu|R_ctrl_ld_signed~q ;
wire \u1|cpu|cpu|av_fill_bit~0_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11]~feeder_combout ;
wire \u1|sys_clk_timer|internal_counter[11]~DUPLICATE_q ;
wire \u1|sys_clk_timer|read_mux_out[11]~9_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~7_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[11]~25_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~9_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~46_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~8_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~8_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~55_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~9_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~23_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~53_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~51_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~49_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~7_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~54_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~24_combout ;
wire \u1|cpu|cpu|F_iw[18]~12_combout ;
wire \u1|cpu|cpu|F_iw[18]~8_combout ;
wire \u1|cpu|cpu|E_src2[12]~feeder_combout ;
wire \u1|cpu|cpu|Add2~37_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[10]~13_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11_combout ;
wire \u1|jtag_uart|ac~0_combout ;
wire \u1|jtag_uart|ac~q ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder_combout ;
wire \u1|sys_clk_timer|read_mux_out[10]~37_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~1_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[10]~5_combout ;
wire \u1|cpu|cpu|R_src1[1]~33_combout ;
wire \u1|cpu|cpu|Add2~106 ;
wire \u1|cpu|cpu|Add2~109_sumout ;
wire \u1|cpu|cpu|E_mem_byte_en~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~34_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u1|cpu|cpu|F_iw[17]~44_combout ;
wire \u1|cpu|cpu|E_src2[11]~feeder_combout ;
wire \u1|cpu|cpu|E_logic_result[11]~25_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_alu_result[11]~26_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9]~feeder_combout ;
wire \u1|jtag_uart|LessThan0~0_combout ;
wire \u1|jtag_uart|LessThan0~1_combout ;
wire \u1|jtag_uart|fifo_AE~q ;
wire \u1|jtag_uart|ien_AE~q ;
wire \u1|sys_clk_timer|counter_snapshot[25]~feeder_combout ;
wire \u1|sys_clk_timer|read_mux_out[9]~33_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~2_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[9]~6_combout ;
wire \u1|cpu|cpu|d_writedata[2]~DUPLICATE_q ;
wire \u1|sys_clk_timer|period_l_register[2]~5_combout ;
wire \u1|sys_clk_timer|internal_counter~5_combout ;
wire \u1|sys_clk_timer|Add0~118 ;
wire \u1|sys_clk_timer|Add0~69_sumout ;
wire \u1|sys_clk_timer|period_l_register[3]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~70 ;
wire \u1|sys_clk_timer|Add0~65_sumout ;
wire \u1|sys_clk_timer|Add0~66 ;
wire \u1|sys_clk_timer|Add0~113_sumout ;
wire \u1|sys_clk_timer|internal_counter~4_combout ;
wire \u1|sys_clk_timer|internal_counter[5]~DUPLICATE_q ;
wire \u1|sys_clk_timer|Add0~114 ;
wire \u1|sys_clk_timer|Add0~61_sumout ;
wire \u1|sys_clk_timer|Equal0~3_combout ;
wire \u1|sys_clk_timer|Equal0~1_combout ;
wire \u1|sys_clk_timer|Equal0~7_combout ;
wire \u1|sys_clk_timer|Equal0~2_combout ;
wire \u1|sys_clk_timer|internal_counter[2]~DUPLICATE_q ;
wire \u1|sys_clk_timer|Equal0~4_combout ;
wire \u1|sys_clk_timer|Equal0~8_combout ;
wire \u1|sys_clk_timer|counter_is_running~1_combout ;
wire \u1|sys_clk_timer|counter_is_running~q ;
wire \u1|sys_clk_timer|always0~1_combout ;
wire \u1|sys_clk_timer|internal_counter[27]~DUPLICATE_q ;
wire \u1|sys_clk_timer|Add0~1_sumout ;
wire \u1|sys_clk_timer|Equal0~0_combout ;
wire \u1|sys_clk_timer|Equal0~5_combout ;
wire \u1|sys_clk_timer|Equal0~6_combout ;
wire \u1|sys_clk_timer|always0~0_combout ;
wire \u1|sys_clk_timer|Add0~102 ;
wire \u1|sys_clk_timer|Add0~97_sumout ;
wire \u1|sys_clk_timer|internal_counter~0_combout ;
wire \u1|sys_clk_timer|internal_counter[14]~DUPLICATE_q ;
wire \u1|sys_clk_timer|Add0~98 ;
wire \u1|sys_clk_timer|Add0~73_sumout ;
wire \u1|sys_clk_timer|Add0~74 ;
wire \u1|sys_clk_timer|Add0~77_sumout ;
wire \u1|sys_clk_timer|period_h_register[0]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~78 ;
wire \u1|sys_clk_timer|Add0~33_sumout ;
wire \u1|sys_clk_timer|period_h_register[1]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~34 ;
wire \u1|sys_clk_timer|Add0~37_sumout ;
wire \u1|sys_clk_timer|period_h_register[2]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~38 ;
wire \u1|sys_clk_timer|Add0~41_sumout ;
wire \u1|sys_clk_timer|period_h_register[3]~feeder_combout ;
wire \u1|sys_clk_timer|Add0~42 ;
wire \u1|sys_clk_timer|Add0~45_sumout ;
wire \u1|sys_clk_timer|internal_counter[20]~DUPLICATE_q ;
wire \u1|sys_clk_timer|Add0~46 ;
wire \u1|sys_clk_timer|Add0~49_sumout ;
wire \u1|sys_clk_timer|Add0~50 ;
wire \u1|sys_clk_timer|Add0~53_sumout ;
wire \u1|sys_clk_timer|Add0~54 ;
wire \u1|sys_clk_timer|Add0~9_sumout ;
wire \u1|sys_clk_timer|Add0~10 ;
wire \u1|sys_clk_timer|Add0~13_sumout ;
wire \u1|sys_clk_timer|period_h_register[8]~feeder_combout ;
wire \u1|sys_clk_timer|counter_snapshot[24]~feeder_combout ;
wire \u1|sys_clk_timer|counter_snapshot[8]~2_combout ;
wire \u1|sys_clk_timer|read_mux_out[8]~49_combout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[8]~7_combout ;
wire \u1|cpu|cpu|Add2~17_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[8]~4_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \~GND~combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \u1|sys_clk_timer|counter_snapshot[7]~1_combout ;
wire \u1|sys_clk_timer|read_mux_out[7]~53_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[7]~1_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[7]~0_combout ;
wire \u1|cpu|cpu|R_src1[10]~6_combout ;
wire \u1|cpu|cpu|E_logic_result[10]~4_combout ;
wire \u1|cpu|cpu|E_alu_result[10]~5_combout ;
wire \u1|cpu|cpu|F_iw[8]~84_combout ;
wire \u1|cpu|cpu|R_src2_lo[2]~1_combout ;
wire \u1|cpu|cpu|Add2~110 ;
wire \u1|cpu|cpu|Add2~2 ;
wire \u1|cpu|cpu|Add2~14 ;
wire \u1|cpu|cpu|Add2~10 ;
wire \u1|cpu|cpu|Add2~6 ;
wire \u1|cpu|cpu|Add2~34 ;
wire \u1|cpu|cpu|Add2~30 ;
wire \u1|cpu|cpu|Add2~25_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[6]~6_combout ;
wire \u1|cpu|cpu|Add0~25_sumout ;
wire \u1|cpu|cpu|R_src1[8]~8_combout ;
wire \u1|cpu|cpu|Add2~26 ;
wire \u1|cpu|cpu|Add2~21_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[7]~5_combout ;
wire \u1|cpu|cpu|Add0~21_sumout ;
wire \u1|cpu|cpu|R_src1[9]~7_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[10]~4_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[9]~5_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[8]~6_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[7]~7_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[6]~8_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_alu_result[6]~9_combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6]~feeder_combout ;
wire \u1|sys_clk_timer|counter_snapshot[22]~feeder_combout ;
wire \u1|sys_clk_timer|read_mux_out[6]~29_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[6]~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[6]~6_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[6]~8_combout ;
wire \u1|cpu|cpu|R_src2_hi[3]~7_combout ;
wire \u1|cpu|cpu|E_logic_result[19]~19_combout ;
wire \u1|cpu|cpu|E_alu_result[19]~20_combout ;
wire \u1|mm_interconnect_0|router|Equal1~2_combout ;
wire \u1|mm_interconnect_0|router|Equal1~1_combout ;
wire \u1|mm_interconnect_0|router|Equal1~3_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|jtag_uart|av_waitrequest~1_combout ;
wire \u1|jtag_uart|av_waitrequest~q ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5]~feeder_combout ;
wire \u1|sys_clk_timer|internal_counter[21]~DUPLICATE_q ;
wire \u1|sys_clk_timer|counter_snapshot[21]~feeder_combout ;
wire \u1|sys_clk_timer|counter_snapshot[5]~4_combout ;
wire \u1|sys_clk_timer|read_mux_out[5]~45_combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[5]~12_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[5]~3_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[5]~2_combout ;
wire \u1|cpu|cpu|E_st_data[31]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \u1|cpu|cpu|F_iw[31]~40_combout ;
wire \u1|cpu|cpu|R_src1[7]~9_combout ;
wire \u1|cpu|cpu|Add2~29_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[5]~7_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE_q ;
wire \u1|cpu|cpu|F_iw[30]~36_combout ;
wire \u1|cpu|cpu|R_src1[4]~4_combout ;
wire \u1|cpu|cpu|E_logic_result[4]~2_combout ;
wire \u1|cpu|cpu|E_alu_result[4]~3_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4]~feeder_combout ;
wire \u1|sys_clk_timer|read_mux_out[4]~41_combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[4]~13_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[4]~4_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[4]~3_combout ;
wire \u1|cpu|cpu|E_st_data[29]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \u1|cpu|cpu|F_iw[29]~32_combout ;
wire \u1|cpu|cpu|R_src1[6]~10_combout ;
wire \u1|cpu|cpu|Add2~33_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[4]~8_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~4_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~13_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~11_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~12_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u1|cpu|cpu|F_iw[28]~28_combout ;
wire \u1|cpu|cpu|R_src1[3]~5_combout ;
wire \u1|cpu|cpu|Add2~13_sumout ;
wire \u1|cpu|cpu|E_logic_result[3]~3_combout ;
wire \u1|cpu|cpu|E_alu_result[3]~4_combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~3_combout ;
wire \u1|sys_clk_timer|read_mux_out[3]~6_combout ;
wire \u1|sys_clk_timer|Equal6~3_combout ;
wire \u1|sys_clk_timer|read_mux_out[3]~5_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[3]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[3]~5_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[3]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \u1|cpu|cpu|F_iw[9]~76_combout ;
wire \u1|cpu|cpu|R_src1[5]~3_combout ;
wire \u1|cpu|cpu|Add2~5_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u1|cpu|cpu|F_iw[10]~80_combout ;
wire \u1|cpu|cpu|R_src2_lo[4]~2_combout ;
wire \u1|cpu|cpu|E_src2[4]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add2~9_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[2]~2_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~2_combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ;
wire \u1|sys_clk_timer|counter_snapshot[2]~3_combout ;
wire \u1|sys_clk_timer|read_mux_out[2]~3_combout ;
wire \u1|sys_clk_timer|read_mux_out[2]~4_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[2]~10_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[2]~2_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[2]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ;
wire \u1|sys_clk_timer|counter_snapshot[1]~7_combout ;
wire \u1|sys_clk_timer|read_mux_out[1]~7_combout ;
wire \u1|sys_clk_timer|read_mux_out[1]~8_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[1]~15_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[1]~7_combout ;
wire \u1|cpu|cpu|Equal62~15_combout ;
wire \u1|cpu|cpu|D_op_wrctl~combout ;
wire \u1|cpu|cpu|R_ctrl_wrctl_inst~q ;
wire \u1|cpu|cpu|Equal134~0_combout ;
wire \u1|cpu|cpu|F_iw[6]~72_combout ;
wire \u1|cpu|cpu|W_ienable_reg_nxt~0_combout ;
wire \u1|sys_clk_timer|read_mux_out~0_combout ;
wire \u1|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ;
wire \u1|sys_clk_timer|timeout_occurred~0_combout ;
wire \u1|sys_clk_timer|timeout_occurred~1_combout ;
wire \u1|sys_clk_timer|timeout_occurred~q ;
wire \u1|cpu|cpu|E_control_rd_data[1]~3_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[1]~26_combout ;
wire \u1|cpu|cpu|E_st_data[24]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u1|cpu|cpu|F_iw[24]~56_combout ;
wire \u1|cpu|cpu|E_st_data[27]~8_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \u1|cpu|cpu|F_iw[27]~24_combout ;
wire \u1|cpu|cpu|R_src1[0]~28_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q ;
wire \u1|cpu|cpu|D_ctrl_shift_logical~0_combout ;
wire \u1|cpu|cpu|Equal62~2_combout ;
wire \u1|cpu|cpu|Equal62~4_combout ;
wire \u1|cpu|cpu|D_ctrl_shift_logical~1_combout ;
wire \u1|cpu|cpu|R_ctrl_shift_logical~q ;
wire \u1|cpu|cpu|Equal62~3_combout ;
wire \u1|cpu|cpu|R_ctrl_rot_right_nxt~combout ;
wire \u1|cpu|cpu|R_ctrl_rot_right~q ;
wire \u1|cpu|cpu|E_shift_rot_fill_bit~0_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[0]~28_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[1]~26_combout ;
wire \u1|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_logic_result[2]~0_combout ;
wire \u1|cpu|cpu|E_alu_result[2]~0_combout ;
wire \u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~39_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~40_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~38_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~25_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~34 ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \u1|cpu|cpu|F_iw[23]~60_combout ;
wire \u1|cpu|cpu|d_writedata[22]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \u1|cpu|cpu|F_iw[22]~64_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u1|cpu|cpu|F_iw[11]~13_combout ;
wire \u1|cpu|cpu|F_iw[11]~0_combout ;
wire \u1|cpu|cpu|D_ctrl_shift_rot~0_combout ;
wire \u1|cpu|cpu|D_ctrl_shift_rot~1_combout ;
wire \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ;
wire \u1|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_logic_result[5]~1_combout ;
wire \u1|cpu|cpu|E_alu_result[5]~2_combout ;
wire \u1|mm_interconnect_0|router|Equal2~0_combout ;
wire \u1|mm_interconnect_0|router|Equal2~1_combout ;
wire \u1|mm_interconnect_0|router|Equal1~4_combout ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \u1|cpu|cpu|F_iw[26]~48_combout ;
wire \u1|cpu|cpu|D_dst_regnum[4]~8_combout ;
wire \u1|cpu|cpu|Equal0~10_combout ;
wire \u1|cpu|cpu|D_dst_regnum[4]~9_combout ;
wire \u1|cpu|cpu|R_src1[2]~2_combout ;
wire \u1|cpu|cpu|Add2~1_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[0]~0_combout ;
wire \u1|cpu|cpu|Add0~2 ;
wire \u1|cpu|cpu|Add0~13_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[1]~3_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25]~feeder_combout ;
wire \u1|cpu|cpu|F_iw[25]~52_combout ;
wire \u1|cpu|cpu|D_dst_regnum[3]~6_combout ;
wire \u1|cpu|cpu|D_dst_regnum[3]~7_combout ;
wire \u1|cpu|cpu|d_writedata[15]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \u1|cpu|cpu|F_iw[15]~19_combout ;
wire \u1|cpu|cpu|F_iw[15]~2_combout ;
wire \u1|cpu|cpu|Equal62~0_combout ;
wire \u1|cpu|cpu|D_op_bret~combout ;
wire \u1|cpu|cpu|Equal62~13_combout ;
wire \u1|cpu|cpu|Equal62~12_combout ;
wire \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u1|cpu|cpu|Equal62~1_combout ;
wire \u1|cpu|cpu|D_op_eret~combout ;
wire \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u1|cpu|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \u1|cpu|cpu|F_pc_sel_nxt~0_combout ;
wire \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[19]~19_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ;
wire \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \u1|cpu|cpu|d_read_nxt~combout ;
wire \u1|cpu|cpu|d_read~q ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ;
wire \u1|cpu|cpu|D_ctrl_st~0_combout ;
wire \u1|cpu|cpu|R_ctrl_st~q ;
wire \u1|cpu|cpu|d_write_nxt~0_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ;
wire \u1|cpu|cpu|E_st_stall~combout ;
wire \u1|cpu|cpu|d_write~q ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ;
wire \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ;
wire \u1|memory|wren~0_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u1|cpu|cpu|F_iw[3]~21_combout ;
wire \u1|cpu|cpu|F_iw[3]~5_combout ;
wire \u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ;
wire \u1|cpu|cpu|D_dst_regnum[2]~2_combout ;
wire \u1|cpu|cpu|D_dst_regnum[2]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \u1|cpu|cpu|F_iw[13]~18_combout ;
wire \u1|cpu|cpu|F_iw[13]~1_combout ;
wire \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \u1|cpu|cpu|D_dst_regnum[1]~0_combout ;
wire \u1|cpu|cpu|D_dst_regnum[1]~1_combout ;
wire \u1|cpu|cpu|d_writedata[12]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \u1|cpu|cpu|F_iw[12]~100_combout ;
wire \u1|cpu|cpu|D_ctrl_exception~3_combout ;
wire \u1|cpu|cpu|D_dst_regnum[0]~4_combout ;
wire \u1|cpu|cpu|D_dst_regnum[0]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \u1|cpu|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \u1|cpu|cpu|wait_for_one_post_bret_inst~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q ;
wire \u1|cpu|cpu|hbreak_pending_nxt~0_combout ;
wire \u1|cpu|cpu|hbreak_pending~q ;
wire \u1|cpu|cpu|hbreak_req~0_combout ;
wire \u1|cpu|cpu|D_iw[18]~0_combout ;
wire \u1|cpu|cpu|F_iw[20]~16_combout ;
wire \u1|cpu|cpu|F_iw[20]~11_combout ;
wire \u1|cpu|cpu|E_src2[14]~feeder_combout ;
wire \u1|cpu|cpu|Add2~57_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[12]~11_combout ;
wire \u1|cpu|cpu|F_pc[12]~DUPLICATE_q ;
wire \u1|cpu|cpu|Add0~46 ;
wire \u1|cpu|cpu|Add0~41_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[13]~10_combout ;
wire \u1|cpu|cpu|F_pc[13]~DUPLICATE_q ;
wire \u1|cpu|cpu|F_iw[1]~20_combout ;
wire \u1|cpu|cpu|F_iw[1]~4_combout ;
wire \u1|cpu|cpu|Equal0~0_combout ;
wire \u1|cpu|cpu|D_logic_op_raw[1]~0_combout ;
wire \u1|cpu|cpu|Equal127~0_combout ;
wire \u1|cpu|cpu|Equal127~1_combout ;
wire \u1|cpu|cpu|Add2~122 ;
wire \u1|cpu|cpu|Add2~113_sumout ;
wire \u1|cpu|cpu|Equal127~11_combout ;
wire \u1|cpu|cpu|Equal127~3_combout ;
wire \u1|cpu|cpu|Equal127~6_combout ;
wire \u1|cpu|cpu|Equal127~5_combout ;
wire \u1|cpu|cpu|Equal127~4_combout ;
wire \u1|cpu|cpu|Equal127~7_combout ;
wire \u1|cpu|cpu|Equal127~8_combout ;
wire \u1|cpu|cpu|Equal127~9_combout ;
wire \u1|cpu|cpu|Equal127~2_combout ;
wire \u1|cpu|cpu|Equal127~10_combout ;
wire \u1|cpu|cpu|Equal127~12_combout ;
wire \u1|cpu|cpu|E_cmp_result~0_combout ;
wire \u1|cpu|cpu|W_cmp_result~q ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~0_combout ;
wire \u1|jtag_uart|ien_AF~DUPLICATE_q ;
wire \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \u1|sys_clk_timer|period_h_register[0]~DUPLICATE_q ;
wire \u1|sys_clk_timer|read_mux_out[0]~2_combout ;
wire \u1|sys_clk_timer|counter_snapshot[0]~0_combout ;
wire \u1|sys_clk_timer|read_mux_out[0]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \u1|cpu|cpu|Equal133~0_combout ;
wire \u1|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \u1|cpu|cpu|W_estatus_reg~q ;
wire \u1|cpu|cpu|Equal132~0_combout ;
wire \u1|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \u1|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \u1|cpu|cpu|W_bstatus_reg~q ;
wire \u1|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \u1|cpu|cpu|W_status_reg_pie~q ;
wire \u1|cpu|cpu|E_control_rd_data[0]~0_combout ;
wire \u1|cpu|cpu|E_control_rd_data[0]~1_combout ;
wire \u1|cpu|cpu|E_control_rd_data[0]~2_combout ;
wire \u1|cpu|cpu|W_rf_wr_data[0]~31_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \u1|cpu|cpu|F_iw[5]~23_combout ;
wire \u1|cpu|cpu|F_iw[5]~7_combout ;
wire \u1|cpu|cpu|D_ctrl_hi_imm16~0_combout ;
wire \u1|cpu|cpu|R_ctrl_hi_imm16~q ;
wire \u1|cpu|cpu|R_src2_hi[0]~4_combout ;
wire \u1|cpu|cpu|Add2~65_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[14]~9_combout ;
wire \u1|cpu|cpu|F_pc[14]~DUPLICATE_q ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ;
wire \u1|memory|wren~1_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u1|cpu|cpu|F_iw[0]~92_combout ;
wire \u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ;
wire \u1|cpu|cpu|D_ctrl_alu_subtract~0_combout ;
wire \u1|cpu|cpu|D_ctrl_alu_subtract~1_combout ;
wire \u1|cpu|cpu|E_alu_sub~0_combout ;
wire \u1|cpu|cpu|E_alu_sub~q ;
wire \u1|cpu|cpu|Add2~101_sumout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[9]~14_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~0_combout ;
wire \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ;
wire \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ;
wire \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout ;
wire \u1|memory|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u1|cpu|cpu|F_iw[4]~22_combout ;
wire \u1|cpu|cpu|F_iw[4]~6_combout ;
wire \u1|cpu|cpu|D_iw[4]~DUPLICATE_q ;
wire \u1|cpu|cpu|R_src2_use_imm~5_combout ;
wire \u1|cpu|cpu|Equal0~11_combout ;
wire \u1|cpu|cpu|D_wr_dst_reg~0_combout ;
wire \u1|cpu|cpu|D_wr_dst_reg~combout ;
wire \u1|cpu|cpu|R_wr_dst_reg~q ;
wire \u1|cpu|cpu|W_rf_wren~combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ;
wire \u1|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ;
wire \u1|cpu|cpu|intr_req~0_combout ;
wire \u1|cpu|cpu|F_iw[2]~88_combout ;
wire \u1|cpu|cpu|Equal0~8_combout ;
wire \u1|cpu|cpu|Equal0~7_combout ;
wire \u1|cpu|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \u1|cpu|cpu|Equal0~9_combout ;
wire \u1|cpu|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \u1|cpu|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \u1|cpu|cpu|D_ctrl_exception~2_combout ;
wire \u1|cpu|cpu|D_ctrl_exception~0_combout ;
wire \u1|cpu|cpu|R_ctrl_exception~q ;
wire \u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ;
wire \u1|cpu|cpu|F_pc_no_crst_nxt[21]~21_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~18_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~6 ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~9_sumout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~29_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE_q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~33_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~28_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~27_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~23_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~20_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~47_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~44_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetrequest~q ;
wire \u1|rst_controller|merged_reset~0_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u1|rst_controller|r_sync_rst_chain~0_combout ;
wire \u1|rst_controller|WideOr0~0_combout ;
wire \u1|rst_controller|r_sync_rst~q ;
wire \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ;
wire \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ;
wire \u1|cpu|cpu|F_iw[14]~96_combout ;
wire \u1|cpu|cpu|Equal62~14_combout ;
wire \u1|cpu|cpu|Equal62~17_combout ;
wire \u1|cpu|cpu|Equal62~11_combout ;
wire \u1|cpu|cpu|Equal62~16_combout ;
wire \u1|cpu|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \u1|cpu|cpu|D_ctrl_retaddr~2_combout ;
wire \u1|cpu|cpu|D_ctrl_retaddr~0_combout ;
wire \u1|cpu|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \u1|cpu|cpu|Equal62~10_combout ;
wire \u1|cpu|cpu|D_ctrl_exception~6_combout ;
wire \u1|cpu|cpu|D_ctrl_exception~4_combout ;
wire \u1|cpu|cpu|Equal62~9_combout ;
wire \u1|cpu|cpu|D_ctrl_exception~5_combout ;
wire \u1|cpu|cpu|D_ctrl_exception~1_combout ;
wire \u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \u1|cpu|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \u1|cpu|cpu|R_ctrl_force_src2_zero~q ;
wire \u1|cpu|cpu|R_src2_lo[0]~5_combout ;
wire \u1|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \u1|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \u1|cpu|cpu|Add3~3_combout ;
wire \u1|cpu|cpu|Add3~2_combout ;
wire \u1|cpu|cpu|Add3~1_combout ;
wire \u1|cpu|cpu|E_stall~0_combout ;
wire \u1|cpu|cpu|Add3~0_combout ;
wire \u1|cpu|cpu|E_stall~1_combout ;
wire \u1|cpu|cpu|av_ld_waiting_for_data~q ;
wire \u1|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \u1|cpu|cpu|E_stall~2_combout ;
wire \u1|cpu|cpu|W_valid~0_combout ;
wire \u1|cpu|cpu|W_valid~q ;
wire \u1|cpu|cpu|i_read_nxt~0_combout ;
wire \u1|cpu|cpu|i_read~q ;
wire \u1|cpu|cpu|F_valid~0_combout ;
wire \u1|cpu|cpu|D_valid~q ;
wire \u1|cpu|cpu|R_valid~q ;
wire \u1|cpu|cpu|E_new_inst~q ;
wire \u1|cpu|cpu|E_ld_stall~0_combout ;
wire \u1|cpu|cpu|E_valid_from_R~0_combout ;
wire \u1|cpu|cpu|E_valid_from_R~q ;
wire \u1|cpu|cpu|D_ctrl_retaddr~3_combout ;
wire \u1|cpu|cpu|D_ctrl_retaddr~1_combout ;
wire \u1|cpu|cpu|R_ctrl_retaddr~q ;
wire \u1|cpu|cpu|R_src1~0_combout ;
wire \u1|cpu|cpu|R_src1[13]~14_combout ;
wire \u1|cpu|cpu|E_logic_result[13]~12_combout ;
wire \u1|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ;
wire \u1|cpu|cpu|E_alu_result[13]~13_combout ;
wire \u1|mm_interconnect_0|router|Equal1~0_combout ;
wire \u1|mm_interconnect_0|router|Equal3~0_combout ;
wire \u1|mm_interconnect_0|router|Equal3~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \u1|cpu|cpu|F_iw[16]~14_combout ;
wire \u1|cpu|cpu|F_iw[16]~3_combout ;
wire \u1|cpu|cpu|D_ctrl_break~0_combout ;
wire \u1|cpu|cpu|R_ctrl_break~q ;
wire \u1|cpu|cpu|hbreak_enabled~0_combout ;
wire \u1|cpu|cpu|hbreak_enabled~q ;
wire \u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q ;
wire \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ;
wire \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [1:0] \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [7:0] \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata ;
wire [10:0] \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift ;
wire [31:0] \u1|cpu|cpu|W_ipending_reg ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_001|saved_grant ;
wire [3:0] \u1|rst_controller|r_sync_rst_chain ;
wire [4:0] \u1|rst_controller|altera_reset_synchronizer_int_chain ;
wire [1:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir ;
wire [31:0] \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [37:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo ;
wire [0:0] \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg ;
wire [0:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg ;
wire [7:0] \u0|G ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|address_reg_a ;
wire [7:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [1:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out ;
wire [31:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg ;
wire [10:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg ;
wire [31:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre ;
wire [31:0] \u1|cpu|cpu|W_control_rd_data ;
wire [31:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg ;
wire [3:0] \u1|sys_clk_timer|control_register ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [31:0] \u0|vPos ;
wire [0:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg ;
wire [31:0] \u1|cpu|cpu|W_ipending_reg_nxt ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [31:0] \u1|cpu|cpu|d_writedata ;
wire [3:0] \u1|cpu|cpu|d_byteenable ;
wire [31:0] \u1|cpu|cpu|W_alu_result ;
wire [1:0] \u1|memory|the_altsyncram|auto_generated|decode3|eq_node ;
wire [25:0] \u1|cpu|cpu|F_pc ;
wire [31:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [0:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg ;
wire [7:0] \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata ;
wire [31:0] \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre ;
wire [1:0] \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u1|cpu|cpu|E_shift_rot_result ;
wire [7:0] \u1|cpu|cpu|av_ld_byte0_data ;
wire [31:0] \u1|cpu|cpu|E_src2 ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [4:0] \u1|cpu|cpu|E_shift_rot_cnt ;
wire [1:0] \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \u1|cpu|cpu|D_iw ;
wire [1:0] \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter ;
wire [37:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr ;
wire [5:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [7:0] \u1|cpu|cpu|av_ld_byte3_data ;
wire [1:0] \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used ;
wire [101:0] \u1|mm_interconnect_0|cmd_mux_001|src_data ;
wire [31:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable ;
wire [1:0] \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u1|sys_clk_timer|counter_snapshot ;
wire [0:0] \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [7:0] \u1|cpu|cpu|av_ld_byte2_data ;
wire [0:0] \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg ;
wire [15:0] \u1|sys_clk_timer|readdata ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [1:0] \u1|cpu|cpu|av_ld_align_cycle ;
wire [5:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg ;
wire [31:0] \u1|cpu|cpu|E_src1 ;
wire [0:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [31:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata ;
wire [1:0] \u1|cpu|cpu|R_logic_op ;
wire [1:0] \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [0:0] \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg ;
wire [0:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [31:0] \u1|cpu|cpu|W_ienable_reg ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [5:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [31:0] \u1|jtag_uart|av_readdata ;
wire [0:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [15:0] \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre ;
wire [31:0] \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [15:0] \u1|sys_clk_timer|read_mux_out ;
wire [3:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable ;
wire [101:0] \u1|mm_interconnect_0|cmd_mux_002|src_data ;
wire [4:0] \u1|cpu|cpu|R_dst_regnum ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [7:0] \u1|cpu|cpu|av_ld_byte1_data ;
wire [15:0] \u1|sys_clk_timer|period_h_register ;
wire [15:0] \u1|sys_clk_timer|period_l_register ;
wire [8:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address ;
wire [1:0] \u1|cpu|cpu|R_compare_op ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [5:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [31:0] \u1|sys_clk_timer|internal_counter ;
wire [5:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [31:0] \u0|hPos ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;

wire [19:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [39:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u1|memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [39:0] \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [0] = \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [1] = \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [2] = \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [3] = \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [4] = \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [5] = \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [6] = \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [7] = \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u1|memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LED~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED),
	.obar());
// synopsys translate_off
defparam \LED~output .bus_hold = "false";
defparam \LED~output .open_drain_output = "false";
defparam \LED~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VCLK_external~output (
	.i(\u0|clk25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VCLK_external),
	.obar());
// synopsys translate_off
defparam \VCLK_external~output .bus_hold = "false";
defparam \VCLK_external~output .open_drain_output = "false";
defparam \VCLK_external~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \HSYNC_external~output (
	.i(\u0|VSYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSYNC_external),
	.obar());
// synopsys translate_off
defparam \HSYNC_external~output .bus_hold = "false";
defparam \HSYNC_external~output .open_drain_output = "false";
defparam \HSYNC_external~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VSYNC_external~output (
	.i(\u0|HSYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VSYNC_external),
	.obar());
// synopsys translate_off
defparam \VSYNC_external~output .bus_hold = "false";
defparam \VSYNC_external~output .open_drain_output = "false";
defparam \VSYNC_external~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \BLANK_external~output (
	.i(\u0|BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BLANK_external),
	.obar());
// synopsys translate_off
defparam \BLANK_external~output .bus_hold = "false";
defparam \BLANK_external~output .open_drain_output = "false";
defparam \BLANK_external~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \SYNC_external~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SYNC_external),
	.obar());
// synopsys translate_off
defparam \SYNC_external~output .bus_hold = "false";
defparam \SYNC_external~output .open_drain_output = "false";
defparam \SYNC_external~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \R_external[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_external[0]),
	.obar());
// synopsys translate_off
defparam \R_external[0]~output .bus_hold = "false";
defparam \R_external[0]~output .open_drain_output = "false";
defparam \R_external[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \R_external[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_external[1]),
	.obar());
// synopsys translate_off
defparam \R_external[1]~output .bus_hold = "false";
defparam \R_external[1]~output .open_drain_output = "false";
defparam \R_external[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \R_external[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_external[2]),
	.obar());
// synopsys translate_off
defparam \R_external[2]~output .bus_hold = "false";
defparam \R_external[2]~output .open_drain_output = "false";
defparam \R_external[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \R_external[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_external[3]),
	.obar());
// synopsys translate_off
defparam \R_external[3]~output .bus_hold = "false";
defparam \R_external[3]~output .open_drain_output = "false";
defparam \R_external[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \R_external[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_external[4]),
	.obar());
// synopsys translate_off
defparam \R_external[4]~output .bus_hold = "false";
defparam \R_external[4]~output .open_drain_output = "false";
defparam \R_external[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \R_external[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_external[5]),
	.obar());
// synopsys translate_off
defparam \R_external[5]~output .bus_hold = "false";
defparam \R_external[5]~output .open_drain_output = "false";
defparam \R_external[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \R_external[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_external[6]),
	.obar());
// synopsys translate_off
defparam \R_external[6]~output .bus_hold = "false";
defparam \R_external[6]~output .open_drain_output = "false";
defparam \R_external[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \R_external[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_external[7]),
	.obar());
// synopsys translate_off
defparam \R_external[7]~output .bus_hold = "false";
defparam \R_external[7]~output .open_drain_output = "false";
defparam \R_external[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \G_External[0]~output (
	.i(\u0|G [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_External[0]),
	.obar());
// synopsys translate_off
defparam \G_External[0]~output .bus_hold = "false";
defparam \G_External[0]~output .open_drain_output = "false";
defparam \G_External[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \G_External[1]~output (
	.i(\u0|G [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_External[1]),
	.obar());
// synopsys translate_off
defparam \G_External[1]~output .bus_hold = "false";
defparam \G_External[1]~output .open_drain_output = "false";
defparam \G_External[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \G_External[2]~output (
	.i(\u0|G [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_External[2]),
	.obar());
// synopsys translate_off
defparam \G_External[2]~output .bus_hold = "false";
defparam \G_External[2]~output .open_drain_output = "false";
defparam \G_External[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \G_External[3]~output (
	.i(\u0|G [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_External[3]),
	.obar());
// synopsys translate_off
defparam \G_External[3]~output .bus_hold = "false";
defparam \G_External[3]~output .open_drain_output = "false";
defparam \G_External[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \G_External[4]~output (
	.i(\u0|G [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_External[4]),
	.obar());
// synopsys translate_off
defparam \G_External[4]~output .bus_hold = "false";
defparam \G_External[4]~output .open_drain_output = "false";
defparam \G_External[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \G_External[5]~output (
	.i(\u0|G [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_External[5]),
	.obar());
// synopsys translate_off
defparam \G_External[5]~output .bus_hold = "false";
defparam \G_External[5]~output .open_drain_output = "false";
defparam \G_External[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \G_External[6]~output (
	.i(\u0|G [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_External[6]),
	.obar());
// synopsys translate_off
defparam \G_External[6]~output .bus_hold = "false";
defparam \G_External[6]~output .open_drain_output = "false";
defparam \G_External[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \G_External[7]~output (
	.i(\u0|G [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_External[7]),
	.obar());
// synopsys translate_off
defparam \G_External[7]~output .bus_hold = "false";
defparam \G_External[7]~output .open_drain_output = "false";
defparam \G_External[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \B_external[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_external[0]),
	.obar());
// synopsys translate_off
defparam \B_external[0]~output .bus_hold = "false";
defparam \B_external[0]~output .open_drain_output = "false";
defparam \B_external[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \B_external[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_external[1]),
	.obar());
// synopsys translate_off
defparam \B_external[1]~output .bus_hold = "false";
defparam \B_external[1]~output .open_drain_output = "false";
defparam \B_external[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \B_external[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_external[2]),
	.obar());
// synopsys translate_off
defparam \B_external[2]~output .bus_hold = "false";
defparam \B_external[2]~output .open_drain_output = "false";
defparam \B_external[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \B_external[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_external[3]),
	.obar());
// synopsys translate_off
defparam \B_external[3]~output .bus_hold = "false";
defparam \B_external[3]~output .open_drain_output = "false";
defparam \B_external[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \B_external[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_external[4]),
	.obar());
// synopsys translate_off
defparam \B_external[4]~output .bus_hold = "false";
defparam \B_external[4]~output .open_drain_output = "false";
defparam \B_external[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \B_external[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_external[5]),
	.obar());
// synopsys translate_off
defparam \B_external[5]~output .bus_hold = "false";
defparam \B_external[5]~output .open_drain_output = "false";
defparam \B_external[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \B_external[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_external[6]),
	.obar());
// synopsys translate_off
defparam \B_external[6]~output .bus_hold = "false";
defparam \B_external[6]~output .open_drain_output = "false";
defparam \B_external[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \B_external[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_external[7]),
	.obar());
// synopsys translate_off
defparam \B_external[7]~output .bus_hold = "false";
defparam \B_external[7]~output .open_drain_output = "false";
defparam \B_external[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLK_25~input (
	.i(CLK_25),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK_25~input_o ));
// synopsys translate_off
defparam \CLK_25~input .bus_hold = "false";
defparam \CLK_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y60_N21
cyclonev_lcell_comb \u0|clk25~0 (
// Equation(s):
// \u0|clk25~0_combout  = ( !\u0|clk25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|clk25~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|clk25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|clk25~0 .extended_lut = "off";
defparam \u0|clk25~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u0|clk25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N2
dffeas \u0|clk25 (
	.clk(\CLK_25~input_o ),
	.d(gnd),
	.asdata(\u0|clk25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clk25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clk25 .is_wysiwyg = "true";
defparam \u0|clk25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N0
cyclonev_lcell_comb \u0|Add1~125 (
// Equation(s):
// \u0|Add1~125_sumout  = SUM(( \u0|vPos [0] ) + ( VCC ) + ( !VCC ))
// \u0|Add1~126  = CARRY(( \u0|vPos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~125_sumout ),
	.cout(\u0|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~125 .extended_lut = "off";
defparam \u0|Add1~125 .lut_mask = 64'h0000000000000F0F;
defparam \u0|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \RST_external~input (
	.i(RST_external),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RST_external~input_o ));
// synopsys translate_off
defparam \RST_external~input .bus_hold = "false";
defparam \RST_external~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y60_N35
dffeas \u0|hPos[31] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[31] .is_wysiwyg = "true";
defparam \u0|hPos[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N0
cyclonev_lcell_comb \u0|Add0~121 (
// Equation(s):
// \u0|Add0~121_sumout  = SUM(( \u0|hPos [0] ) + ( VCC ) + ( !VCC ))
// \u0|Add0~122  = CARRY(( \u0|hPos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~121_sumout ),
	.cout(\u0|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~121 .extended_lut = "off";
defparam \u0|Add0~121 .lut_mask = 64'h0000000000000F0F;
defparam \u0|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N1
dffeas \u0|hPos[0] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[0] .is_wysiwyg = "true";
defparam \u0|hPos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N3
cyclonev_lcell_comb \u0|Add0~113 (
// Equation(s):
// \u0|Add0~113_sumout  = SUM(( \u0|hPos [1] ) + ( GND ) + ( \u0|Add0~122  ))
// \u0|Add0~114  = CARRY(( \u0|hPos [1] ) + ( GND ) + ( \u0|Add0~122  ))

	.dataa(!\u0|hPos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~113_sumout ),
	.cout(\u0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~113 .extended_lut = "off";
defparam \u0|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N5
dffeas \u0|hPos[1] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[1] .is_wysiwyg = "true";
defparam \u0|hPos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N6
cyclonev_lcell_comb \u0|Add0~117 (
// Equation(s):
// \u0|Add0~117_sumout  = SUM(( \u0|hPos [2] ) + ( GND ) + ( \u0|Add0~114  ))
// \u0|Add0~118  = CARRY(( \u0|hPos [2] ) + ( GND ) + ( \u0|Add0~114  ))

	.dataa(gnd),
	.datab(!\u0|hPos [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~117_sumout ),
	.cout(\u0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~117 .extended_lut = "off";
defparam \u0|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N8
dffeas \u0|hPos[2] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[2] .is_wysiwyg = "true";
defparam \u0|hPos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N9
cyclonev_lcell_comb \u0|Add0~125 (
// Equation(s):
// \u0|Add0~125_sumout  = SUM(( \u0|hPos [3] ) + ( GND ) + ( \u0|Add0~118  ))
// \u0|Add0~126  = CARRY(( \u0|hPos [3] ) + ( GND ) + ( \u0|Add0~118  ))

	.dataa(!\u0|hPos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~125_sumout ),
	.cout(\u0|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~125 .extended_lut = "off";
defparam \u0|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N10
dffeas \u0|hPos[3] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[3] .is_wysiwyg = "true";
defparam \u0|hPos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N12
cyclonev_lcell_comb \u0|Add0~109 (
// Equation(s):
// \u0|Add0~109_sumout  = SUM(( \u0|hPos [4] ) + ( GND ) + ( \u0|Add0~126  ))
// \u0|Add0~110  = CARRY(( \u0|hPos [4] ) + ( GND ) + ( \u0|Add0~126  ))

	.dataa(gnd),
	.datab(!\u0|hPos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~109_sumout ),
	.cout(\u0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~109 .extended_lut = "off";
defparam \u0|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N14
dffeas \u0|hPos[4] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[4] .is_wysiwyg = "true";
defparam \u0|hPos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N15
cyclonev_lcell_comb \u0|Add0~105 (
// Equation(s):
// \u0|Add0~105_sumout  = SUM(( \u0|hPos [5] ) + ( GND ) + ( \u0|Add0~110  ))
// \u0|Add0~106  = CARRY(( \u0|hPos [5] ) + ( GND ) + ( \u0|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~105_sumout ),
	.cout(\u0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~105 .extended_lut = "off";
defparam \u0|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N17
dffeas \u0|hPos[5] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[5] .is_wysiwyg = "true";
defparam \u0|hPos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N18
cyclonev_lcell_comb \u0|Add0~97 (
// Equation(s):
// \u0|Add0~97_sumout  = SUM(( \u0|hPos [6] ) + ( GND ) + ( \u0|Add0~106  ))
// \u0|Add0~98  = CARRY(( \u0|hPos [6] ) + ( GND ) + ( \u0|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~97_sumout ),
	.cout(\u0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~97 .extended_lut = "off";
defparam \u0|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N20
dffeas \u0|hPos[6] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[6] .is_wysiwyg = "true";
defparam \u0|hPos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N21
cyclonev_lcell_comb \u0|Add0~101 (
// Equation(s):
// \u0|Add0~101_sumout  = SUM(( \u0|hPos [7] ) + ( GND ) + ( \u0|Add0~98  ))
// \u0|Add0~102  = CARRY(( \u0|hPos [7] ) + ( GND ) + ( \u0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~101_sumout ),
	.cout(\u0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~101 .extended_lut = "off";
defparam \u0|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N22
dffeas \u0|hPos[7] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[7] .is_wysiwyg = "true";
defparam \u0|hPos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N24
cyclonev_lcell_comb \u0|Add0~93 (
// Equation(s):
// \u0|Add0~93_sumout  = SUM(( \u0|hPos [8] ) + ( GND ) + ( \u0|Add0~102  ))
// \u0|Add0~94  = CARRY(( \u0|hPos [8] ) + ( GND ) + ( \u0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~93_sumout ),
	.cout(\u0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~93 .extended_lut = "off";
defparam \u0|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N26
dffeas \u0|hPos[8] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[8] .is_wysiwyg = "true";
defparam \u0|hPos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N27
cyclonev_lcell_comb \u0|Add0~89 (
// Equation(s):
// \u0|Add0~89_sumout  = SUM(( \u0|hPos [9] ) + ( GND ) + ( \u0|Add0~94  ))
// \u0|Add0~90  = CARRY(( \u0|hPos [9] ) + ( GND ) + ( \u0|Add0~94  ))

	.dataa(!\u0|hPos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~89_sumout ),
	.cout(\u0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~89 .extended_lut = "off";
defparam \u0|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N29
dffeas \u0|hPos[9] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[9] .is_wysiwyg = "true";
defparam \u0|hPos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N30
cyclonev_lcell_comb \u0|Add0~17 (
// Equation(s):
// \u0|Add0~17_sumout  = SUM(( \u0|hPos [10] ) + ( GND ) + ( \u0|Add0~90  ))
// \u0|Add0~18  = CARRY(( \u0|hPos [10] ) + ( GND ) + ( \u0|Add0~90  ))

	.dataa(gnd),
	.datab(!\u0|hPos [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~17_sumout ),
	.cout(\u0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~17 .extended_lut = "off";
defparam \u0|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N16
dffeas \u0|hPos[10] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|Add0~17_sumout ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[10] .is_wysiwyg = "true";
defparam \u0|hPos[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N33
cyclonev_lcell_comb \u0|Add0~73 (
// Equation(s):
// \u0|Add0~73_sumout  = SUM(( \u0|hPos [11] ) + ( GND ) + ( \u0|Add0~18  ))
// \u0|Add0~74  = CARRY(( \u0|hPos [11] ) + ( GND ) + ( \u0|Add0~18  ))

	.dataa(!\u0|hPos [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~73_sumout ),
	.cout(\u0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~73 .extended_lut = "off";
defparam \u0|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N35
dffeas \u0|hPos[11] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[11] .is_wysiwyg = "true";
defparam \u0|hPos[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N36
cyclonev_lcell_comb \u0|Add0~77 (
// Equation(s):
// \u0|Add0~77_sumout  = SUM(( \u0|hPos [12] ) + ( GND ) + ( \u0|Add0~74  ))
// \u0|Add0~78  = CARRY(( \u0|hPos [12] ) + ( GND ) + ( \u0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~77_sumout ),
	.cout(\u0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~77 .extended_lut = "off";
defparam \u0|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N38
dffeas \u0|hPos[12] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[12] .is_wysiwyg = "true";
defparam \u0|hPos[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N39
cyclonev_lcell_comb \u0|Add0~81 (
// Equation(s):
// \u0|Add0~81_sumout  = SUM(( \u0|hPos [13] ) + ( GND ) + ( \u0|Add0~78  ))
// \u0|Add0~82  = CARRY(( \u0|hPos [13] ) + ( GND ) + ( \u0|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~81_sumout ),
	.cout(\u0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~81 .extended_lut = "off";
defparam \u0|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N40
dffeas \u0|hPos[13] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[13] .is_wysiwyg = "true";
defparam \u0|hPos[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N42
cyclonev_lcell_comb \u0|Add0~29 (
// Equation(s):
// \u0|Add0~29_sumout  = SUM(( \u0|hPos [14] ) + ( GND ) + ( \u0|Add0~82  ))
// \u0|Add0~30  = CARRY(( \u0|hPos [14] ) + ( GND ) + ( \u0|Add0~82  ))

	.dataa(gnd),
	.datab(!\u0|hPos [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~29_sumout ),
	.cout(\u0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~29 .extended_lut = "off";
defparam \u0|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N43
dffeas \u0|hPos[14] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[14] .is_wysiwyg = "true";
defparam \u0|hPos[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N45
cyclonev_lcell_comb \u0|Add0~5 (
// Equation(s):
// \u0|Add0~5_sumout  = SUM(( \u0|hPos [15] ) + ( GND ) + ( \u0|Add0~30  ))
// \u0|Add0~6  = CARRY(( \u0|hPos [15] ) + ( GND ) + ( \u0|Add0~30  ))

	.dataa(!\u0|hPos [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~5_sumout ),
	.cout(\u0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~5 .extended_lut = "off";
defparam \u0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N19
dffeas \u0|hPos[15] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|Add0~5_sumout ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[15] .is_wysiwyg = "true";
defparam \u0|hPos[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N48
cyclonev_lcell_comb \u0|Add0~21 (
// Equation(s):
// \u0|Add0~21_sumout  = SUM(( \u0|hPos [16] ) + ( GND ) + ( \u0|Add0~6  ))
// \u0|Add0~22  = CARRY(( \u0|hPos [16] ) + ( GND ) + ( \u0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~21_sumout ),
	.cout(\u0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~21 .extended_lut = "off";
defparam \u0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N50
dffeas \u0|hPos[16] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[16] .is_wysiwyg = "true";
defparam \u0|hPos[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N51
cyclonev_lcell_comb \u0|Add0~61 (
// Equation(s):
// \u0|Add0~61_sumout  = SUM(( \u0|hPos [17] ) + ( GND ) + ( \u0|Add0~22  ))
// \u0|Add0~62  = CARRY(( \u0|hPos [17] ) + ( GND ) + ( \u0|Add0~22  ))

	.dataa(!\u0|hPos [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~61_sumout ),
	.cout(\u0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~61 .extended_lut = "off";
defparam \u0|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N53
dffeas \u0|hPos[17] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[17] .is_wysiwyg = "true";
defparam \u0|hPos[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N54
cyclonev_lcell_comb \u0|Add0~57 (
// Equation(s):
// \u0|Add0~57_sumout  = SUM(( \u0|hPos [18] ) + ( GND ) + ( \u0|Add0~62  ))
// \u0|Add0~58  = CARRY(( \u0|hPos [18] ) + ( GND ) + ( \u0|Add0~62  ))

	.dataa(gnd),
	.datab(!\u0|hPos [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~57_sumout ),
	.cout(\u0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~57 .extended_lut = "off";
defparam \u0|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N40
dffeas \u0|hPos[18] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|Add0~57_sumout ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[18] .is_wysiwyg = "true";
defparam \u0|hPos[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y61_N57
cyclonev_lcell_comb \u0|Add0~53 (
// Equation(s):
// \u0|Add0~53_sumout  = SUM(( \u0|hPos [19] ) + ( GND ) + ( \u0|Add0~58  ))
// \u0|Add0~54  = CARRY(( \u0|hPos [19] ) + ( GND ) + ( \u0|Add0~58  ))

	.dataa(!\u0|hPos [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~53_sumout ),
	.cout(\u0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~53 .extended_lut = "off";
defparam \u0|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N58
dffeas \u0|hPos[19] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[19] .is_wysiwyg = "true";
defparam \u0|hPos[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N0
cyclonev_lcell_comb \u0|Add0~45 (
// Equation(s):
// \u0|Add0~45_sumout  = SUM(( \u0|hPos [20] ) + ( GND ) + ( \u0|Add0~54  ))
// \u0|Add0~46  = CARRY(( \u0|hPos [20] ) + ( GND ) + ( \u0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~45_sumout ),
	.cout(\u0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~45 .extended_lut = "off";
defparam \u0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N55
dffeas \u0|hPos[20] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|Add0~45_sumout ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[20] .is_wysiwyg = "true";
defparam \u0|hPos[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N3
cyclonev_lcell_comb \u0|Add0~41 (
// Equation(s):
// \u0|Add0~41_sumout  = SUM(( \u0|hPos [21] ) + ( GND ) + ( \u0|Add0~46  ))
// \u0|Add0~42  = CARRY(( \u0|hPos [21] ) + ( GND ) + ( \u0|Add0~46  ))

	.dataa(!\u0|hPos [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~41_sumout ),
	.cout(\u0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~41 .extended_lut = "off";
defparam \u0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N31
dffeas \u0|hPos[21] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|Add0~41_sumout ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[21] .is_wysiwyg = "true";
defparam \u0|hPos[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N6
cyclonev_lcell_comb \u0|Add0~49 (
// Equation(s):
// \u0|Add0~49_sumout  = SUM(( \u0|hPos [22] ) + ( GND ) + ( \u0|Add0~42  ))
// \u0|Add0~50  = CARRY(( \u0|hPos [22] ) + ( GND ) + ( \u0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~49_sumout ),
	.cout(\u0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~49 .extended_lut = "off";
defparam \u0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N7
dffeas \u0|hPos[22] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[22] .is_wysiwyg = "true";
defparam \u0|hPos[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N9
cyclonev_lcell_comb \u0|Add0~65 (
// Equation(s):
// \u0|Add0~65_sumout  = SUM(( \u0|hPos [23] ) + ( GND ) + ( \u0|Add0~50  ))
// \u0|Add0~66  = CARRY(( \u0|hPos [23] ) + ( GND ) + ( \u0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~65_sumout ),
	.cout(\u0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~65 .extended_lut = "off";
defparam \u0|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N26
dffeas \u0|hPos[23] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|Add0~65_sumout ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[23] .is_wysiwyg = "true";
defparam \u0|hPos[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N12
cyclonev_lcell_comb \u0|Add0~69 (
// Equation(s):
// \u0|Add0~69_sumout  = SUM(( \u0|hPos[24]~DUPLICATE_q  ) + ( GND ) + ( \u0|Add0~66  ))
// \u0|Add0~70  = CARRY(( \u0|hPos[24]~DUPLICATE_q  ) + ( GND ) + ( \u0|Add0~66  ))

	.dataa(gnd),
	.datab(!\u0|hPos[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~69_sumout ),
	.cout(\u0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~69 .extended_lut = "off";
defparam \u0|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N14
dffeas \u0|hPos[24]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[24]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|hPos[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N15
cyclonev_lcell_comb \u0|Add0~9 (
// Equation(s):
// \u0|Add0~9_sumout  = SUM(( \u0|hPos [25] ) + ( GND ) + ( \u0|Add0~70  ))
// \u0|Add0~10  = CARRY(( \u0|hPos [25] ) + ( GND ) + ( \u0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~9_sumout ),
	.cout(\u0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~9 .extended_lut = "off";
defparam \u0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N17
dffeas \u0|hPos[25] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[25] .is_wysiwyg = "true";
defparam \u0|hPos[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N18
cyclonev_lcell_comb \u0|Add0~1 (
// Equation(s):
// \u0|Add0~1_sumout  = SUM(( \u0|hPos [26] ) + ( GND ) + ( \u0|Add0~10  ))
// \u0|Add0~2  = CARRY(( \u0|hPos [26] ) + ( GND ) + ( \u0|Add0~10  ))

	.dataa(gnd),
	.datab(!\u0|hPos [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~1_sumout ),
	.cout(\u0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~1 .extended_lut = "off";
defparam \u0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y60_N48
cyclonev_lcell_comb \u0|hPos[26]~feeder (
// Equation(s):
// \u0|hPos[26]~feeder_combout  = ( \u0|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|hPos[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|hPos[26]~feeder .extended_lut = "off";
defparam \u0|hPos[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|hPos[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N49
dffeas \u0|hPos[26] (
	.clk(\u0|clk25~q ),
	.d(\u0|hPos[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[26] .is_wysiwyg = "true";
defparam \u0|hPos[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N21
cyclonev_lcell_comb \u0|Add0~33 (
// Equation(s):
// \u0|Add0~33_sumout  = SUM(( \u0|hPos [27] ) + ( GND ) + ( \u0|Add0~2  ))
// \u0|Add0~34  = CARRY(( \u0|hPos [27] ) + ( GND ) + ( \u0|Add0~2  ))

	.dataa(!\u0|hPos [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~33_sumout ),
	.cout(\u0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~33 .extended_lut = "off";
defparam \u0|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N52
dffeas \u0|hPos[27] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|Add0~33_sumout ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[27] .is_wysiwyg = "true";
defparam \u0|hPos[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N24
cyclonev_lcell_comb \u0|Add0~25 (
// Equation(s):
// \u0|Add0~25_sumout  = SUM(( \u0|hPos [28] ) + ( GND ) + ( \u0|Add0~34  ))
// \u0|Add0~26  = CARRY(( \u0|hPos [28] ) + ( GND ) + ( \u0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~25_sumout ),
	.cout(\u0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~25 .extended_lut = "off";
defparam \u0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N26
dffeas \u0|hPos[28] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[28] .is_wysiwyg = "true";
defparam \u0|hPos[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N27
cyclonev_lcell_comb \u0|Add0~37 (
// Equation(s):
// \u0|Add0~37_sumout  = SUM(( \u0|hPos [29] ) + ( GND ) + ( \u0|Add0~26  ))
// \u0|Add0~38  = CARRY(( \u0|hPos [29] ) + ( GND ) + ( \u0|Add0~26  ))

	.dataa(!\u0|hPos [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~37_sumout ),
	.cout(\u0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~37 .extended_lut = "off";
defparam \u0|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N29
dffeas \u0|hPos[29] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[29] .is_wysiwyg = "true";
defparam \u0|hPos[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N30
cyclonev_lcell_comb \u0|Add0~13 (
// Equation(s):
// \u0|Add0~13_sumout  = SUM(( \u0|hPos [30] ) + ( GND ) + ( \u0|Add0~38  ))
// \u0|Add0~14  = CARRY(( \u0|hPos [30] ) + ( GND ) + ( \u0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~13_sumout ),
	.cout(\u0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~13 .extended_lut = "off";
defparam \u0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y60_N27
cyclonev_lcell_comb \u0|hPos[30]~feeder (
// Equation(s):
// \u0|hPos[30]~feeder_combout  = ( \u0|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|hPos[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|hPos[30]~feeder .extended_lut = "off";
defparam \u0|hPos[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|hPos[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N28
dffeas \u0|hPos[30] (
	.clk(\u0|clk25~q ),
	.d(\u0|hPos[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[30] .is_wysiwyg = "true";
defparam \u0|hPos[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N33
cyclonev_lcell_comb \u0|Add0~85 (
// Equation(s):
// \u0|Add0~85_sumout  = SUM(( \u0|hPos [31] ) + ( GND ) + ( \u0|Add0~14  ))

	.dataa(!\u0|hPos [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~85 .extended_lut = "off";
defparam \u0|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N34
dffeas \u0|hPos[31]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|hPos[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N24
cyclonev_lcell_comb \u0|Equal0~4 (
// Equation(s):
// \u0|Equal0~4_combout  = ( \u0|hPos [9] & ( !\u0|hPos[31]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hPos [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~4 .extended_lut = "off";
defparam \u0|Equal0~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N27
cyclonev_lcell_comb \u0|Equal0~7 (
// Equation(s):
// \u0|Equal0~7_combout  = (!\u0|hPos [5] & (!\u0|hPos [6] & \u0|hPos [3]))

	.dataa(!\u0|hPos [5]),
	.datab(gnd),
	.datac(!\u0|hPos [6]),
	.datad(!\u0|hPos [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~7 .extended_lut = "off";
defparam \u0|Equal0~7 .lut_mask = 64'h00A000A000A000A0;
defparam \u0|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N54
cyclonev_lcell_comb \u0|Equal0~6 (
// Equation(s):
// \u0|Equal0~6_combout  = ( \u0|hPos [0] & ( (!\u0|hPos [7] & (\u0|hPos [8] & (\u0|hPos [1] & \u0|hPos [2]))) ) )

	.dataa(!\u0|hPos [7]),
	.datab(!\u0|hPos [8]),
	.datac(!\u0|hPos [1]),
	.datad(!\u0|hPos [2]),
	.datae(gnd),
	.dataf(!\u0|hPos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~6 .extended_lut = "off";
defparam \u0|Equal0~6 .lut_mask = 64'h0000000000020002;
defparam \u0|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y61_N49
dffeas \u0|hPos[16]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|hPos[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N54
cyclonev_lcell_comb \u0|Equal0~1 (
// Equation(s):
// \u0|Equal0~1_combout  = ( !\u0|hPos [30] & ( !\u0|hPos [14] & ( (!\u0|hPos [27] & (!\u0|hPos [10] & (!\u0|hPos [28] & !\u0|hPos[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|hPos [27]),
	.datab(!\u0|hPos [10]),
	.datac(!\u0|hPos [28]),
	.datad(!\u0|hPos[16]~DUPLICATE_q ),
	.datae(!\u0|hPos [30]),
	.dataf(!\u0|hPos [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~1 .extended_lut = "off";
defparam \u0|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \u0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y60_N13
dffeas \u0|hPos[24] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hPos [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hPos[24] .is_wysiwyg = "true";
defparam \u0|hPos[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N6
cyclonev_lcell_comb \u0|Equal0~3 (
// Equation(s):
// \u0|Equal0~3_combout  = ( !\u0|hPos [12] & ( !\u0|hPos [11] & ( (!\u0|hPos [23] & (!\u0|hPos [13] & (!\u0|hPos [17] & !\u0|hPos [24]))) ) ) )

	.dataa(!\u0|hPos [23]),
	.datab(!\u0|hPos [13]),
	.datac(!\u0|hPos [17]),
	.datad(!\u0|hPos [24]),
	.datae(!\u0|hPos [12]),
	.dataf(!\u0|hPos [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~3 .extended_lut = "off";
defparam \u0|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \u0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N36
cyclonev_lcell_comb \u0|Equal0~2 (
// Equation(s):
// \u0|Equal0~2_combout  = ( !\u0|hPos [22] & ( !\u0|hPos [20] & ( (!\u0|hPos [29] & (!\u0|hPos [18] & (!\u0|hPos [21] & !\u0|hPos [19]))) ) ) )

	.dataa(!\u0|hPos [29]),
	.datab(!\u0|hPos [18]),
	.datac(!\u0|hPos [21]),
	.datad(!\u0|hPos [19]),
	.datae(!\u0|hPos [22]),
	.dataf(!\u0|hPos [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~2 .extended_lut = "off";
defparam \u0|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \u0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N48
cyclonev_lcell_comb \u0|Equal0~0 (
// Equation(s):
// \u0|Equal0~0_combout  = ( !\u0|hPos [26] & ( (!\u0|hPos [25] & !\u0|hPos [15]) ) )

	.dataa(gnd),
	.datab(!\u0|hPos [25]),
	.datac(!\u0|hPos [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hPos [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~0 .extended_lut = "off";
defparam \u0|Equal0~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y60_N51
cyclonev_lcell_comb \u0|Equal0~5 (
// Equation(s):
// \u0|Equal0~5_combout  = ( \u0|Equal0~0_combout  & ( (\u0|Equal0~1_combout  & (\u0|Equal0~3_combout  & \u0|Equal0~2_combout )) ) )

	.dataa(!\u0|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\u0|Equal0~3_combout ),
	.datad(!\u0|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\u0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~5 .extended_lut = "off";
defparam \u0|Equal0~5 .lut_mask = 64'h0000000000050005;
defparam \u0|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N42
cyclonev_lcell_comb \u0|Equal0~8 (
// Equation(s):
// \u0|Equal0~8_combout  = ( \u0|Equal0~6_combout  & ( \u0|Equal0~5_combout  & ( (\u0|Equal0~4_combout  & (\u0|hPos [4] & \u0|Equal0~7_combout )) ) ) )

	.dataa(!\u0|Equal0~4_combout ),
	.datab(!\u0|hPos [4]),
	.datac(!\u0|Equal0~7_combout ),
	.datad(gnd),
	.datae(!\u0|Equal0~6_combout ),
	.dataf(!\u0|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal0~8 .extended_lut = "off";
defparam \u0|Equal0~8 .lut_mask = 64'h0000000000000101;
defparam \u0|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N35
dffeas \u0|vPos[31] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[31] .is_wysiwyg = "true";
defparam \u0|vPos[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N12
cyclonev_lcell_comb \u0|Add1~1 (
// Equation(s):
// \u0|Add1~1_sumout  = SUM(( \u0|vPos [4] ) + ( GND ) + ( \u0|Add1~114  ))
// \u0|Add1~2  = CARRY(( \u0|vPos [4] ) + ( GND ) + ( \u0|Add1~114  ))

	.dataa(gnd),
	.datab(!\u0|vPos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~1_sumout ),
	.cout(\u0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~1 .extended_lut = "off";
defparam \u0|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N15
cyclonev_lcell_comb \u0|Add1~101 (
// Equation(s):
// \u0|Add1~101_sumout  = SUM(( \u0|vPos [5] ) + ( GND ) + ( \u0|Add1~2  ))
// \u0|Add1~102  = CARRY(( \u0|vPos [5] ) + ( GND ) + ( \u0|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~101_sumout ),
	.cout(\u0|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~101 .extended_lut = "off";
defparam \u0|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N17
dffeas \u0|vPos[5] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[5] .is_wysiwyg = "true";
defparam \u0|vPos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N18
cyclonev_lcell_comb \u0|Add1~93 (
// Equation(s):
// \u0|Add1~93_sumout  = SUM(( \u0|vPos [6] ) + ( GND ) + ( \u0|Add1~102  ))
// \u0|Add1~94  = CARRY(( \u0|vPos [6] ) + ( GND ) + ( \u0|Add1~102  ))

	.dataa(gnd),
	.datab(!\u0|vPos [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~93_sumout ),
	.cout(\u0|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~93 .extended_lut = "off";
defparam \u0|Add1~93 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N19
dffeas \u0|vPos[6] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[6] .is_wysiwyg = "true";
defparam \u0|vPos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N21
cyclonev_lcell_comb \u0|Add1~97 (
// Equation(s):
// \u0|Add1~97_sumout  = SUM(( \u0|vPos [7] ) + ( GND ) + ( \u0|Add1~94  ))
// \u0|Add1~98  = CARRY(( \u0|vPos [7] ) + ( GND ) + ( \u0|Add1~94  ))

	.dataa(!\u0|vPos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~97_sumout ),
	.cout(\u0|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~97 .extended_lut = "off";
defparam \u0|Add1~97 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N23
dffeas \u0|vPos[7] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[7] .is_wysiwyg = "true";
defparam \u0|vPos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N24
cyclonev_lcell_comb \u0|Add1~105 (
// Equation(s):
// \u0|Add1~105_sumout  = SUM(( \u0|vPos [8] ) + ( GND ) + ( \u0|Add1~98  ))
// \u0|Add1~106  = CARRY(( \u0|vPos [8] ) + ( GND ) + ( \u0|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~105_sumout ),
	.cout(\u0|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~105 .extended_lut = "off";
defparam \u0|Add1~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N26
dffeas \u0|vPos[8] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[8] .is_wysiwyg = "true";
defparam \u0|vPos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N27
cyclonev_lcell_comb \u0|Add1~109 (
// Equation(s):
// \u0|Add1~109_sumout  = SUM(( \u0|vPos [9] ) + ( GND ) + ( \u0|Add1~106  ))
// \u0|Add1~110  = CARRY(( \u0|vPos [9] ) + ( GND ) + ( \u0|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~109_sumout ),
	.cout(\u0|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~109 .extended_lut = "off";
defparam \u0|Add1~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N28
dffeas \u0|vPos[9] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[9] .is_wysiwyg = "true";
defparam \u0|vPos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N30
cyclonev_lcell_comb \u0|Add1~73 (
// Equation(s):
// \u0|Add1~73_sumout  = SUM(( \u0|vPos [10] ) + ( GND ) + ( \u0|Add1~110  ))
// \u0|Add1~74  = CARRY(( \u0|vPos [10] ) + ( GND ) + ( \u0|Add1~110  ))

	.dataa(gnd),
	.datab(!\u0|vPos [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~73_sumout ),
	.cout(\u0|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~73 .extended_lut = "off";
defparam \u0|Add1~73 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N32
dffeas \u0|vPos[10] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[10] .is_wysiwyg = "true";
defparam \u0|vPos[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N33
cyclonev_lcell_comb \u0|Add1~33 (
// Equation(s):
// \u0|Add1~33_sumout  = SUM(( \u0|vPos [11] ) + ( GND ) + ( \u0|Add1~74  ))
// \u0|Add1~34  = CARRY(( \u0|vPos [11] ) + ( GND ) + ( \u0|Add1~74  ))

	.dataa(!\u0|vPos [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~33_sumout ),
	.cout(\u0|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~33 .extended_lut = "off";
defparam \u0|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N35
dffeas \u0|vPos[11] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[11] .is_wysiwyg = "true";
defparam \u0|vPos[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N36
cyclonev_lcell_comb \u0|Add1~37 (
// Equation(s):
// \u0|Add1~37_sumout  = SUM(( \u0|vPos [12] ) + ( GND ) + ( \u0|Add1~34  ))
// \u0|Add1~38  = CARRY(( \u0|vPos [12] ) + ( GND ) + ( \u0|Add1~34  ))

	.dataa(gnd),
	.datab(!\u0|vPos [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~37_sumout ),
	.cout(\u0|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~37 .extended_lut = "off";
defparam \u0|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N37
dffeas \u0|vPos[12] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[12] .is_wysiwyg = "true";
defparam \u0|vPos[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N39
cyclonev_lcell_comb \u0|Add1~41 (
// Equation(s):
// \u0|Add1~41_sumout  = SUM(( \u0|vPos [13] ) + ( GND ) + ( \u0|Add1~38  ))
// \u0|Add1~42  = CARRY(( \u0|vPos [13] ) + ( GND ) + ( \u0|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~41_sumout ),
	.cout(\u0|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~41 .extended_lut = "off";
defparam \u0|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N41
dffeas \u0|vPos[13] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[13] .is_wysiwyg = "true";
defparam \u0|vPos[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N42
cyclonev_lcell_comb \u0|Add1~45 (
// Equation(s):
// \u0|Add1~45_sumout  = SUM(( \u0|vPos [14] ) + ( GND ) + ( \u0|Add1~42  ))
// \u0|Add1~46  = CARRY(( \u0|vPos [14] ) + ( GND ) + ( \u0|Add1~42  ))

	.dataa(gnd),
	.datab(!\u0|vPos [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~45_sumout ),
	.cout(\u0|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~45 .extended_lut = "off";
defparam \u0|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N44
dffeas \u0|vPos[14] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[14] .is_wysiwyg = "true";
defparam \u0|vPos[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N45
cyclonev_lcell_comb \u0|Add1~49 (
// Equation(s):
// \u0|Add1~49_sumout  = SUM(( \u0|vPos [15] ) + ( GND ) + ( \u0|Add1~46  ))
// \u0|Add1~50  = CARRY(( \u0|vPos [15] ) + ( GND ) + ( \u0|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~49_sumout ),
	.cout(\u0|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~49 .extended_lut = "off";
defparam \u0|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N47
dffeas \u0|vPos[15] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[15] .is_wysiwyg = "true";
defparam \u0|vPos[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N48
cyclonev_lcell_comb \u0|Add1~17 (
// Equation(s):
// \u0|Add1~17_sumout  = SUM(( \u0|vPos [16] ) + ( GND ) + ( \u0|Add1~50  ))
// \u0|Add1~18  = CARRY(( \u0|vPos [16] ) + ( GND ) + ( \u0|Add1~50  ))

	.dataa(gnd),
	.datab(!\u0|vPos [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~17_sumout ),
	.cout(\u0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~17 .extended_lut = "off";
defparam \u0|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N49
dffeas \u0|vPos[16] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[16] .is_wysiwyg = "true";
defparam \u0|vPos[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N51
cyclonev_lcell_comb \u0|Add1~21 (
// Equation(s):
// \u0|Add1~21_sumout  = SUM(( \u0|vPos [17] ) + ( GND ) + ( \u0|Add1~18  ))
// \u0|Add1~22  = CARRY(( \u0|vPos [17] ) + ( GND ) + ( \u0|Add1~18  ))

	.dataa(!\u0|vPos [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~21_sumout ),
	.cout(\u0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~21 .extended_lut = "off";
defparam \u0|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N53
dffeas \u0|vPos[17] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[17] .is_wysiwyg = "true";
defparam \u0|vPos[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N54
cyclonev_lcell_comb \u0|Add1~29 (
// Equation(s):
// \u0|Add1~29_sumout  = SUM(( \u0|vPos[18]~DUPLICATE_q  ) + ( GND ) + ( \u0|Add1~22  ))
// \u0|Add1~30  = CARRY(( \u0|vPos[18]~DUPLICATE_q  ) + ( GND ) + ( \u0|Add1~22  ))

	.dataa(gnd),
	.datab(!\u0|vPos[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~29_sumout ),
	.cout(\u0|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~29 .extended_lut = "off";
defparam \u0|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N55
dffeas \u0|vPos[18]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[18]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N57
cyclonev_lcell_comb \u0|Add1~25 (
// Equation(s):
// \u0|Add1~25_sumout  = SUM(( \u0|vPos [19] ) + ( GND ) + ( \u0|Add1~30  ))
// \u0|Add1~26  = CARRY(( \u0|vPos [19] ) + ( GND ) + ( \u0|Add1~30  ))

	.dataa(!\u0|vPos [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~25_sumout ),
	.cout(\u0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~25 .extended_lut = "off";
defparam \u0|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N58
dffeas \u0|vPos[19] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[19] .is_wysiwyg = "true";
defparam \u0|vPos[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N0
cyclonev_lcell_comb \u0|Add1~53 (
// Equation(s):
// \u0|Add1~53_sumout  = SUM(( \u0|vPos [20] ) + ( GND ) + ( \u0|Add1~26  ))
// \u0|Add1~54  = CARRY(( \u0|vPos [20] ) + ( GND ) + ( \u0|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~53_sumout ),
	.cout(\u0|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~53 .extended_lut = "off";
defparam \u0|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N2
dffeas \u0|vPos[20] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[20] .is_wysiwyg = "true";
defparam \u0|vPos[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N3
cyclonev_lcell_comb \u0|Add1~57 (
// Equation(s):
// \u0|Add1~57_sumout  = SUM(( \u0|vPos [21] ) + ( GND ) + ( \u0|Add1~54  ))
// \u0|Add1~58  = CARRY(( \u0|vPos [21] ) + ( GND ) + ( \u0|Add1~54  ))

	.dataa(!\u0|vPos [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~57_sumout ),
	.cout(\u0|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~57 .extended_lut = "off";
defparam \u0|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N5
dffeas \u0|vPos[21] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[21] .is_wysiwyg = "true";
defparam \u0|vPos[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N6
cyclonev_lcell_comb \u0|Add1~61 (
// Equation(s):
// \u0|Add1~61_sumout  = SUM(( \u0|vPos [22] ) + ( GND ) + ( \u0|Add1~58  ))
// \u0|Add1~62  = CARRY(( \u0|vPos [22] ) + ( GND ) + ( \u0|Add1~58  ))

	.dataa(gnd),
	.datab(!\u0|vPos [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~61_sumout ),
	.cout(\u0|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~61 .extended_lut = "off";
defparam \u0|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N8
dffeas \u0|vPos[22] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[22] .is_wysiwyg = "true";
defparam \u0|vPos[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N9
cyclonev_lcell_comb \u0|Add1~65 (
// Equation(s):
// \u0|Add1~65_sumout  = SUM(( \u0|vPos [23] ) + ( GND ) + ( \u0|Add1~62  ))
// \u0|Add1~66  = CARRY(( \u0|vPos [23] ) + ( GND ) + ( \u0|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~65_sumout ),
	.cout(\u0|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~65 .extended_lut = "off";
defparam \u0|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N11
dffeas \u0|vPos[23] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[23] .is_wysiwyg = "true";
defparam \u0|vPos[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N12
cyclonev_lcell_comb \u0|Add1~69 (
// Equation(s):
// \u0|Add1~69_sumout  = SUM(( \u0|vPos [24] ) + ( GND ) + ( \u0|Add1~66  ))
// \u0|Add1~70  = CARRY(( \u0|vPos [24] ) + ( GND ) + ( \u0|Add1~66  ))

	.dataa(gnd),
	.datab(!\u0|vPos [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~69_sumout ),
	.cout(\u0|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~69 .extended_lut = "off";
defparam \u0|Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N14
dffeas \u0|vPos[24] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[24] .is_wysiwyg = "true";
defparam \u0|vPos[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N15
cyclonev_lcell_comb \u0|Add1~9 (
// Equation(s):
// \u0|Add1~9_sumout  = SUM(( \u0|vPos [25] ) + ( GND ) + ( \u0|Add1~70  ))
// \u0|Add1~10  = CARRY(( \u0|vPos [25] ) + ( GND ) + ( \u0|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~9_sumout ),
	.cout(\u0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~9 .extended_lut = "off";
defparam \u0|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N17
dffeas \u0|vPos[25] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[25] .is_wysiwyg = "true";
defparam \u0|vPos[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N18
cyclonev_lcell_comb \u0|Add1~77 (
// Equation(s):
// \u0|Add1~77_sumout  = SUM(( \u0|vPos [26] ) + ( GND ) + ( \u0|Add1~10  ))
// \u0|Add1~78  = CARRY(( \u0|vPos [26] ) + ( GND ) + ( \u0|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~77_sumout ),
	.cout(\u0|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~77 .extended_lut = "off";
defparam \u0|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N20
dffeas \u0|vPos[26] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[26] .is_wysiwyg = "true";
defparam \u0|vPos[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N21
cyclonev_lcell_comb \u0|Add1~81 (
// Equation(s):
// \u0|Add1~81_sumout  = SUM(( \u0|vPos [27] ) + ( GND ) + ( \u0|Add1~78  ))
// \u0|Add1~82  = CARRY(( \u0|vPos [27] ) + ( GND ) + ( \u0|Add1~78  ))

	.dataa(!\u0|vPos [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~81_sumout ),
	.cout(\u0|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~81 .extended_lut = "off";
defparam \u0|Add1~81 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N23
dffeas \u0|vPos[27] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[27] .is_wysiwyg = "true";
defparam \u0|vPos[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N24
cyclonev_lcell_comb \u0|Add1~85 (
// Equation(s):
// \u0|Add1~85_sumout  = SUM(( \u0|vPos [28] ) + ( GND ) + ( \u0|Add1~82  ))
// \u0|Add1~86  = CARRY(( \u0|vPos [28] ) + ( GND ) + ( \u0|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~85_sumout ),
	.cout(\u0|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~85 .extended_lut = "off";
defparam \u0|Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N26
dffeas \u0|vPos[28] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[28] .is_wysiwyg = "true";
defparam \u0|vPos[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N27
cyclonev_lcell_comb \u0|Add1~89 (
// Equation(s):
// \u0|Add1~89_sumout  = SUM(( \u0|vPos [29] ) + ( GND ) + ( \u0|Add1~86  ))
// \u0|Add1~90  = CARRY(( \u0|vPos [29] ) + ( GND ) + ( \u0|Add1~86  ))

	.dataa(!\u0|vPos [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~89_sumout ),
	.cout(\u0|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~89 .extended_lut = "off";
defparam \u0|Add1~89 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N29
dffeas \u0|vPos[29] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[29] .is_wysiwyg = "true";
defparam \u0|vPos[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N30
cyclonev_lcell_comb \u0|Add1~13 (
// Equation(s):
// \u0|Add1~13_sumout  = SUM(( \u0|vPos [30] ) + ( GND ) + ( \u0|Add1~90  ))
// \u0|Add1~14  = CARRY(( \u0|vPos [30] ) + ( GND ) + ( \u0|Add1~90  ))

	.dataa(gnd),
	.datab(!\u0|vPos [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~13_sumout ),
	.cout(\u0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~13 .extended_lut = "off";
defparam \u0|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N32
dffeas \u0|vPos[30] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[30] .is_wysiwyg = "true";
defparam \u0|vPos[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N33
cyclonev_lcell_comb \u0|Add1~5 (
// Equation(s):
// \u0|Add1~5_sumout  = SUM(( \u0|vPos [31] ) + ( GND ) + ( \u0|Add1~14  ))

	.dataa(!\u0|vPos [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~5 .extended_lut = "off";
defparam \u0|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N34
dffeas \u0|vPos[31]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y61_N4
dffeas \u0|vPos[1] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[1] .is_wysiwyg = "true";
defparam \u0|vPos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y61_N22
dffeas \u0|vPos[7]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N36
cyclonev_lcell_comb \u0|Equal1~5 (
// Equation(s):
// \u0|Equal1~5_combout  = ( !\u0|vPos [6] & ( (\u0|vPos [9] & (!\u0|vPos [5] & (!\u0|vPos[7]~DUPLICATE_q  & !\u0|vPos [0]))) ) )

	.dataa(!\u0|vPos [9]),
	.datab(!\u0|vPos [5]),
	.datac(!\u0|vPos[7]~DUPLICATE_q ),
	.datad(!\u0|vPos [0]),
	.datae(gnd),
	.dataf(!\u0|vPos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal1~5 .extended_lut = "off";
defparam \u0|Equal1~5 .lut_mask = 64'h4000400000000000;
defparam \u0|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N3
cyclonev_lcell_comb \u0|Equal1~6 (
// Equation(s):
// \u0|Equal1~6_combout  = ( \u0|Equal1~5_combout  & ( (\u0|vPos [2] & (!\u0|vPos [1] & (!\u0|vPos [8] & \u0|vPos [3]))) ) )

	.dataa(!\u0|vPos [2]),
	.datab(!\u0|vPos [1]),
	.datac(!\u0|vPos [8]),
	.datad(!\u0|vPos [3]),
	.datae(gnd),
	.dataf(!\u0|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal1~6 .extended_lut = "off";
defparam \u0|Equal1~6 .lut_mask = 64'h0000000000400040;
defparam \u0|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N52
dffeas \u0|vPos[17]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[17]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N45
cyclonev_lcell_comb \u0|Equal1~0 (
// Equation(s):
// \u0|Equal1~0_combout  = ( !\u0|vPos [16] & ( (!\u0|vPos[17]~DUPLICATE_q  & !\u0|vPos [19]) ) )

	.dataa(!\u0|vPos[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|vPos [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|vPos [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal1~0 .extended_lut = "off";
defparam \u0|Equal1~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N48
cyclonev_lcell_comb \u0|Equal1~2 (
// Equation(s):
// \u0|Equal1~2_combout  = ( !\u0|vPos [20] & ( !\u0|vPos [22] & ( (!\u0|vPos [23] & (!\u0|vPos [21] & !\u0|vPos [24])) ) ) )

	.dataa(gnd),
	.datab(!\u0|vPos [23]),
	.datac(!\u0|vPos [21]),
	.datad(!\u0|vPos [24]),
	.datae(!\u0|vPos [20]),
	.dataf(!\u0|vPos [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal1~2 .extended_lut = "off";
defparam \u0|Equal1~2 .lut_mask = 64'hC000000000000000;
defparam \u0|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N40
dffeas \u0|vPos[13]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y61_N46
dffeas \u0|vPos[15]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y61_N43
dffeas \u0|vPos[14]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y61_N34
dffeas \u0|vPos[11]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y61_N56
dffeas \u0|vPos[18] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[18] .is_wysiwyg = "true";
defparam \u0|vPos[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y60_N24
cyclonev_lcell_comb \u0|Equal1~1 (
// Equation(s):
// \u0|Equal1~1_combout  = ( !\u0|vPos[11]~DUPLICATE_q  & ( !\u0|vPos [18] & ( (!\u0|vPos[13]~DUPLICATE_q  & (!\u0|vPos [12] & (!\u0|vPos[15]~DUPLICATE_q  & !\u0|vPos[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|vPos[13]~DUPLICATE_q ),
	.datab(!\u0|vPos [12]),
	.datac(!\u0|vPos[15]~DUPLICATE_q ),
	.datad(!\u0|vPos[14]~DUPLICATE_q ),
	.datae(!\u0|vPos[11]~DUPLICATE_q ),
	.dataf(!\u0|vPos [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal1~1 .extended_lut = "off";
defparam \u0|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \u0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N54
cyclonev_lcell_comb \u0|Equal1~3 (
// Equation(s):
// \u0|Equal1~3_combout  = ( !\u0|vPos [29] & ( !\u0|vPos [28] & ( (!\u0|vPos [27] & (!\u0|vPos [10] & !\u0|vPos [26])) ) ) )

	.dataa(!\u0|vPos [27]),
	.datab(!\u0|vPos [10]),
	.datac(!\u0|vPos [26]),
	.datad(gnd),
	.datae(!\u0|vPos [29]),
	.dataf(!\u0|vPos [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal1~3 .extended_lut = "off";
defparam \u0|Equal1~3 .lut_mask = 64'h8080000000000000;
defparam \u0|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y60_N18
cyclonev_lcell_comb \u0|Equal1~4 (
// Equation(s):
// \u0|Equal1~4_combout  = ( !\u0|vPos [25] & ( !\u0|vPos [30] & ( (\u0|Equal1~0_combout  & (\u0|Equal1~2_combout  & (\u0|Equal1~1_combout  & \u0|Equal1~3_combout ))) ) ) )

	.dataa(!\u0|Equal1~0_combout ),
	.datab(!\u0|Equal1~2_combout ),
	.datac(!\u0|Equal1~1_combout ),
	.datad(!\u0|Equal1~3_combout ),
	.datae(!\u0|vPos [25]),
	.dataf(!\u0|vPos [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal1~4 .extended_lut = "off";
defparam \u0|Equal1~4 .lut_mask = 64'h0001000000000000;
defparam \u0|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N33
cyclonev_lcell_comb \u0|Equal1~7 (
// Equation(s):
// \u0|Equal1~7_combout  = ( \u0|Equal1~4_combout  & ( (!\u0|vPos [4] & (!\u0|vPos[31]~DUPLICATE_q  & \u0|Equal1~6_combout )) ) )

	.dataa(!\u0|vPos [4]),
	.datab(!\u0|vPos[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|Equal1~6_combout ),
	.datae(gnd),
	.dataf(!\u0|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Equal1~7 .extended_lut = "off";
defparam \u0|Equal1~7 .lut_mask = 64'h0000000000880088;
defparam \u0|Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N1
dffeas \u0|vPos[0] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[0] .is_wysiwyg = "true";
defparam \u0|vPos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N3
cyclonev_lcell_comb \u0|Add1~121 (
// Equation(s):
// \u0|Add1~121_sumout  = SUM(( \u0|vPos[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|Add1~126  ))
// \u0|Add1~122  = CARRY(( \u0|vPos[1]~DUPLICATE_q  ) + ( GND ) + ( \u0|Add1~126  ))

	.dataa(!\u0|vPos[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~121_sumout ),
	.cout(\u0|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~121 .extended_lut = "off";
defparam \u0|Add1~121 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N5
dffeas \u0|vPos[1]~DUPLICATE (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|vPos[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N6
cyclonev_lcell_comb \u0|Add1~117 (
// Equation(s):
// \u0|Add1~117_sumout  = SUM(( \u0|vPos [2] ) + ( GND ) + ( \u0|Add1~122  ))
// \u0|Add1~118  = CARRY(( \u0|vPos [2] ) + ( GND ) + ( \u0|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~117_sumout ),
	.cout(\u0|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~117 .extended_lut = "off";
defparam \u0|Add1~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N7
dffeas \u0|vPos[2] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[2] .is_wysiwyg = "true";
defparam \u0|vPos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N9
cyclonev_lcell_comb \u0|Add1~113 (
// Equation(s):
// \u0|Add1~113_sumout  = SUM(( \u0|vPos [3] ) + ( GND ) + ( \u0|Add1~118  ))
// \u0|Add1~114  = CARRY(( \u0|vPos [3] ) + ( GND ) + ( \u0|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|vPos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add1~113_sumout ),
	.cout(\u0|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add1~113 .extended_lut = "off";
defparam \u0|Add1~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N11
dffeas \u0|vPos[3] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[3] .is_wysiwyg = "true";
defparam \u0|vPos[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y61_N13
dffeas \u0|vPos[4] (
	.clk(\u0|clk25~q ),
	.d(\u0|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(\u0|Equal1~7_combout ),
	.sload(gnd),
	.ena(\u0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vPos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vPos[4] .is_wysiwyg = "true";
defparam \u0|vPos[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N0
cyclonev_lcell_comb \u0|Vertical_Synchronisation~0 (
// Equation(s):
// \u0|Vertical_Synchronisation~0_combout  = ( !\u0|vPos [9] & ( (!\u0|vPos [3] & (((\u0|vPos [4])))) # (\u0|vPos [3] & (!\u0|vPos [2] & ((\u0|vPos [4]) # (\u0|vPos [1])))) ) )

	.dataa(!\u0|vPos [2]),
	.datab(!\u0|vPos [1]),
	.datac(!\u0|vPos [4]),
	.datad(!\u0|vPos [3]),
	.datae(gnd),
	.dataf(!\u0|vPos [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Vertical_Synchronisation~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Vertical_Synchronisation~0 .extended_lut = "off";
defparam \u0|Vertical_Synchronisation~0 .lut_mask = 64'h0F2A0F2A00000000;
defparam \u0|Vertical_Synchronisation~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N18
cyclonev_lcell_comb \u0|LessThan5~0 (
// Equation(s):
// \u0|LessThan5~0_combout  = ( \u0|vPos [5] & ( (\u0|vPos[7]~DUPLICATE_q  & (\u0|vPos [6] & \u0|vPos [8])) ) )

	.dataa(!\u0|vPos[7]~DUPLICATE_q ),
	.datab(!\u0|vPos [6]),
	.datac(gnd),
	.datad(!\u0|vPos [8]),
	.datae(gnd),
	.dataf(!\u0|vPos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan5~0 .extended_lut = "off";
defparam \u0|LessThan5~0 .lut_mask = 64'h0000000000110011;
defparam \u0|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N30
cyclonev_lcell_comb \u0|Vertical_Synchronisation~1 (
// Equation(s):
// \u0|Vertical_Synchronisation~1_combout  = ( \u0|LessThan5~0_combout  & ( (((!\u0|Equal1~4_combout ) # (!\u0|Vertical_Synchronisation~0_combout )) # (\u0|vPos[31]~DUPLICATE_q )) # (\u0|vPos [4]) ) ) # ( !\u0|LessThan5~0_combout  )

	.dataa(!\u0|vPos [4]),
	.datab(!\u0|vPos[31]~DUPLICATE_q ),
	.datac(!\u0|Equal1~4_combout ),
	.datad(!\u0|Vertical_Synchronisation~0_combout ),
	.datae(gnd),
	.dataf(!\u0|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Vertical_Synchronisation~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Vertical_Synchronisation~1 .extended_lut = "off";
defparam \u0|Vertical_Synchronisation~1 .lut_mask = 64'hFFFFFFFFFFF7FFF7;
defparam \u0|Vertical_Synchronisation~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y61_N32
dffeas \u0|vs (
	.clk(\u0|clk25~q ),
	.d(\u0|Vertical_Synchronisation~1_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs .is_wysiwyg = "true";
defparam \u0|vs .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N15
cyclonev_lcell_comb \u0|VSYNC~feeder (
// Equation(s):
// \u0|VSYNC~feeder_combout  = ( \u0|vs~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|vs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|VSYNC~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|VSYNC~feeder .extended_lut = "off";
defparam \u0|VSYNC~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|VSYNC~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y61_N16
dffeas \u0|VSYNC (
	.clk(\u0|clk25~q ),
	.d(\u0|VSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|VSYNC .is_wysiwyg = "true";
defparam \u0|VSYNC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N57
cyclonev_lcell_comb \u0|Horizontal_Synchronisation~0 (
// Equation(s):
// \u0|Horizontal_Synchronisation~0_combout  = ( \u0|hPos [4] & ( (\u0|hPos [7] & (!\u0|hPos [8] & ((!\u0|hPos [6]) # (!\u0|hPos [5])))) ) ) # ( !\u0|hPos [4] & ( (\u0|hPos [7] & (!\u0|hPos [8] & ((\u0|hPos [5]) # (\u0|hPos [6])))) ) )

	.dataa(!\u0|hPos [7]),
	.datab(!\u0|hPos [8]),
	.datac(!\u0|hPos [6]),
	.datad(!\u0|hPos [5]),
	.datae(gnd),
	.dataf(!\u0|hPos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Horizontal_Synchronisation~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Horizontal_Synchronisation~0 .extended_lut = "off";
defparam \u0|Horizontal_Synchronisation~0 .lut_mask = 64'h0444044444404440;
defparam \u0|Horizontal_Synchronisation~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y60_N42
cyclonev_lcell_comb \u0|Horizontal_Synchronisation~1 (
// Equation(s):
// \u0|Horizontal_Synchronisation~1_combout  = ( \u0|Equal0~0_combout  & ( \u0|Horizontal_Synchronisation~0_combout  & ( (!\u0|Equal0~4_combout ) # ((!\u0|Equal0~2_combout ) # ((!\u0|Equal0~3_combout ) # (!\u0|Equal0~1_combout ))) ) ) ) # ( 
// !\u0|Equal0~0_combout  & ( \u0|Horizontal_Synchronisation~0_combout  ) ) # ( \u0|Equal0~0_combout  & ( !\u0|Horizontal_Synchronisation~0_combout  ) ) # ( !\u0|Equal0~0_combout  & ( !\u0|Horizontal_Synchronisation~0_combout  ) )

	.dataa(!\u0|Equal0~4_combout ),
	.datab(!\u0|Equal0~2_combout ),
	.datac(!\u0|Equal0~3_combout ),
	.datad(!\u0|Equal0~1_combout ),
	.datae(!\u0|Equal0~0_combout ),
	.dataf(!\u0|Horizontal_Synchronisation~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Horizontal_Synchronisation~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Horizontal_Synchronisation~1 .extended_lut = "off";
defparam \u0|Horizontal_Synchronisation~1 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \u0|Horizontal_Synchronisation~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N43
dffeas \u0|hs (
	.clk(\u0|clk25~q ),
	.d(\u0|Horizontal_Synchronisation~1_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs .is_wysiwyg = "true";
defparam \u0|hs .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y60_N46
dffeas \u0|HSYNC (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|hs~q ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|HSYNC .is_wysiwyg = "true";
defparam \u0|HSYNC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N21
cyclonev_lcell_comb \u0|LessThan5~1 (
// Equation(s):
// \u0|LessThan5~1_combout  = ( \u0|vPos [5] & ( (!\u0|vPos [9] & ((!\u0|vPos[7]~DUPLICATE_q ) # ((!\u0|vPos [6]) # (!\u0|vPos [8])))) ) ) # ( !\u0|vPos [5] & ( !\u0|vPos [9] ) )

	.dataa(!\u0|vPos[7]~DUPLICATE_q ),
	.datab(!\u0|vPos [6]),
	.datac(!\u0|vPos [8]),
	.datad(!\u0|vPos [9]),
	.datae(gnd),
	.dataf(!\u0|vPos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan5~1 .extended_lut = "off";
defparam \u0|LessThan5~1 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \u0|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N39
cyclonev_lcell_comb \u0|LessThan4~0 (
// Equation(s):
// \u0|LessThan4~0_combout  = ( \u0|hPos [8] & ( \u0|hPos [9] ) ) # ( !\u0|hPos [8] & ( (\u0|hPos [9] & \u0|hPos [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hPos [9]),
	.datad(!\u0|hPos [7]),
	.datae(gnd),
	.dataf(!\u0|hPos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan4~0 .extended_lut = "off";
defparam \u0|LessThan4~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \u0|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N48
cyclonev_lcell_comb \u0|video_on~0 (
// Equation(s):
// \u0|video_on~0_combout  = ( \u0|vPos[31]~DUPLICATE_q  & ( \u0|Equal1~4_combout  & ( ((\u0|Equal0~5_combout  & !\u0|LessThan4~0_combout )) # (\u0|hPos[31]~DUPLICATE_q ) ) ) ) # ( !\u0|vPos[31]~DUPLICATE_q  & ( \u0|Equal1~4_combout  & ( 
// (\u0|LessThan5~1_combout  & (((\u0|Equal0~5_combout  & !\u0|LessThan4~0_combout )) # (\u0|hPos[31]~DUPLICATE_q ))) ) ) ) # ( \u0|vPos[31]~DUPLICATE_q  & ( !\u0|Equal1~4_combout  & ( ((\u0|Equal0~5_combout  & !\u0|LessThan4~0_combout )) # 
// (\u0|hPos[31]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|LessThan5~1_combout ),
	.datab(!\u0|Equal0~5_combout ),
	.datac(!\u0|hPos[31]~DUPLICATE_q ),
	.datad(!\u0|LessThan4~0_combout ),
	.datae(!\u0|vPos[31]~DUPLICATE_q ),
	.dataf(!\u0|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|video_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|video_on~0 .extended_lut = "off";
defparam \u0|video_on~0 .lut_mask = 64'h00003F0F15053F0F;
defparam \u0|video_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y61_N49
dffeas \u0|de (
	.clk(\u0|clk25~q ),
	.d(\u0|video_on~0_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|de~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|de .is_wysiwyg = "true";
defparam \u0|de .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y60_N34
dffeas \u0|BLANK (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|de~q ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|BLANK .is_wysiwyg = "true";
defparam \u0|BLANK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y60_N36
cyclonev_lcell_comb \u0|G[0]~feeder (
// Equation(s):
// \u0|G[0]~feeder_combout  = \u0|de~q 

	.dataa(gnd),
	.datab(!\u0|de~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|G[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|G[0]~feeder .extended_lut = "off";
defparam \u0|G[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|G[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N37
dffeas \u0|G[0] (
	.clk(\u0|clk25~q ),
	.d(\u0|G[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|G[0] .is_wysiwyg = "true";
defparam \u0|G[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y60_N13
dffeas \u0|G[1] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|de~q ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|G[1] .is_wysiwyg = "true";
defparam \u0|G[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y60_N46
dffeas \u0|G[2] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|de~q ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|G[2] .is_wysiwyg = "true";
defparam \u0|G[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y60_N6
cyclonev_lcell_comb \u0|G[3]~feeder (
// Equation(s):
// \u0|G[3]~feeder_combout  = \u0|de~q 

	.dataa(gnd),
	.datab(!\u0|de~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|G[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|G[3]~feeder .extended_lut = "off";
defparam \u0|G[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|G[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N7
dffeas \u0|G[3] (
	.clk(\u0|clk25~q ),
	.d(\u0|G[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|G[3] .is_wysiwyg = "true";
defparam \u0|G[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y60_N36
cyclonev_lcell_comb \u0|G[4]~feeder (
// Equation(s):
// \u0|G[4]~feeder_combout  = ( \u0|de~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|de~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|G[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|G[4]~feeder .extended_lut = "off";
defparam \u0|G[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|G[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y60_N37
dffeas \u0|G[4] (
	.clk(\u0|clk25~q ),
	.d(\u0|G[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|G[4] .is_wysiwyg = "true";
defparam \u0|G[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y60_N9
cyclonev_lcell_comb \u0|G[5]~feeder (
// Equation(s):
// \u0|G[5]~feeder_combout  = \u0|de~q 

	.dataa(gnd),
	.datab(!\u0|de~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|G[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|G[5]~feeder .extended_lut = "off";
defparam \u0|G[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|G[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N10
dffeas \u0|G[5] (
	.clk(\u0|clk25~q ),
	.d(\u0|G[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|G[5] .is_wysiwyg = "true";
defparam \u0|G[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y60_N39
cyclonev_lcell_comb \u0|G[6]~feeder (
// Equation(s):
// \u0|G[6]~feeder_combout  = \u0|de~q 

	.dataa(gnd),
	.datab(!\u0|de~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|G[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|G[6]~feeder .extended_lut = "off";
defparam \u0|G[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|G[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y60_N41
dffeas \u0|G[6] (
	.clk(\u0|clk25~q ),
	.d(\u0|G[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|G[6] .is_wysiwyg = "true";
defparam \u0|G[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y60_N58
dffeas \u0|G[7] (
	.clk(\u0|clk25~q ),
	.d(gnd),
	.asdata(\u0|de~q ),
	.clrn(\RST_external~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|G[7] .is_wysiwyg = "true";
defparam \u0|G[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000333300003333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h5050505050505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000033330000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFF55FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1313333313133333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hBAAABAAABAAABAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000200000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(!\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 64'h0003005FFFF3FF5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \CLK_25~inputCLKENA0 (
	.inclk(\CLK_25~input_o ),
	.ena(vcc),
	.outclk(\CLK_25~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK_25~inputCLKENA0 .clock_type = "global clock";
defparam \CLK_25~inputCLKENA0 .disable_mode = "low";
defparam \CLK_25~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK_25~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK_25~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N45
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout  = !\u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 64'h5555555555355535;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h00000000050F050F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N7
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h2323232320202020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 .lut_mask = 64'h5555555500030000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'hA0CCA0CCA000A000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h1111000033332222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h00F000F000F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h5557545454555455;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0303000002020500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h0057545733777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 64'h000000000F000F00;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 64'h50505F5F50505F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'h8888888888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 64'h0022002200220062;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 64'h4444444477777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0F400F400F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 64'h0100000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [22]

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_udr~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 64'h0000000000CC00CC;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_udr~q  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0])

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 64'h2222222222222222;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N52
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir~combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]))

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir .lut_mask = 64'h0003000300030003;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N8
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout  = 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~q  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0])

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 64'h2222222222222222;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N10
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N26
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0 .lut_mask = 64'h000000000F000F00;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~16_combout  = ( \altera_internal_jtag~TDIUTAP  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~16 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~16 .lut_mask = 64'h00000000000C000C;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15 .lut_mask = 64'h0000370000007300;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~14_combout  = (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [37] 
// & (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [37]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~14 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~14 .lut_mask = 64'h0004000400040004;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[37]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N25
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [37] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout  & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [36]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1 .lut_mask = 64'h5050000050500000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N40
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32 .lut_mask = 64'h000C000C00000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N47
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N47
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 64'hFCFCFCFCFFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N2
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [36] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.100~q ) # (\altera_internal_jtag~TDIUTAP ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [36] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.100~q  & \altera_internal_jtag~TDIUTAP ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~56_combout  = ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [35] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [35]))))) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17_combout ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~17_combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [35]),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~56 .extended_lut = "on";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~56 .lut_mask = 64'h083B0F0F00770F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N14
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [35] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo 
// [35] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1] & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 64'h000000000C0C0000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~5 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~5_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] ) + ( VCC ) + ( !VCC ))
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~6  = CARRY(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~5_sumout ),
	.cout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~5 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N56
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N54
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~feeder .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N55
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N35
dffeas \u1|rst_controller|r_sync_rst_chain[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N30
cyclonev_lcell_comb \u1|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~1_combout  = (\u1|rst_controller|r_sync_rst_chain [3] & \u1|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE_q )

	.dataa(!\u1|rst_controller|r_sync_rst_chain [3]),
	.datab(!\u1|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \u1|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h1111111111111111;
defparam \u1|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N32
dffeas \u1|rst_controller|r_sync_rst_chain[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N35
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N21
cyclonev_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(!\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N22
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N26
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N6
cyclonev_lcell_comb \u1|rst_controller|always2~0 (
// Equation(s):
// \u1|rst_controller|always2~0_combout  = ( \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) # ( !\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( !\u1|rst_controller|r_sync_rst_chain 
// [2] ) )

	.dataa(gnd),
	.datab(!\u1|rst_controller|r_sync_rst_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|always2~0 .extended_lut = "off";
defparam \u1|rst_controller|always2~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \u1|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N8
dffeas \u1|rst_controller|r_early_rst (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[13]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[13]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u1|cpu|cpu|F_pc_sel_nxt.10~0_combout  = ( !\u1|cpu|cpu|R_ctrl_exception~q  & ( !\u1|cpu|cpu|R_ctrl_break~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|R_ctrl_break~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_exception~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hFF00FF0000000000;
defparam \u1|cpu|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|R_ctrl_br_nxt~0_combout  = ( !\u1|cpu|cpu|D_iw [0] & ( (!\u1|cpu|cpu|D_iw [5]) # ((!\u1|cpu|cpu|D_iw [3]) # (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q )) ) )

	.dataa(!\u1|cpu|cpu|D_iw [5]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [3]),
	.datad(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'hFFFAFFFA00000000;
defparam \u1|cpu|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \u1|cpu|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \u1|cpu|cpu|R_ctrl_br_nxt~1_combout  = (\u1|cpu|cpu|D_iw [2] & \u1|cpu|cpu|D_iw [1])

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_br_nxt~1 .extended_lut = "off";
defparam \u1|cpu|cpu|R_ctrl_br_nxt~1 .lut_mask = 64'h1111111111111111;
defparam \u1|cpu|cpu|R_ctrl_br_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|R_ctrl_br_nxt~2 (
// Equation(s):
// \u1|cpu|cpu|R_ctrl_br_nxt~2_combout  = ( \u1|cpu|cpu|R_ctrl_br_nxt~1_combout  & ( \u1|cpu|cpu|R_ctrl_br_nxt~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_ctrl_br_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_br_nxt~2 .extended_lut = "off";
defparam \u1|cpu|cpu|R_ctrl_br_nxt~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|cpu|cpu|R_ctrl_br_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \u1|cpu|cpu|R_ctrl_br (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|R_ctrl_br_nxt~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~3 (
// Equation(s):
// \u1|cpu|cpu|Equal0~3_combout  = ( \u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw [5] & ( (\u1|cpu|cpu|D_iw [2] & (!\u1|cpu|cpu|D_iw [3] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\u1|cpu|cpu|D_iw [0]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [3]),
	.datac(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|D_iw [0]),
	.datae(!\u1|cpu|cpu|D_iw [1]),
	.dataf(!\u1|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~3 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~3 .lut_mask = 64'h0000400000000000;
defparam \u1|cpu|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N43
dffeas \u1|cpu|cpu|R_ctrl_br_uncond (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|Add0~1 (
// Equation(s):
// \u1|cpu|cpu|Add0~1_sumout  = SUM(( \u1|cpu|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \u1|cpu|cpu|Add0~2  = CARRY(( \u1|cpu|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~1_sumout ),
	.cout(\u1|cpu|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~1 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \u1|cpu|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N33
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_jmp_direct~0_combout  = ( !\u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [2] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\u1|cpu|cpu|D_iw [5] & !\u1|cpu|cpu|D_iw [1]))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [5]),
	.datad(!\u1|cpu|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8000800000000000;
defparam \u1|cpu|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N34
dffeas \u1|cpu|cpu|R_ctrl_jmp_direct (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \u1|cpu|cpu|R_src1~1 (
// Equation(s):
// \u1|cpu|cpu|R_src1~1_combout  = ( \u1|cpu|cpu|R_ctrl_jmp_direct~q  & ( \u1|cpu|cpu|E_valid_from_R~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_valid_from_R~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1~1 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|cpu|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[11]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[11]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]) 
// ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 64'h0000C0C00000C0C0;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_wirecell (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_wirecell .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N44
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N8
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~9 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~9_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~6  ))
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~10  = CARRY(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~9_sumout ),
	.cout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~9 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~10  ))
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~14  = CARRY(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13_sumout ),
	.cout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~13_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_shift_rot_right~0_combout  = ( \u1|cpu|cpu|D_iw [16] & ( (\u1|cpu|cpu|D_iw [15] & \u1|cpu|cpu|D_iw [12]) ) ) # ( !\u1|cpu|cpu|D_iw [16] & ( (\u1|cpu|cpu|D_iw [12] & ((\u1|cpu|cpu|D_iw [11]) # (\u1|cpu|cpu|D_iw [15]))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(!\u1|cpu|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h005F005F00550055;
defparam \u1|cpu|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_shift_rot_right~1_combout  = ( \u1|cpu|cpu|D_iw [14] & ( (\u1|cpu|cpu|D_ctrl_shift_rot_right~0_combout  & (!\u1|cpu|cpu|D_iw [13] & \u1|cpu|cpu|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datac(!\u1|cpu|cpu|D_iw [13]),
	.datad(!\u1|cpu|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000000000300030;
defparam \u1|cpu|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N46
dffeas \u1|cpu|cpu|R_ctrl_shift_rot_right (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N38
dffeas \u1|cpu|cpu|E_shift_rot_result[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_mem8~0_combout  = ( \u1|cpu|cpu|D_iw [2] & ( (\u1|cpu|cpu|D_iw [0] & !\u1|cpu|cpu|D_iw [3]) ) ) # ( !\u1|cpu|cpu|D_iw [2] & ( (\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw [3] & \u1|cpu|cpu|D_iw [1])) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw [3]),
	.datac(!\u1|cpu|cpu|D_iw [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_mem8~0 .lut_mask = 64'h0404040444444444;
defparam \u1|cpu|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N39
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_mem8~1_combout  = ( \u1|cpu|cpu|D_iw[4]~DUPLICATE_q  ) # ( !\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( !\u1|cpu|cpu|D_ctrl_mem8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \u1|cpu|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N39
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_mem16~0_combout  = ( \u1|cpu|cpu|D_iw [3] & ( (\u1|cpu|cpu|D_iw [0] & ((\u1|cpu|cpu|D_iw [1]) # (\u1|cpu|cpu|D_iw [2]))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [1]),
	.datac(!\u1|cpu|cpu|D_iw [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_mem16~0 .lut_mask = 64'h0000000007070707;
defparam \u1|cpu|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N8
dffeas \u1|cpu|cpu|D_iw[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N27
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_mem16~1_combout  = ( \u1|cpu|cpu|D_ctrl_mem16~0_combout  & ( !\u1|cpu|cpu|D_iw [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|D_ctrl_mem16~0_combout ),
	.dataf(!\u1|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_mem16~1 .lut_mask = 64'h0000FFFF00000000;
defparam \u1|cpu|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~4 (
// Equation(s):
// \u1|cpu|cpu|Equal0~4_combout  = ( !\u1|cpu|cpu|D_iw [0] & ( !\u1|cpu|cpu|D_iw [1] & ( (!\u1|cpu|cpu|D_iw [2] & (!\u1|cpu|cpu|D_iw [5] & (\u1|cpu|cpu|D_iw [3] & \u1|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [5]),
	.datac(!\u1|cpu|cpu|D_iw [3]),
	.datad(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\u1|cpu|cpu|D_iw [0]),
	.dataf(!\u1|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~4 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~4 .lut_mask = 64'h0008000000000000;
defparam \u1|cpu|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N27
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~5 (
// Equation(s):
// \u1|cpu|cpu|Equal0~5_combout  = ( \u1|cpu|cpu|D_iw [5] & ( !\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\u1|cpu|cpu|D_iw [2] & (!\u1|cpu|cpu|D_iw [1] & (!\u1|cpu|cpu|D_iw [0] & !\u1|cpu|cpu|D_iw [3]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [1]),
	.datac(!\u1|cpu|cpu|D_iw [0]),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(!\u1|cpu|cpu|D_iw [5]),
	.dataf(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~5 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~5 .lut_mask = 64'h0000800000000000;
defparam \u1|cpu|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~6 (
// Equation(s):
// \u1|cpu|cpu|Equal0~6_combout  = ( \u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( !\u1|cpu|cpu|D_iw [5] & ( (!\u1|cpu|cpu|D_iw [2] & (!\u1|cpu|cpu|D_iw [1] & (!\u1|cpu|cpu|D_iw [3] & !\u1|cpu|cpu|D_iw [0]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [1]),
	.datac(!\u1|cpu|cpu|D_iw [3]),
	.datad(!\u1|cpu|cpu|D_iw [0]),
	.datae(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~6 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~6 .lut_mask = 64'h0000800000000000;
defparam \u1|cpu|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~1 (
// Equation(s):
// \u1|cpu|cpu|Equal0~1_combout  = ( !\u1|cpu|cpu|D_iw [2] & ( !\u1|cpu|cpu|D_iw [1] & ( (!\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\u1|cpu|cpu|D_iw [3] & !\u1|cpu|cpu|D_iw [5]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [3]),
	.datad(!\u1|cpu|cpu|D_iw [5]),
	.datae(!\u1|cpu|cpu|D_iw [2]),
	.dataf(!\u1|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~1 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~1 .lut_mask = 64'h0800000000000000;
defparam \u1|cpu|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_br_cmp~0_combout  = ( !\u1|cpu|cpu|Equal0~1_combout  & ( \u1|cpu|cpu|R_ctrl_br_nxt~0_combout  & ( (!\u1|cpu|cpu|Equal0~4_combout  & (!\u1|cpu|cpu|Equal0~5_combout  & (!\u1|cpu|cpu|Equal0~6_combout  & !\u1|cpu|cpu|R_ctrl_br_nxt~1_combout 
// ))) ) ) ) # ( !\u1|cpu|cpu|Equal0~1_combout  & ( !\u1|cpu|cpu|R_ctrl_br_nxt~0_combout  & ( (!\u1|cpu|cpu|Equal0~4_combout  & (!\u1|cpu|cpu|Equal0~5_combout  & !\u1|cpu|cpu|Equal0~6_combout )) ) ) )

	.dataa(!\u1|cpu|cpu|Equal0~4_combout ),
	.datab(!\u1|cpu|cpu|Equal0~5_combout ),
	.datac(!\u1|cpu|cpu|Equal0~6_combout ),
	.datad(!\u1|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datae(!\u1|cpu|cpu|Equal0~1_combout ),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'h8080000080000000;
defparam \u1|cpu|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N18
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout  = ( !\u1|cpu|cpu|D_iw [0] & ( !\u1|cpu|cpu|D_iw [1] & ( (\u1|cpu|cpu|D_iw [5] & (!\u1|cpu|cpu|D_iw [2] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  $ (!\u1|cpu|cpu|D_iw [3])))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|D_iw [5]),
	.datac(!\u1|cpu|cpu|D_iw [2]),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(!\u1|cpu|cpu|D_iw [0]),
	.dataf(!\u1|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 64'h1020000000000000;
defparam \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout  = ( !\u1|cpu|cpu|D_iw [15] & ( \u1|cpu|cpu|D_iw [16] & ( (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [12] & !\u1|cpu|cpu|D_iw [13])) ) ) ) # ( \u1|cpu|cpu|D_iw [15] & ( !\u1|cpu|cpu|D_iw [16] & ( 
// (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [14] & !\u1|cpu|cpu|D_iw [13]))) ) ) ) # ( !\u1|cpu|cpu|D_iw [15] & ( !\u1|cpu|cpu|D_iw [16] & ( (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [14] & 
// !\u1|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [14]),
	.datad(!\u1|cpu|cpu|D_iw [13]),
	.datae(!\u1|cpu|cpu|D_iw [15]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h0800080088000000;
defparam \u1|cpu|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~7 (
// Equation(s):
// \u1|cpu|cpu|Equal62~7_combout  = ( !\u1|cpu|cpu|D_iw [14] & ( \u1|cpu|cpu|D_iw [15] & ( (!\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [13] & !\u1|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [11]),
	.datac(!\u1|cpu|cpu|D_iw [13]),
	.datad(!\u1|cpu|cpu|D_iw [12]),
	.datae(!\u1|cpu|cpu|D_iw [14]),
	.dataf(!\u1|cpu|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~7 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~7 .lut_mask = 64'h0000000080000000;
defparam \u1|cpu|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~8 (
// Equation(s):
// \u1|cpu|cpu|Equal62~8_combout  = ( \u1|cpu|cpu|D_iw [15] & ( \u1|cpu|cpu|D_iw [16] & ( (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [12] & (!\u1|cpu|cpu|D_iw [14] & !\u1|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [14]),
	.datad(!\u1|cpu|cpu|D_iw [13]),
	.datae(!\u1|cpu|cpu|D_iw [15]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~8 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~8 .lut_mask = 64'h0000000000008000;
defparam \u1|cpu|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_br_cmp~1_combout  = ( \u1|cpu|cpu|Equal62~7_combout  & ( \u1|cpu|cpu|Equal62~8_combout  & ( (!\u1|cpu|cpu|D_ctrl_br_cmp~0_combout ) # ((\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) # (\u1|cpu|cpu|Equal0~0_combout )) ) ) ) # ( 
// !\u1|cpu|cpu|Equal62~7_combout  & ( \u1|cpu|cpu|Equal62~8_combout  & ( (!\u1|cpu|cpu|D_ctrl_br_cmp~0_combout ) # ((\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) # (\u1|cpu|cpu|Equal0~0_combout )) ) ) ) # ( \u1|cpu|cpu|Equal62~7_combout  & ( 
// !\u1|cpu|cpu|Equal62~8_combout  & ( (!\u1|cpu|cpu|D_ctrl_br_cmp~0_combout ) # ((\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) # (\u1|cpu|cpu|Equal0~0_combout )) ) ) ) # ( !\u1|cpu|cpu|Equal62~7_combout  & ( !\u1|cpu|cpu|Equal62~8_combout  & ( 
// (!\u1|cpu|cpu|D_ctrl_br_cmp~0_combout ) # (((\u1|cpu|cpu|Equal0~0_combout  & \u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout )) # (\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout )) ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_br_cmp~0_combout ),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datae(!\u1|cpu|cpu|Equal62~7_combout ),
	.dataf(!\u1|cpu|cpu|Equal62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'hAFBFBFBFBFBFBFBF;
defparam \u1|cpu|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N55
dffeas \u1|cpu|cpu|R_ctrl_br_cmp (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_br_cmp~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|Add0~13 (
// Equation(s):
// \u1|cpu|cpu|Add0~13_sumout  = SUM(( \u1|cpu|cpu|F_pc [1] ) + ( GND ) + ( \u1|cpu|cpu|Add0~2  ))
// \u1|cpu|cpu|Add0~14  = CARRY(( \u1|cpu|cpu|F_pc [1] ) + ( GND ) + ( \u1|cpu|cpu|Add0~2  ))

	.dataa(!\u1|cpu|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~13_sumout ),
	.cout(\u1|cpu|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~13 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|Add0~9 (
// Equation(s):
// \u1|cpu|cpu|Add0~9_sumout  = SUM(( \u1|cpu|cpu|F_pc [2] ) + ( GND ) + ( \u1|cpu|cpu|Add0~14  ))
// \u1|cpu|cpu|Add0~10  = CARRY(( \u1|cpu|cpu|F_pc [2] ) + ( GND ) + ( \u1|cpu|cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~9_sumout ),
	.cout(\u1|cpu|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~9 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N32
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [1] ) 
// )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q  ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [2] 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [2]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|Add0~5 (
// Equation(s):
// \u1|cpu|cpu|Add0~5_sumout  = SUM(( \u1|cpu|cpu|F_pc [3] ) + ( GND ) + ( \u1|cpu|cpu|Add0~10  ))
// \u1|cpu|cpu|Add0~6  = CARRY(( \u1|cpu|cpu|F_pc [3] ) + ( GND ) + ( \u1|cpu|cpu|Add0~10  ))

	.dataa(!\u1|cpu|cpu|F_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~5_sumout ),
	.cout(\u1|cpu|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~5 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[5]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[5]~feeder_combout  = \u1|cpu|cpu|D_iw [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( \u1|cpu|cpu|D_iw [15] & ( \u1|cpu|cpu|D_iw [16] & ( (\u1|cpu|cpu|D_iw [14] & !\u1|cpu|cpu|D_iw [11]) ) ) ) # ( \u1|cpu|cpu|D_iw [15] & ( !\u1|cpu|cpu|D_iw [16] & ( !\u1|cpu|cpu|D_iw [11] ) ) ) # ( 
// !\u1|cpu|cpu|D_iw [15] & ( !\u1|cpu|cpu|D_iw [16] & ( (!\u1|cpu|cpu|D_iw [14] & !\u1|cpu|cpu|D_iw [11]) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [14]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|D_iw [15]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hA0A0F0F000005050;
defparam \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( !\u1|cpu|cpu|D_iw [13] & ( (\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|Equal0~0_combout  & \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout )) ) )

	.dataa(!\u1|cpu|cpu|D_iw [12]),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0101010100000000;
defparam \u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N41
dffeas \u1|cpu|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[6]~0 (
// Equation(s):
// \u1|cpu|cpu|E_src2[6]~0_combout  = ( \u1|cpu|cpu|R_ctrl_hi_imm16~q  ) # ( !\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( (\u1|cpu|cpu|R_ctrl_force_src2_zero~q ) # (\u1|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datac(!\u1|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[6]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[6]~0 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \u1|cpu|cpu|E_src2[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_use_imm~1 (
// Equation(s):
// \u1|cpu|cpu|R_src2_use_imm~1_combout  = ( !\u1|cpu|cpu|D_iw [14] & ( (!\u1|cpu|cpu|D_iw [11] & (\u1|cpu|cpu|Equal0~0_combout  & (!\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [12] & !\u1|cpu|cpu|D_iw [13])))) ) ) # ( \u1|cpu|cpu|D_iw [14] & ( 
// (!\u1|cpu|cpu|D_iw [11] & (\u1|cpu|cpu|Equal0~0_combout  & (\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [12] & !\u1|cpu|cpu|D_iw [13])))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|D_iw [12]),
	.datae(!\u1|cpu|cpu|D_iw [14]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(!\u1|cpu|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \u1|cpu|cpu|R_src2_use_imm~1 .lut_mask = 64'h0020000200000000;
defparam \u1|cpu|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_use_imm~0 (
// Equation(s):
// \u1|cpu|cpu|R_src2_use_imm~0_combout  = ( \u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \u1|cpu|cpu|R_ctrl_br_nxt~2_combout  ) ) # ( !\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \u1|cpu|cpu|R_ctrl_br_nxt~2_combout  & ( ((\u1|cpu|cpu|R_src2_use_imm~5_combout ) 
// # (\u1|cpu|cpu|R_valid~q )) # (\u1|cpu|cpu|R_src2_use_imm~1_combout ) ) ) ) # ( \u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( !\u1|cpu|cpu|R_ctrl_br_nxt~2_combout  ) ) # ( !\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( !\u1|cpu|cpu|R_ctrl_br_nxt~2_combout  & ( 
// (\u1|cpu|cpu|R_src2_use_imm~5_combout ) # (\u1|cpu|cpu|R_src2_use_imm~1_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|R_src2_use_imm~1_combout ),
	.datab(!\u1|cpu|cpu|R_valid~q ),
	.datac(!\u1|cpu|cpu|R_src2_use_imm~5_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_nxt~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_use_imm~0 .lut_mask = 64'h5F5FFFFF7F7FFFFF;
defparam \u1|cpu|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N38
dffeas \u1|cpu|cpu|R_src2_use_imm (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N40
dffeas \u1|cpu|cpu|E_src2[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[5]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[9]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[9]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~6 (
// Equation(s):
// \u1|cpu|cpu|Equal62~6_combout  = ( \u1|cpu|cpu|D_iw [12] & ( !\u1|cpu|cpu|D_iw [15] & ( (\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [11] & (\u1|cpu|cpu|D_iw [13] & !\u1|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [11]),
	.datac(!\u1|cpu|cpu|D_iw [13]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(!\u1|cpu|cpu|D_iw [12]),
	.dataf(!\u1|cpu|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~6 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~6 .lut_mask = 64'h0000040000000000;
defparam \u1|cpu|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \u1|cpu|cpu|D_op_rdctl (
// Equation(s):
// \u1|cpu|cpu|D_op_rdctl~combout  = (\u1|cpu|cpu|Equal62~6_combout  & \u1|cpu|cpu|Equal0~0_combout )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|Equal62~6_combout ),
	.datac(!\u1|cpu|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_op_rdctl .extended_lut = "off";
defparam \u1|cpu|cpu|D_op_rdctl .lut_mask = 64'h0303030303030303;
defparam \u1|cpu|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N46
dffeas \u1|cpu|cpu|R_ctrl_rd_ctl_reg (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N15
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_ld~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_ld~0_combout  = ( \u1|cpu|cpu|D_iw [2] & ( (\u1|cpu|cpu|D_iw [1] & (\u1|cpu|cpu|D_iw [0] & ((!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (!\u1|cpu|cpu|D_iw [3])))) ) ) # ( !\u1|cpu|cpu|D_iw [2] & ( (\u1|cpu|cpu|D_iw [1] & 
// (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & \u1|cpu|cpu|D_iw [0])) ) )

	.dataa(!\u1|cpu|cpu|D_iw [1]),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [3]),
	.datad(!\u1|cpu|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_ld~0 .lut_mask = 64'h0044004400540054;
defparam \u1|cpu|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N16
dffeas \u1|cpu|cpu|R_ctrl_ld~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_ld~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_ld~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [0] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [0] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5 .lut_mask = 64'h0F0A0F0A0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N4
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6 .lut_mask = 64'h0000000010000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~7 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~7_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [1] 
// & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6_combout  & ( 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # (\altera_internal_jtag~TDIUTAP )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~q ) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [1] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6_combout  
// & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~q  & \altera_internal_jtag~TDIUTAP )) ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [1] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6_combout  
// & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\altera_internal_jtag~TDIUTAP ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~q )))) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [1] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6_combout 
//  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~q  & \altera_internal_jtag~TDIUTAP )))) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~5_combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [1]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~7 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~7 .lut_mask = 64'h550C553FFF0CFF3F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N55
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~8 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~8_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [2] 
// & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [0]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [2] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [0])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~8 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~8 .lut_mask = 64'h0A225F770A225F77;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9 .lut_mask = 64'h3333333331313131;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10 .lut_mask = 64'h0707000007070000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo 
// [35] & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0])) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 64'h0C000C0000000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 64'h0000303033333030;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N27
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[6]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[6]~feeder_combout  = ( \u1|cpu|cpu|D_iw [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N28
dffeas \u1|cpu|cpu|E_src2[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[6]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|Add0~33 (
// Equation(s):
// \u1|cpu|cpu|Add0~33_sumout  = SUM(( \u1|cpu|cpu|F_pc [4] ) + ( GND ) + ( \u1|cpu|cpu|Add0~6  ))
// \u1|cpu|cpu|Add0~34  = CARRY(( \u1|cpu|cpu|F_pc [4] ) + ( GND ) + ( \u1|cpu|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~33_sumout ),
	.cout(\u1|cpu|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~33 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \u1|cpu|cpu|d_writedata[4]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\u1|cpu|cpu|d_writedata[4]~DUPLICATE_q  & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_writedata[4]~DUPLICATE_q ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 64'h000F000F000F000F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result~1 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result~1_combout  = (\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ) # (\u1|cpu|cpu|R_ctrl_br_cmp~q )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result~1 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result~1 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \u1|cpu|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N14
dffeas \u1|cpu|cpu|W_alu_result[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [38] = ( \u1|cpu|cpu|F_pc [0] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) # ( !\u1|cpu|cpu|F_pc [0] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [2] & 
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) ) # ( \u1|cpu|cpu|F_pc [0] & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) ) # ( !\u1|cpu|cpu|F_pc [0] 
// & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|W_alu_result [2]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|F_pc [0]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 64'h030303030303FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [39] = ( \u1|cpu|cpu|F_pc [1] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (\u1|cpu|cpu|W_alu_result [3]) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) ) # ( !\u1|cpu|cpu|F_pc [1] & ( 
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u1|cpu|cpu|W_alu_result [3] ) ) ) # ( \u1|cpu|cpu|F_pc [1] & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|F_pc [1]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 64'h000055550F0F5F5F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_logic~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_logic~0_combout  = ( \u1|cpu|cpu|Equal0~0_combout  & ( (!\u1|cpu|cpu|D_iw [11] & (\u1|cpu|cpu|D_iw [12] & (!\u1|cpu|cpu|D_iw [16] & \u1|cpu|cpu|D_iw [13]))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [16]),
	.datad(!\u1|cpu|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000000200020;
defparam \u1|cpu|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_logic~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_logic~1_combout  = ( \u1|cpu|cpu|D_iw [1] & ( \u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( \u1|cpu|cpu|D_ctrl_logic~0_combout  ) ) ) # ( !\u1|cpu|cpu|D_iw [1] & ( \u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( ((!\u1|cpu|cpu|D_iw [0] & \u1|cpu|cpu|D_iw 
// [2])) # (\u1|cpu|cpu|D_ctrl_logic~0_combout ) ) ) ) # ( \u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( \u1|cpu|cpu|D_ctrl_logic~0_combout  ) ) ) # ( !\u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( ((!\u1|cpu|cpu|D_iw [0] & 
// (\u1|cpu|cpu|D_iw [2] & \u1|cpu|cpu|D_iw [3]))) # (\u1|cpu|cpu|D_ctrl_logic~0_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw [2]),
	.datac(!\u1|cpu|cpu|D_ctrl_logic~0_combout ),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(!\u1|cpu|cpu|D_iw [1]),
	.dataf(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_logic~1 .lut_mask = 64'h0F2F0F0F2F2F0F0F;
defparam \u1|cpu|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \u1|cpu|cpu|R_ctrl_logic~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_logic~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_logic~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N14
dffeas \u1|cpu|cpu|R_ctrl_shift_rot (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \u1|cpu|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \u1|cpu|cpu|D_logic_op_raw[0]~1_combout  = ( \u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|Equal0~0_combout ) # (\u1|cpu|cpu|D_iw [14]) ) ) # ( !\u1|cpu|cpu|D_iw [3] & ( (\u1|cpu|cpu|Equal0~0_combout  & \u1|cpu|cpu|D_iw [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Equal0~0_combout ),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u1|cpu|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout  = ( \u1|cpu|cpu|D_iw [1] & ( \u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw [5] & (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & \u1|cpu|cpu|D_iw [2]))) ) ) ) # ( !\u1|cpu|cpu|D_iw [1] & ( 
// \u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw [5] & (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\u1|cpu|cpu|D_iw [2]))) ) ) ) # ( \u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q 
//  & \u1|cpu|cpu|D_iw [2])) ) ) ) # ( !\u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [0] & (\u1|cpu|cpu|D_iw [5] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\u1|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw [5]),
	.datac(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|D_iw [2]),
	.datae(!\u1|cpu|cpu|D_iw [1]),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h200000A008000008;
defparam \u1|cpu|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \u1|cpu|cpu|D_logic_op[0]~1 (
// Equation(s):
// \u1|cpu|cpu|D_logic_op[0]~1_combout  = ( \u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout  & ( (((\u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout ) # (\u1|cpu|cpu|D_logic_op_raw[0]~1_combout )) # (\u1|cpu|cpu|Equal0~0_combout )) # 
// (\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ) ) ) # ( !\u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout  & ( ((\u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout ) # (\u1|cpu|cpu|D_logic_op_raw[0]~1_combout )) # (\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_logic_op[0]~1 .lut_mask = 64'h5FFF5FFF7FFF7FFF;
defparam \u1|cpu|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N1
dffeas \u1|cpu|cpu|R_logic_op[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~17 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~17_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [5] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~14  ))
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~18  = CARRY(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [5] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~17_sumout ),
	.cout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~17 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N10
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~17_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~21 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~21_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [6] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~18  ))
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~22  = CARRY(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [6] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~21_sumout ),
	.cout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~21 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~21_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~25 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~25_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [7] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~22  ))
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~26  = CARRY(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [7] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~25_sumout ),
	.cout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~25 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~25_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|Add0~29 (
// Equation(s):
// \u1|cpu|cpu|Add0~29_sumout  = SUM(( \u1|cpu|cpu|F_pc [5] ) + ( GND ) + ( \u1|cpu|cpu|Add0~34  ))
// \u1|cpu|cpu|Add0~30  = CARRY(( \u1|cpu|cpu|F_pc [5] ) + ( GND ) + ( \u1|cpu|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~29_sumout ),
	.cout(\u1|cpu|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~29 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N49
dffeas \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_wr_strobe~0 (
// Equation(s):
// \u1|sys_clk_timer|period_l_wr_strobe~0_combout  = (\u1|cpu|cpu|d_write~q  & !\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q )

	.dataa(!\u1|cpu|cpu|d_write~q ),
	.datab(!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_wr_strobe~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_wr_strobe~0 .lut_mask = 64'h4444444444444444;
defparam \u1|sys_clk_timer|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  = (!\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q  & \u1|cpu|cpu|d_read~q )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|d_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout  = ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ( 
// (\u1|sys_clk_timer|period_l_wr_strobe~1_combout  & (\u1|mm_interconnect_0|router|Equal2~1_combout  & ((\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) # (\u1|sys_clk_timer|period_l_wr_strobe~0_combout )))) ) ) ) # ( 
// !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ( (\u1|sys_clk_timer|period_l_wr_strobe~1_combout  & 
// (!\u1|sys_clk_timer|period_l_wr_strobe~0_combout  & (\u1|mm_interconnect_0|router|Equal2~1_combout  & \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ))) ) ) )

	.dataa(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datab(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0004000001050000;
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout  = ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] $ 
// (((!\u1|mm_interconnect_0|router|Equal2~1_combout ) # ((!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ) # (!\u1|sys_clk_timer|period_l_wr_strobe~1_combout )))) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h0F1E0F1E00000000;
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_wr_strobe~3 (
// Equation(s):
// \u1|sys_clk_timer|period_l_wr_strobe~3_combout  = ( \u1|mm_interconnect_0|router|Equal2~1_combout  & ( (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_wr_strobe~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_wr_strobe~3 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_wr_strobe~3 .lut_mask = 64'h0000000044444444;
defparam \u1|sys_clk_timer|period_l_wr_strobe~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout  = ( \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ( 
// (\u1|sys_clk_timer|period_l_wr_strobe~1_combout  & (\u1|mm_interconnect_0|router|Equal2~1_combout  & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] $ (!\u1|sys_clk_timer|period_l_wr_strobe~0_combout )))) ) ) )

	.dataa(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datac(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datae(!\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000010400000000;
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00FF00FF00330033;
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( 
// ((!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & (\u1|sys_clk_timer|period_l_wr_strobe~3_combout  & !\u1|sys_clk_timer|period_l_wr_strobe~0_combout ))) # 
// (\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout ) ) ) ) # ( !\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout  ) ) ) # ( \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( 
// ((!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & (\u1|sys_clk_timer|period_l_wr_strobe~3_combout  & \u1|sys_clk_timer|period_l_wr_strobe~0_combout ))) # 
// (\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout ) ) ) ) # ( !\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout  ) ) )

	.dataa(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datab(!\u1|sys_clk_timer|period_l_wr_strobe~3_combout ),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datae(!\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h0F0F0F2F0F0F2F0F;
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// !\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( (\u1|mm_interconnect_0|router|Equal2~1_combout  & 
// (\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout  & (\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0] & \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout 
// ))) ) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0001FFFF0000F0F0;
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N8
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_wr_strobe~1 (
// Equation(s):
// \u1|sys_clk_timer|period_l_wr_strobe~1_combout  = (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1])

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_wr_strobe~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_wr_strobe~1 .lut_mask = 64'h5050505050505050;
defparam \u1|sys_clk_timer|period_l_wr_strobe~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ( \u1|mm_interconnect_0|router|Equal2~1_combout  & ( 
// (\u1|sys_clk_timer|period_l_wr_strobe~1_combout  & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ((\u1|sys_clk_timer|period_l_wr_strobe~0_combout ) # (\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout 
// )))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & ( \u1|mm_interconnect_0|router|Equal2~1_combout  & ( (\u1|sys_clk_timer|period_l_wr_strobe~1_combout  & 
// (\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & \u1|sys_clk_timer|period_l_wr_strobe~0_combout )) ) ) )

	.dataa(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datac(!\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.dataf(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000000110444;
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( (\u1|mm_interconnect_0|router|Equal2~1_combout  & 
// (!\u1|sys_clk_timer|period_l_wr_strobe~0_combout  & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & \u1|sys_clk_timer|period_l_wr_strobe~1_combout ))) ) ) # ( 
// !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( (\u1|mm_interconnect_0|router|Equal2~1_combout  & (\u1|sys_clk_timer|period_l_wr_strobe~0_combout  & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter 
// [1] & \u1|sys_clk_timer|period_l_wr_strobe~1_combout ))) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0010001000400040;
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N45
cyclonev_lcell_comb \u1|cpu|cpu|D_logic_op[1]~0 (
// Equation(s):
// \u1|cpu|cpu|D_logic_op[1]~0_combout  = ( \u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout  & ( (((\u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout ) # (\u1|cpu|cpu|D_logic_op_raw[1]~0_combout )) # (\u1|cpu|cpu|Equal0~0_combout )) # 
// (\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ) ) ) # ( !\u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout  & ( ((\u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout ) # (\u1|cpu|cpu|D_logic_op_raw[1]~0_combout )) # (\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_logic_op[1]~0 .lut_mask = 64'h5FFF5FFF7FFF7FFF;
defparam \u1|cpu|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N46
dffeas \u1|cpu|cpu|R_logic_op[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[6]~8 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[6]~8_combout  = ( \u1|cpu|cpu|E_src2 [6] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|E_src1 [6]) # (!\u1|cpu|cpu|R_logic_op [0]))) ) ) # ( !\u1|cpu|cpu|E_src2 [6] & ( (!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src1 [6] 
// & !\u1|cpu|cpu|R_logic_op [0])) # (\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src1 [6])) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src1 [6]),
	.datad(!\u1|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[6]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[6]~8 .lut_mask = 64'hA505A505555A555A;
defparam \u1|cpu|cpu|E_logic_result[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N56
dffeas \u1|cpu|cpu|E_shift_rot_result[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[6]~8_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N43
dffeas \u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[3]~3 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[3]~3_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result [2])) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q )))

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [2]),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[3]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[3]~3 .lut_mask = 64'h4747474747474747;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N40
dffeas \u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[3]~3_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[4]~2 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout  = ( \u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [5]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q  & ( 
// (\u1|cpu|cpu|E_shift_rot_result [5] & \u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [5]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[4]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[4]~2 .lut_mask = 64'h0505F5F50505F5F5;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \u1|cpu|cpu|E_shift_rot_result[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[5]~1 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout  = ( \u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [6] ) ) # ( !\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [4] ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [6]),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[5]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[5]~1 .lut_mask = 64'h3333333355555555;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N53
dffeas \u1|cpu|cpu|E_shift_rot_result[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[9]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[9]~feeder_combout  = \u1|cpu|cpu|D_iw [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N1
dffeas \u1|cpu|cpu|E_src2[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[9]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[8]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[8]~feeder_combout  = \u1|cpu|cpu|D_iw [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N43
dffeas \u1|cpu|cpu|E_src2[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[8]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[7]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[7]~feeder_combout  = \u1|cpu|cpu|D_iw [13]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|D_iw [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N49
dffeas \u1|cpu|cpu|E_src2[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[7]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_lo~0 (
// Equation(s):
// \u1|cpu|cpu|R_src2_lo~0_combout  = (!\u1|cpu|cpu|R_ctrl_src_imm5_shift_rot~q  & !\u1|cpu|cpu|R_src2_use_imm~q )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datac(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_lo~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \u1|cpu|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_lo[3]~3 (
// Equation(s):
// \u1|cpu|cpu|R_src2_lo[3]~3_combout  = ( \u1|cpu|cpu|R_src2_lo~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) ) ) # ( 
// !\u1|cpu|cpu|R_src2_lo~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & \u1|cpu|cpu|D_iw [9])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\u1|cpu|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_lo[3]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_lo[3]~3 .lut_mask = 64'h0088008808080808;
defparam \u1|cpu|cpu|R_src2_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \u1|cpu|cpu|E_src2[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N49
dffeas \u1|cpu|cpu|d_writedata[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u1|cpu|cpu|d_writedata [7] ) )

	.dataa(!\u1|cpu|cpu|d_writedata [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 64'h0000555500005555;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [41] = ( \u1|cpu|cpu|W_alu_result [5] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|cpu|cpu|F_pc [3]) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) ) # ( !\u1|cpu|cpu|W_alu_result [5] 
// & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \u1|cpu|cpu|F_pc [3] ) ) ) # ( \u1|cpu|cpu|W_alu_result [5] & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u1|cpu|cpu|F_pc [3]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|W_alu_result [5]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 64'h000033330F0F3F3F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [42] = ( \u1|cpu|cpu|F_pc [4] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) # ( !\u1|cpu|cpu|F_pc [4] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( 
// (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|W_alu_result [6]) ) ) ) # ( \u1|cpu|cpu|F_pc [4] & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|W_alu_result [6]) 
// ) ) ) # ( !\u1|cpu|cpu|F_pc [4] & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|W_alu_result [6]) ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_alu_result [6]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|F_pc [4]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 64'h050505050505FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N2
dffeas \u1|cpu|cpu|R_ctrl_logic (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N40
dffeas \u1|cpu|cpu|E_shift_rot_result[7]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[7]~7_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N33
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[7]~7 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[7]~7_combout  = ( \u1|cpu|cpu|E_src1 [7] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [7]))) ) ) # ( !\u1|cpu|cpu|E_src1 [7] & ( (!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|R_logic_op 
// [0] & !\u1|cpu|cpu|E_src2 [7])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src2 [7]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src2 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[7]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[7]~7 .lut_mask = 64'h8585858556565656;
defparam \u1|cpu|cpu|E_logic_result[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[7]~8 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[7]~8_combout  = ( \u1|cpu|cpu|E_logic_result[7]~7_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~29_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~q ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\u1|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q )))) ) ) # ( !\u1|cpu|cpu|E_logic_result[7]~7_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~q  & (\u1|cpu|cpu|Add2~29_sumout ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\u1|cpu|cpu|Add2~29_sumout ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[7]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[7]~8 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|E_alu_result[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N52
dffeas \u1|cpu|cpu|W_alu_result[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [43] = ( \u1|cpu|cpu|F_pc [5] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) # ( !\u1|cpu|cpu|F_pc [5] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [7] & 
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) ) # ( \u1|cpu|cpu|F_pc [5] & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [7] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) ) # ( !\u1|cpu|cpu|F_pc [5] 
// & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [7] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [7]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|F_pc [5]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 64'h050505050505FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[8]~6 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[8]~6_combout  = ( \u1|cpu|cpu|E_src2 [8] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [8]))) ) ) # ( !\u1|cpu|cpu|E_src2 [8] & ( (!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|R_logic_op 
// [0] & !\u1|cpu|cpu|E_src1 [8])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [8]))) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|R_logic_op [1]),
	.datad(!\u1|cpu|cpu|E_src1 [8]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[8]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[8]~6 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \u1|cpu|cpu|E_logic_result[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[8]~7 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[8]~7_combout  = ( \u1|cpu|cpu|Add2~25_sumout  & ( \u1|cpu|cpu|E_shift_rot_result [8] & ( (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # ((\u1|cpu|cpu|R_ctrl_shift_rot~q ) # (\u1|cpu|cpu|E_logic_result[8]~6_combout )) ) ) ) # ( 
// !\u1|cpu|cpu|Add2~25_sumout  & ( \u1|cpu|cpu|E_shift_rot_result [8] & ( ((\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & \u1|cpu|cpu|E_logic_result[8]~6_combout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \u1|cpu|cpu|Add2~25_sumout  & ( 
// !\u1|cpu|cpu|E_shift_rot_result [8] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # (\u1|cpu|cpu|E_logic_result[8]~6_combout ))) ) ) ) # ( !\u1|cpu|cpu|Add2~25_sumout  & ( !\u1|cpu|cpu|E_shift_rot_result [8] & ( 
// (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & (\u1|cpu|cpu|E_logic_result[8]~6_combout  & !\u1|cpu|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|E_logic_result[8]~6_combout ),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add2~25_sumout ),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[8]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[8]~7 .lut_mask = 64'h1010B0B01F1FBFBF;
defparam \u1|cpu|cpu|E_alu_result[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N26
dffeas \u1|cpu|cpu|W_alu_result[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [44] = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \u1|cpu|cpu|F_pc [6] ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \u1|cpu|cpu|F_pc [6] & ( 
// (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|W_alu_result [8]) ) ) ) # ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( !\u1|cpu|cpu|F_pc [6] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|W_alu_result [8]) 
// ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( !\u1|cpu|cpu|F_pc [6] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|W_alu_result [8]) ) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u1|cpu|cpu|W_alu_result [8]),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.dataf(!\u1|cpu|cpu|F_pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 64'h030303030303FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[9]~5 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[9]~5_combout  = ( \u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|E_src2 [9] & ((\u1|cpu|cpu|E_src1 [9]))) # (\u1|cpu|cpu|E_src2 [9] & ((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [9]))) ) ) # ( !\u1|cpu|cpu|R_logic_op [1] 
// & ( (!\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|E_src2 [9] & !\u1|cpu|cpu|E_src1 [9])) # (\u1|cpu|cpu|R_logic_op [0] & (\u1|cpu|cpu|E_src2 [9] & \u1|cpu|cpu|E_src1 [9])) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src2 [9]),
	.datad(!\u1|cpu|cpu|E_src1 [9]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[9]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[9]~5 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \u1|cpu|cpu|E_logic_result[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[9]~6 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[9]~6_combout  = ( \u1|cpu|cpu|Add2~21_sumout  & ( \u1|cpu|cpu|E_shift_rot_result [9] & ( (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # ((\u1|cpu|cpu|E_logic_result[9]~5_combout ) # (\u1|cpu|cpu|R_ctrl_shift_rot~q )) ) ) ) # ( 
// !\u1|cpu|cpu|Add2~21_sumout  & ( \u1|cpu|cpu|E_shift_rot_result [9] & ( ((\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & \u1|cpu|cpu|E_logic_result[9]~5_combout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \u1|cpu|cpu|Add2~21_sumout  & ( 
// !\u1|cpu|cpu|E_shift_rot_result [9] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # (\u1|cpu|cpu|E_logic_result[9]~5_combout ))) ) ) ) # ( !\u1|cpu|cpu|Add2~21_sumout  & ( !\u1|cpu|cpu|E_shift_rot_result [9] & ( 
// (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & \u1|cpu|cpu|E_logic_result[9]~5_combout )) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\u1|cpu|cpu|E_logic_result[9]~5_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add2~21_sumout ),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[9]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[9]~6 .lut_mask = 64'h04048C8C3737BFBF;
defparam \u1|cpu|cpu|E_alu_result[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N55
dffeas \u1|cpu|cpu|W_alu_result[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [45] = ( \u1|cpu|cpu|W_alu_result [9] & ( ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|cpu|cpu|F_pc [7])) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( !\u1|cpu|cpu|W_alu_result [9] & 
// ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|cpu|cpu|F_pc [7]) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u1|cpu|cpu|F_pc [7]),
	.datae(!\u1|cpu|cpu|W_alu_result [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 64'h00550F5F00550F5F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|Add0~25 (
// Equation(s):
// \u1|cpu|cpu|Add0~25_sumout  = SUM(( \u1|cpu|cpu|F_pc [6] ) + ( GND ) + ( \u1|cpu|cpu|Add0~30  ))
// \u1|cpu|cpu|Add0~26  = CARRY(( \u1|cpu|cpu|F_pc [6] ) + ( GND ) + ( \u1|cpu|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~25_sumout ),
	.cout(\u1|cpu|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~25 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|cpu|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|Add0~21 (
// Equation(s):
// \u1|cpu|cpu|Add0~21_sumout  = SUM(( \u1|cpu|cpu|F_pc [7] ) + ( GND ) + ( \u1|cpu|cpu|Add0~26  ))
// \u1|cpu|cpu|Add0~22  = CARRY(( \u1|cpu|cpu|F_pc [7] ) + ( GND ) + ( \u1|cpu|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~21_sumout ),
	.cout(\u1|cpu|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~21 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|Add0~17 (
// Equation(s):
// \u1|cpu|cpu|Add0~17_sumout  = SUM(( \u1|cpu|cpu|F_pc [8] ) + ( GND ) + ( \u1|cpu|cpu|Add0~22  ))
// \u1|cpu|cpu|Add0~18  = CARRY(( \u1|cpu|cpu|F_pc [8] ) + ( GND ) + ( \u1|cpu|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~17_sumout ),
	.cout(\u1|cpu|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~17 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[10]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[10]~feeder_combout  = \u1|cpu|cpu|D_iw [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout  = ( \u1|cpu|cpu|d_read~q  & ( !\u1|mm_interconnect_0|rsp_mux|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \u1|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\u1|cpu|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \u1|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N26
dffeas \u1|cpu|cpu|av_ld_align_cycle[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \u1|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout  = (!\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & (!\u1|cpu|cpu|av_ld_align_cycle [0] $ (!\u1|cpu|cpu|av_ld_align_cycle [1])))

	.dataa(!\u1|cpu|cpu|av_ld_align_cycle [0]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\u1|cpu|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h50A050A050A050A0;
defparam \u1|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N43
dffeas \u1|cpu|cpu|av_ld_align_cycle[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout  = (\u1|cpu|cpu|av_ld_align_cycle [1] & (!\u1|cpu|cpu|av_ld_align_cycle [0] $ (((!\u1|cpu|cpu|D_ctrl_mem16~0_combout ) # (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q )))))

	.dataa(!\u1|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|av_ld_align_cycle [0]),
	.datad(!\u1|cpu|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h004B004B004B004B;
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_mem32~0_combout  = ( \u1|cpu|cpu|D_iw [0] & ( (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\u1|cpu|cpu|D_iw [2] & !\u1|cpu|cpu|D_iw [3])) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [2]),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0000000003000300;
defparam \u1|cpu|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \u1|cpu|cpu|av_ld_aligning_data_nxt~2_combout  = ( \u1|cpu|cpu|D_ctrl_mem32~0_combout  & ( (!\u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & \u1|cpu|cpu|av_ld_aligning_data~q ) ) ) # ( !\u1|cpu|cpu|D_ctrl_mem32~0_combout  & ( 
// (!\u1|cpu|cpu|av_ld_aligning_data~q  & (\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout )) # (\u1|cpu|cpu|av_ld_aligning_data~q  & ((!\u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout ))) ) )

	.dataa(!\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datad(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~2 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 64'h55F055F000F000F0;
defparam \u1|cpu|cpu|av_ld_aligning_data_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N41
dffeas \u1|cpu|cpu|av_ld_aligning_data (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N52
dffeas \u1|jtag_uart|av_waitrequest~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|av_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|av_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|av_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \u1|jtag_uart|av_waitrequest~0 (
// Equation(s):
// \u1|jtag_uart|av_waitrequest~0_combout  = ( !\u1|jtag_uart|av_waitrequest~DUPLICATE_q  & ( \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( (\u1|cpu|cpu|d_write~q  & (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & 
// !\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q )) ) ) ) # ( !\u1|jtag_uart|av_waitrequest~DUPLICATE_q  & ( !\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( 
// (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & (((\u1|cpu|cpu|d_write~q  & !\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q )) # (\u1|cpu|cpu|d_read~q ))) ) ) )

	.dataa(!\u1|cpu|cpu|d_read~q ),
	.datab(!\u1|cpu|cpu|d_write~q ),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datae(!\u1|jtag_uart|av_waitrequest~DUPLICATE_q ),
	.dataf(!\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|av_waitrequest~0 .extended_lut = "off";
defparam \u1|jtag_uart|av_waitrequest~0 .lut_mask = 64'h0705000003000000;
defparam \u1|jtag_uart|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \u1|jtag_uart|ien_AE~0 (
// Equation(s):
// \u1|jtag_uart|ien_AE~0_combout  = ( \u1|jtag_uart|av_waitrequest~0_combout  & ( \u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\u1|sys_clk_timer|period_l_wr_strobe~0_combout  
// & \u1|mm_interconnect_0|router|Equal3~1_combout )) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(gnd),
	.datae(!\u1|jtag_uart|av_waitrequest~0_combout ),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|ien_AE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|ien_AE~0 .extended_lut = "off";
defparam \u1|jtag_uart|ien_AE~0 .lut_mask = 64'h0000000000000202;
defparam \u1|jtag_uart|ien_AE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N53
dffeas \u1|jtag_uart|ien_AF (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|ien_AF .is_wysiwyg = "true";
defparam \u1|jtag_uart|ien_AF .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0001000132320000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 .lut_mask = 64'h05050F0F00000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N35
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h0007000700000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 .lut_mask = 64'h0202020202020602;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .lut_mask = 64'h2272227227772777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .lut_mask = 64'h00AA00AA000A000A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .lut_mask = 64'h3000300030003000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .lut_mask = 64'h0303030300440000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .lut_mask = 64'h000000000F070F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .lut_mask = 64'h3737FFFFBFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~1 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~1 .extended_lut = "on";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~1 .lut_mask = 64'h0000FCFF1000FCFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N2
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3]~feeder .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N52
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~0 .lut_mask = 64'hFFF7FFF7F0F0F0F0;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N8
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N55
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1 .lut_mask = 64'h0000010000000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N20
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~1 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~feeder .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0 .lut_mask = 64'h0000001000000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N16
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N29
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N56
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write2 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~0 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datab(gnd),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|jtag_uart|t_dav~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N20
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~0 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(gnd),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~0 .lut_mask = 64'h0F000F00AFAFAFAF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~0 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datab(!\u1|jtag_uart|t_dav~q ),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~0 .lut_mask = 64'h0004000F0000000F;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N26
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \u1|jtag_uart|wr_rfifo (
// Equation(s):
// \u1|jtag_uart|wr_rfifo~combout  = (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|wr_rfifo~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|wr_rfifo .extended_lut = "off";
defparam \u1|jtag_uart|wr_rfifo .lut_mask = 64'h4444444444444444;
defparam \u1|jtag_uart|wr_rfifo .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N55
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \u1|jtag_uart|fifo_rd~0 (
// Equation(s):
// \u1|jtag_uart|fifo_rd~0_combout  = ( !\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( !\u1|jtag_uart|av_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|av_waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|fifo_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|fifo_rd~0 .extended_lut = "off";
defparam \u1|jtag_uart|fifo_rd~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u1|jtag_uart|fifo_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\u1|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N35
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N21
cyclonev_lcell_comb \u1|jtag_uart|rvalid~0 (
// Equation(s):
// \u1|jtag_uart|rvalid~0_combout  = ( \u1|jtag_uart|fifo_rd~0_combout  & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout )) ) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datae(!\u1|jtag_uart|fifo_rd~0_combout ),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|rvalid~0 .extended_lut = "off";
defparam \u1|jtag_uart|rvalid~0 .lut_mask = 64'h0000001100000000;
defparam \u1|jtag_uart|rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|wr_rfifo~combout ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N37
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\u1|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N40
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(!\u1|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N43
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N45
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\u1|jtag_uart|wr_rfifo~combout  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\u1|jtag_uart|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N46
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) # ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (((\u1|jtag_uart|wr_rfifo~combout ) # 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) # (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) ) )

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(!\u1|jtag_uart|wr_rfifo~combout ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// ((((\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ))) ) ) # ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( ((!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # 
// ((!\u1|jtag_uart|rvalid~0_combout ) # ((\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ) # (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )))) # 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) ) )

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\u1|jtag_uart|rvalid~0_combout ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.datag(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "on";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h0FFFFDFF0FFFFFFF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \u1|mm_interconnect_0|router|Equal3~1_combout  & ( 
// !\u1|jtag_uart|wr_rfifo~combout  $ (((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # ((!\u1|jtag_uart|fifo_rd~0_combout ) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) ) ) ) # ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \u1|mm_interconnect_0|router|Equal3~1_combout  
// & ( \u1|jtag_uart|wr_rfifo~combout  ) ) ) # ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\u1|mm_interconnect_0|router|Equal3~1_combout  & ( \u1|jtag_uart|wr_rfifo~combout  ) ) ) # ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\u1|mm_interconnect_0|router|Equal3~1_combout  & ( \u1|jtag_uart|wr_rfifo~combout  ) ) )

	.dataa(!\u1|jtag_uart|wr_rfifo~combout ),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u1|jtag_uart|fifo_rd~0_combout ),
	.datae(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .lut_mask = 64'h5555555555555565;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N32
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N34
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]))) ) )

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N0
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( 
// (!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ((!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ) # 
// ((!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ) # 
// (!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q )))) ) ) # ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'hCCCCCCCCCCC8CCC8;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( \u1|jtag_uart|fifo_rd~0_combout  & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  ) ) ) # ( !\u1|jtag_uart|fifo_rd~0_combout  & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  ) ) ) # ( \u1|jtag_uart|fifo_rd~0_combout  & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # ((!\u1|mm_interconnect_0|router|Equal3~1_combout 
// ) # (!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) ) ) ) # ( !\u1|jtag_uart|fifo_rd~0_combout  & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(!\u1|jtag_uart|fifo_rd~0_combout ),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'hF0F0F0E0F0F0F0F0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N8
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N22
dffeas \u1|jtag_uart|t_dav (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|t_dav .is_wysiwyg = "true";
defparam \u1|jtag_uart|t_dav .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N53
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~0 .lut_mask = 64'h00002020FFFFDFDF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N52
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N17
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N58
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate2 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~1 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~0 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datab(!\u1|jtag_uart|t_dav~q ),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~1_combout ),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~0 .lut_mask = 64'h000F0B0F000F0F0F;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N14
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N27
cyclonev_lcell_comb \u1|jtag_uart|fifo_rd~1 (
// Equation(s):
// \u1|jtag_uart|fifo_rd~1_combout  = ( \u1|jtag_uart|fifo_rd~0_combout  & ( (\u1|mm_interconnect_0|router|Equal3~1_combout  & (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|fifo_rd~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|fifo_rd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|fifo_rd~1 .extended_lut = "off";
defparam \u1|jtag_uart|fifo_rd~1 .lut_mask = 64'h0000000010101010;
defparam \u1|jtag_uart|fifo_rd~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \u1|jtag_uart|read_0 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|fifo_rd~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|read_0 .is_wysiwyg = "true";
defparam \u1|jtag_uart|read_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \u1|jtag_uart|pause_irq~0 (
// Equation(s):
// \u1|jtag_uart|pause_irq~0_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( ((!\u1|jtag_uart|read_0~q  & \u1|jtag_uart|pause_irq~q )) # 
// (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ) ) ) # ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\u1|jtag_uart|read_0~q  & \u1|jtag_uart|pause_irq~q ) ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.datab(gnd),
	.datac(!\u1|jtag_uart|read_0~q ),
	.datad(!\u1|jtag_uart|pause_irq~q ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|pause_irq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|pause_irq~0 .extended_lut = "off";
defparam \u1|jtag_uart|pause_irq~0 .lut_mask = 64'h00F000F055F555F5;
defparam \u1|jtag_uart|pause_irq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \u1|jtag_uart|pause_irq (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|pause_irq .is_wysiwyg = "true";
defparam \u1|jtag_uart|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N30
cyclonev_lcell_comb \u1|jtag_uart|Add0~21 (
// Equation(s):
// \u1|jtag_uart|Add0~21_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q  ) + ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( !VCC ))
// \u1|jtag_uart|Add0~22  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q  ) + ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add0~21_sumout ),
	.cout(\u1|jtag_uart|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add0~21 .extended_lut = "off";
defparam \u1|jtag_uart|Add0~21 .lut_mask = 64'h000033330000F0F0;
defparam \u1|jtag_uart|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N33
cyclonev_lcell_comb \u1|jtag_uart|Add0~25 (
// Equation(s):
// \u1|jtag_uart|Add0~25_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \u1|jtag_uart|Add0~22  ))
// \u1|jtag_uart|Add0~26  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \u1|jtag_uart|Add0~22  ))

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add0~25_sumout ),
	.cout(\u1|jtag_uart|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add0~25 .extended_lut = "off";
defparam \u1|jtag_uart|Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u1|jtag_uart|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N36
cyclonev_lcell_comb \u1|jtag_uart|Add0~17 (
// Equation(s):
// \u1|jtag_uart|Add0~17_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \u1|jtag_uart|Add0~26  ))
// \u1|jtag_uart|Add0~18  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \u1|jtag_uart|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add0~17_sumout ),
	.cout(\u1|jtag_uart|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add0~17 .extended_lut = "off";
defparam \u1|jtag_uart|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u1|jtag_uart|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N39
cyclonev_lcell_comb \u1|jtag_uart|Add0~1 (
// Equation(s):
// \u1|jtag_uart|Add0~1_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \u1|jtag_uart|Add0~18  ))
// \u1|jtag_uart|Add0~2  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \u1|jtag_uart|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add0~1_sumout ),
	.cout(\u1|jtag_uart|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add0~1 .extended_lut = "off";
defparam \u1|jtag_uart|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u1|jtag_uart|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N42
cyclonev_lcell_comb \u1|jtag_uart|Add0~5 (
// Equation(s):
// \u1|jtag_uart|Add0~5_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \u1|jtag_uart|Add0~2  ))
// \u1|jtag_uart|Add0~6  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \u1|jtag_uart|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add0~5_sumout ),
	.cout(\u1|jtag_uart|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add0~5 .extended_lut = "off";
defparam \u1|jtag_uart|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u1|jtag_uart|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N45
cyclonev_lcell_comb \u1|jtag_uart|Add0~9 (
// Equation(s):
// \u1|jtag_uart|Add0~9_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \u1|jtag_uart|Add0~6  ))
// \u1|jtag_uart|Add0~10  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \u1|jtag_uart|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add0~9_sumout ),
	.cout(\u1|jtag_uart|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add0~9 .extended_lut = "off";
defparam \u1|jtag_uart|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \u1|jtag_uart|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N48
cyclonev_lcell_comb \u1|jtag_uart|Add0~13 (
// Equation(s):
// \u1|jtag_uart|Add0~13_sumout  = SUM(( VCC ) + ( GND ) + ( \u1|jtag_uart|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add0~13 .extended_lut = "off";
defparam \u1|jtag_uart|Add0~13 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \u1|jtag_uart|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \u1|jtag_uart|LessThan1~0 (
// Equation(s):
// \u1|jtag_uart|LessThan1~0_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q  & ( \u1|jtag_uart|Add0~17_sumout  ) ) # ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q  & ( (\u1|jtag_uart|Add0~17_sumout  & ((\u1|jtag_uart|Add0~25_sumout ) # (\u1|jtag_uart|Add0~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\u1|jtag_uart|Add0~21_sumout ),
	.datac(!\u1|jtag_uart|Add0~25_sumout ),
	.datad(!\u1|jtag_uart|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|LessThan1~0 .extended_lut = "off";
defparam \u1|jtag_uart|LessThan1~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \u1|jtag_uart|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N24
cyclonev_lcell_comb \u1|jtag_uart|LessThan1~1 (
// Equation(s):
// \u1|jtag_uart|LessThan1~1_combout  = ( !\u1|jtag_uart|Add0~1_sumout  & ( (!\u1|jtag_uart|Add0~13_sumout  & (!\u1|jtag_uart|Add0~5_sumout  & (!\u1|jtag_uart|LessThan1~0_combout  & !\u1|jtag_uart|Add0~9_sumout ))) ) )

	.dataa(!\u1|jtag_uart|Add0~13_sumout ),
	.datab(!\u1|jtag_uart|Add0~5_sumout ),
	.datac(!\u1|jtag_uart|LessThan1~0_combout ),
	.datad(!\u1|jtag_uart|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|LessThan1~1 .extended_lut = "off";
defparam \u1|jtag_uart|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \u1|jtag_uart|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \u1|jtag_uart|fifo_AF (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|fifo_AF .is_wysiwyg = "true";
defparam \u1|jtag_uart|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N57
cyclonev_lcell_comb \u1|jtag_uart|av_readdata[8]~0 (
// Equation(s):
// \u1|jtag_uart|av_readdata[8]~0_combout  = ( \u1|jtag_uart|fifo_AF~q  & ( \u1|jtag_uart|ien_AF~q  ) ) # ( !\u1|jtag_uart|fifo_AF~q  & ( (\u1|jtag_uart|ien_AF~q  & \u1|jtag_uart|pause_irq~q ) ) )

	.dataa(!\u1|jtag_uart|ien_AF~q ),
	.datab(gnd),
	.datac(!\u1|jtag_uart|pause_irq~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|fifo_AF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|av_readdata[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|av_readdata[8]~0 .extended_lut = "off";
defparam \u1|jtag_uart|av_readdata[8]~0 .lut_mask = 64'h0505050555555555;
defparam \u1|jtag_uart|av_readdata[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N58
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N21
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_register[11]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_h_register[11]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_register[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[11]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_register[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_h_register[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_wr_strobe~2 (
// Equation(s):
// \u1|sys_clk_timer|period_l_wr_strobe~2_combout  = ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1] & (\u1|cpu|cpu|d_write~q  & 
// !\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q )) ) )

	.dataa(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_write~q ),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_wr_strobe~2 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_wr_strobe~2 .lut_mask = 64'h0A000A0000000000;
defparam \u1|sys_clk_timer|period_l_wr_strobe~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N21
cyclonev_lcell_comb \u1|sys_clk_timer|Equal6~1 (
// Equation(s):
// \u1|sys_clk_timer|Equal6~1_combout  = ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & \u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|W_alu_result [4]),
	.datac(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal6~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal6~1 .lut_mask = 64'h000000000C0C0C0C;
defparam \u1|sys_clk_timer|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N24
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_wr_strobe (
// Equation(s):
// \u1|sys_clk_timer|period_h_wr_strobe~combout  = ( \u1|sys_clk_timer|Equal6~1_combout  & ( (\u1|sys_clk_timer|period_l_wr_strobe~2_combout  & (\u1|sys_clk_timer|period_l_wr_strobe~1_combout  & \u1|mm_interconnect_0|router|Equal2~1_combout )) ) )

	.dataa(!\u1|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datab(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_wr_strobe .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_wr_strobe .lut_mask = 64'h0000000001010101;
defparam \u1|sys_clk_timer|period_h_wr_strobe .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \u1|sys_clk_timer|period_h_register[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[11] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N51
cyclonev_lcell_comb \u1|sys_clk_timer|force_reload~0 (
// Equation(s):
// \u1|sys_clk_timer|force_reload~0_combout  = ( !\u1|cpu|cpu|W_alu_result [4] & ( (\u1|sys_clk_timer|period_l_wr_strobe~2_combout  & (\u1|cpu|cpu|W_alu_result [3] & (\u1|mm_interconnect_0|router|Equal2~1_combout  & 
// \u1|sys_clk_timer|period_l_wr_strobe~1_combout ))) ) )

	.dataa(!\u1|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datab(!\u1|cpu|cpu|W_alu_result [3]),
	.datac(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|force_reload~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|force_reload~0 .lut_mask = 64'h0001000100000000;
defparam \u1|sys_clk_timer|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N53
dffeas \u1|sys_clk_timer|force_reload (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|force_reload .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|force_reload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N39
cyclonev_lcell_comb \u1|sys_clk_timer|Equal6~0 (
// Equation(s):
// \u1|sys_clk_timer|Equal6~0_combout  = (!\u1|cpu|cpu|W_alu_result [3] & !\u1|cpu|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_alu_result [3]),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal6~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal6~0 .lut_mask = 64'hF000F000F000F000;
defparam \u1|sys_clk_timer|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \u1|sys_clk_timer|control_wr_strobe (
// Equation(s):
// \u1|sys_clk_timer|control_wr_strobe~combout  = ( \u1|sys_clk_timer|period_l_wr_strobe~2_combout  & ( (\u1|sys_clk_timer|Equal6~0_combout  & (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|mm_interconnect_0|router|Equal2~1_combout  & 
// \u1|sys_clk_timer|period_l_wr_strobe~1_combout ))) ) )

	.dataa(!\u1|sys_clk_timer|Equal6~0_combout ),
	.datab(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datac(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|control_wr_strobe~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|control_wr_strobe .extended_lut = "off";
defparam \u1|sys_clk_timer|control_wr_strobe .lut_mask = 64'h0000000000010001;
defparam \u1|sys_clk_timer|control_wr_strobe .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \u1|sys_clk_timer|control_register[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|control_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|control_register[1] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|control_register[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N54
cyclonev_lcell_comb \u1|sys_clk_timer|counter_is_running~0 (
// Equation(s):
// \u1|sys_clk_timer|counter_is_running~0_combout  = (!\u1|sys_clk_timer|force_reload~q  & \u1|sys_clk_timer|counter_is_running~q )

	.dataa(!\u1|sys_clk_timer|force_reload~q ),
	.datab(!\u1|sys_clk_timer|counter_is_running~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_is_running~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_is_running~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_is_running~0 .lut_mask = 64'h2222222222222222;
defparam \u1|sys_clk_timer|counter_is_running~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N6
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[5]~4 (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[5]~4_combout  = !\u1|cpu|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|d_writedata [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[5]~4 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[5]~4 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u1|sys_clk_timer|period_l_register[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N51
cyclonev_lcell_comb \u1|sys_clk_timer|Equal6~2 (
// Equation(s):
// \u1|sys_clk_timer|Equal6~2_combout  = ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & !\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|W_alu_result [4]),
	.datac(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal6~2 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal6~2 .lut_mask = 64'h00000000C0C0C0C0;
defparam \u1|sys_clk_timer|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N27
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_wr_strobe (
// Equation(s):
// \u1|sys_clk_timer|period_l_wr_strobe~combout  = ( \u1|sys_clk_timer|Equal6~2_combout  & ( (\u1|sys_clk_timer|period_l_wr_strobe~2_combout  & (\u1|sys_clk_timer|period_l_wr_strobe~1_combout  & \u1|mm_interconnect_0|router|Equal2~1_combout )) ) )

	.dataa(!\u1|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_wr_strobe .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_wr_strobe .lut_mask = 64'h0000000000050005;
defparam \u1|sys_clk_timer|period_l_wr_strobe .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N7
dffeas \u1|sys_clk_timer|period_l_register[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[5] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N27
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[0]~7 (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[0]~7_combout  = ( !\u1|cpu|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[0]~7 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[0]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|sys_clk_timer|period_l_register[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N28
dffeas \u1|sys_clk_timer|period_l_register[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[0] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N0
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~125 (
// Equation(s):
// \u1|sys_clk_timer|Add0~125_sumout  = SUM(( !\u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u1|sys_clk_timer|Add0~126  = CARRY(( !\u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~125_sumout ),
	.cout(\u1|sys_clk_timer|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~125 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~125 .lut_mask = 64'h000000000000CCCC;
defparam \u1|sys_clk_timer|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N18
cyclonev_lcell_comb \u1|sys_clk_timer|internal_counter~7 (
// Equation(s):
// \u1|sys_clk_timer|internal_counter~7_combout  = ( \u1|sys_clk_timer|always0~0_combout  & ( \u1|sys_clk_timer|period_l_register [0] ) ) # ( !\u1|sys_clk_timer|always0~0_combout  & ( !\u1|sys_clk_timer|Add0~125_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|period_l_register [0]),
	.datad(!\u1|sys_clk_timer|Add0~125_sumout ),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter~7 .extended_lut = "off";
defparam \u1|sys_clk_timer|internal_counter~7 .lut_mask = 64'hFF00FF000F0F0F0F;
defparam \u1|sys_clk_timer|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \u1|sys_clk_timer|internal_counter[0]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N3
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~121 (
// Equation(s):
// \u1|sys_clk_timer|Add0~121_sumout  = SUM(( !\u1|sys_clk_timer|internal_counter [1] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~126  ))
// \u1|sys_clk_timer|Add0~122  = CARRY(( !\u1|sys_clk_timer|internal_counter [1] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~121_sumout ),
	.cout(\u1|sys_clk_timer|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~121 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~121 .lut_mask = 64'h000000000000F0F0;
defparam \u1|sys_clk_timer|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N24
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[1]~6 (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[1]~6_combout  = ( !\u1|cpu|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[1]~6 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[1]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|sys_clk_timer|period_l_register[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N26
dffeas \u1|sys_clk_timer|period_l_register[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[1] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N0
cyclonev_lcell_comb \u1|sys_clk_timer|internal_counter~6 (
// Equation(s):
// \u1|sys_clk_timer|internal_counter~6_combout  = ( \u1|sys_clk_timer|period_l_register [1] & ( (!\u1|sys_clk_timer|Add0~121_sumout ) # (\u1|sys_clk_timer|always0~0_combout ) ) ) # ( !\u1|sys_clk_timer|period_l_register [1] & ( 
// (!\u1|sys_clk_timer|always0~0_combout  & !\u1|sys_clk_timer|Add0~121_sumout ) ) )

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|always0~0_combout ),
	.datac(!\u1|sys_clk_timer|Add0~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|period_l_register [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter~6 .extended_lut = "off";
defparam \u1|sys_clk_timer|internal_counter~6 .lut_mask = 64'hC0C0C0C0F3F3F3F3;
defparam \u1|sys_clk_timer|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \u1|sys_clk_timer|internal_counter[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[1] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N6
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~117 (
// Equation(s):
// \u1|sys_clk_timer|Add0~117_sumout  = SUM(( !\u1|sys_clk_timer|internal_counter [2] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~122  ))
// \u1|sys_clk_timer|Add0~118  = CARRY(( !\u1|sys_clk_timer|internal_counter [2] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~122  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~117_sumout ),
	.cout(\u1|sys_clk_timer|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~117 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~117 .lut_mask = 64'h000000000000CCCC;
defparam \u1|sys_clk_timer|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~29 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~29_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [8] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~26  ))
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~30  = CARRY(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [8] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~29_sumout ),
	.cout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~29 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34]

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~33 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~33_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [9] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~30  ))
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~34  = CARRY(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [9] ) + ( GND ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~33_sumout ),
	.cout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~33 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N31
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q  ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q )))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0] & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo 
// [35])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0] & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ))))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1 .lut_mask = 64'h10DF10DF00FF00FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~41_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [23] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [23])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [25])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [23] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [23])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [25])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [25]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~41 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~41 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21 .lut_mask = 64'h00000000FB00FB00;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19 .lut_mask = 64'h0000770000007300;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|r_sync_rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~0_combout  = (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [24] & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~q ))))

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 64'h30FA30FA30FA30FA;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N34
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~35_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [34] & ( ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~q )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [34] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout  & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~q )) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~35 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~35 .lut_mask = 64'h003000300F3F0F3F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N8
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~33_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [45] = ( \u1|cpu|cpu|F_pc [7] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) # ( !\u1|cpu|cpu|F_pc [7] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [9] & 
// \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) ) # ( \u1|cpu|cpu|F_pc [7] & ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [9] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) ) # 
// ( !\u1|cpu|cpu|F_pc [7] & ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [9] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [9]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|F_pc [7]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[45] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[45] .lut_mask = 64'h050505050505FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [9] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [7] ) 
// )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \u1|cpu|cpu|Add2~118 (
// Equation(s):
// \u1|cpu|cpu|Add2~118_cout  = CARRY(( \u1|cpu|cpu|E_alu_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u1|cpu|cpu|Add2~118_cout ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~118 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~118 .lut_mask = 64'h0000000000003333;
defparam \u1|cpu|cpu|Add2~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \u1|cpu|cpu|Add2~105 (
// Equation(s):
// \u1|cpu|cpu|Add2~105_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [0]) ) + ( \u1|cpu|cpu|E_src1 [0] ) + ( \u1|cpu|cpu|Add2~118_cout  ))
// \u1|cpu|cpu|Add2~106  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [0]) ) + ( \u1|cpu|cpu|E_src1 [0] ) + ( \u1|cpu|cpu|Add2~118_cout  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src1 [0]),
	.datad(!\u1|cpu|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~105_sumout ),
	.cout(\u1|cpu|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~105 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~105 .lut_mask = 64'h0000F0F0000033CC;
defparam \u1|cpu|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[10]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[10]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N16
dffeas \u1|cpu|cpu|d_writedata[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = ( \u1|cpu|cpu|d_writedata [10] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N28
dffeas \u1|cpu|cpu|F_pc[9]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|Add0~57 (
// Equation(s):
// \u1|cpu|cpu|Add0~57_sumout  = SUM(( \u1|cpu|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~18  ))
// \u1|cpu|cpu|Add0~58  = CARRY(( \u1|cpu|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~18  ))

	.dataa(!\u1|cpu|cpu|F_pc[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~57_sumout ),
	.cout(\u1|cpu|cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~57 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \u1|cpu|cpu|Add0~53 (
// Equation(s):
// \u1|cpu|cpu|Add0~53_sumout  = SUM(( \u1|cpu|cpu|F_pc [10] ) + ( GND ) + ( \u1|cpu|cpu|Add0~58  ))
// \u1|cpu|cpu|Add0~54  = CARRY(( \u1|cpu|cpu|F_pc [10] ) + ( GND ) + ( \u1|cpu|cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~53_sumout ),
	.cout(\u1|cpu|cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~53 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \u1|cpu|cpu|E_mem_byte_en[1]~1_combout  = (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|Add2~105_sumout  & !\u1|cpu|cpu|Add2~109_sumout )) # (\u1|cpu|cpu|D_ctrl_mem16~1_combout ))) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((!\u1|cpu|cpu|Add2~109_sumout ) # (!\u1|cpu|cpu|D_ctrl_mem16~1_combout ))))

	.dataa(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\u1|cpu|cpu|Add2~105_sumout ),
	.datac(!\u1|cpu|cpu|Add2~109_sumout ),
	.datad(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h75FA75FA75FA75FA;
defparam \u1|cpu|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N52
dffeas \u1|cpu|cpu|d_byteenable[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [33] = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( (\u1|cpu|cpu|d_byteenable [1]) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_byteenable [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[33] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[33] .lut_mask = 64'h555555555F5F5F5F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N5
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout  = (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [1]) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] & 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2 .lut_mask = 64'h3030000000000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N23
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N50
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N45
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u1|cpu|cpu|d_writedata [11])

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|d_writedata [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~7 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~7 .lut_mask = 64'h0303030303030303;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N46
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~6 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata 
// [11] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [11] ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata 
// [11] ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [11] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [11] 
// ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~6 .lut_mask = 64'h00005555FFFF5555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout  = ( \u1|cpu|cpu|d_writedata [12] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~8 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~8 .lut_mask = 64'h0000000055555555;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~7 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~7_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [12] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [12]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [12] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [12] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [12]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~7 .lut_mask = 64'h303030303F3F3F3F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|d_writedata [13]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~9 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~9 .lut_mask = 64'h0000000000FF00FF;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [18]

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[14]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[14]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \u1|jtag_uart|rvalid~1 (
// Equation(s):
// \u1|jtag_uart|rvalid~1_combout  = ( \u1|jtag_uart|rvalid~q  & ( \u1|jtag_uart|fifo_rd~0_combout  & ( ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # ((!\u1|mm_interconnect_0|router|Equal3~1_combout ) # 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) ) ) ) # ( !\u1|jtag_uart|rvalid~q  & ( \u1|jtag_uart|fifo_rd~0_combout  
// & ( (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) ) ) ) # ( \u1|jtag_uart|rvalid~q  & ( !\u1|jtag_uart|fifo_rd~0_combout  ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(!\u1|jtag_uart|rvalid~q ),
	.dataf(!\u1|jtag_uart|fifo_rd~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|rvalid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|rvalid~1 .extended_lut = "off";
defparam \u1|jtag_uart|rvalid~1 .lut_mask = 64'h0000FFFF0002FDFF;
defparam \u1|jtag_uart|rvalid~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \u1|jtag_uart|rvalid (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|rvalid~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|rvalid .is_wysiwyg = "true";
defparam \u1|jtag_uart|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N34
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|rvalid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N12
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~13 (
// Equation(s):
// \u1|sys_clk_timer|Add0~13_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [24] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~10  ))
// \u1|sys_clk_timer|Add0~14  = CARRY(( \u1|sys_clk_timer|internal_counter [24] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~10  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~13_sumout ),
	.cout(\u1|sys_clk_timer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~13 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \u1|sys_clk_timer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N15
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~17 (
// Equation(s):
// \u1|sys_clk_timer|Add0~17_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [25] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~14  ))
// \u1|sys_clk_timer|Add0~18  = CARRY(( \u1|sys_clk_timer|internal_counter [25] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~17_sumout ),
	.cout(\u1|sys_clk_timer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~17 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N9
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_register[9]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_h_register[9]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_register[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[9]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_register[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_h_register[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N10
dffeas \u1|sys_clk_timer|period_h_register[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[9] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N16
dffeas \u1|sys_clk_timer|internal_counter[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~17_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[25] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N18
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~25 (
// Equation(s):
// \u1|sys_clk_timer|Add0~25_sumout  = SUM(( \u1|sys_clk_timer|internal_counter[26]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~18  ))
// \u1|sys_clk_timer|Add0~26  = CARRY(( \u1|sys_clk_timer|internal_counter[26]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~18  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~25_sumout ),
	.cout(\u1|sys_clk_timer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~25 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \u1|sys_clk_timer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N49
dffeas \u1|sys_clk_timer|period_h_register[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[10] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \u1|sys_clk_timer|internal_counter[26]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~25_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[26]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N21
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~1 (
// Equation(s):
// \u1|sys_clk_timer|Add0~1_sumout  = SUM(( \u1|sys_clk_timer|internal_counter[27]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~26  ))
// \u1|sys_clk_timer|Add0~2  = CARRY(( \u1|sys_clk_timer|internal_counter[27]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~26  ))

	.dataa(!\u1|sys_clk_timer|internal_counter[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~1_sumout ),
	.cout(\u1|sys_clk_timer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \u1|sys_clk_timer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N24
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~89 (
// Equation(s):
// \u1|sys_clk_timer|Add0~89_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [28] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~2  ))
// \u1|sys_clk_timer|Add0~90  = CARRY(( \u1|sys_clk_timer|internal_counter [28] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~89_sumout ),
	.cout(\u1|sys_clk_timer|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~89 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \u1|sys_clk_timer|period_h_register[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[12] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \u1|sys_clk_timer|internal_counter[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~89_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[28] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N27
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~5 (
// Equation(s):
// \u1|sys_clk_timer|Add0~5_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [29] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~90  ))
// \u1|sys_clk_timer|Add0~6  = CARRY(( \u1|sys_clk_timer|internal_counter [29] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~5_sumout ),
	.cout(\u1|sys_clk_timer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~5 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N40
dffeas \u1|sys_clk_timer|period_h_register[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[13] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N28
dffeas \u1|sys_clk_timer|internal_counter[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~5_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[29] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N30
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~29 (
// Equation(s):
// \u1|sys_clk_timer|Add0~29_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [30] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~6  ))
// \u1|sys_clk_timer|Add0~30  = CARRY(( \u1|sys_clk_timer|internal_counter [30] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~6  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~29_sumout ),
	.cout(\u1|sys_clk_timer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~29 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \u1|sys_clk_timer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N8
dffeas \u1|sys_clk_timer|period_h_register[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[14] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N32
dffeas \u1|sys_clk_timer|internal_counter[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~29_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[30] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N33
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~21 (
// Equation(s):
// \u1|sys_clk_timer|Add0~21_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [31] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~30  ))

	.dataa(!\u1|sys_clk_timer|internal_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~21 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \u1|sys_clk_timer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_register[15]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_h_register[15]~feeder_combout  = \u1|cpu|cpu|d_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_writedata [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_register[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[15]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_register[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|sys_clk_timer|period_h_register[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N38
dffeas \u1|sys_clk_timer|period_h_register[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[15] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N35
dffeas \u1|sys_clk_timer|internal_counter[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~21_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[31] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[31]~feeder (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[31]~feeder_combout  = ( \u1|sys_clk_timer|internal_counter [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|internal_counter [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[31]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|counter_snapshot[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N48
cyclonev_lcell_comb \u1|sys_clk_timer|snap_strobe~0 (
// Equation(s):
// \u1|sys_clk_timer|snap_strobe~0_combout  = ( \u1|cpu|cpu|W_alu_result [4] & ( (\u1|sys_clk_timer|period_l_wr_strobe~2_combout  & (!\u1|cpu|cpu|W_alu_result [3] & (\u1|mm_interconnect_0|router|Equal2~1_combout  & 
// \u1|sys_clk_timer|period_l_wr_strobe~1_combout ))) ) )

	.dataa(!\u1|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datab(!\u1|cpu|cpu|W_alu_result [3]),
	.datac(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|snap_strobe~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|snap_strobe~0 .lut_mask = 64'h0000000000040004;
defparam \u1|sys_clk_timer|snap_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N14
dffeas \u1|sys_clk_timer|counter_snapshot[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[31] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N42
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[15]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[15]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[15]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_l_register[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N43
dffeas \u1|sys_clk_timer|period_l_register[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[15] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N46
dffeas \u1|sys_clk_timer|internal_counter[15]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~73_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N47
dffeas \u1|sys_clk_timer|counter_snapshot[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter[15]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[15] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[15]~13 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[15]~13_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( (\u1|cpu|cpu|W_alu_result [4] & (((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((\u1|sys_clk_timer|counter_snapshot [15]))) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (\u1|sys_clk_timer|counter_snapshot [31]))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & (((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|period_l_register [15])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  
// & ((\u1|sys_clk_timer|period_h_register [15])))))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [4]),
	.datab(!\u1|sys_clk_timer|counter_snapshot [31]),
	.datac(!\u1|sys_clk_timer|period_l_register [15]),
	.datad(!\u1|sys_clk_timer|period_h_register [15]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(!\u1|sys_clk_timer|counter_snapshot [15]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[15]~13 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[15]~13 .lut_mask = 64'h05050A0A111100AA;
defparam \u1|sys_clk_timer|read_mux_out[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \u1|sys_clk_timer|readdata[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[15]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[15] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N26
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N28
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N44
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15] & ( 
// (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]) # 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15] & 
// ( (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]) # (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]) # (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15] & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15] & ( (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]) # 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [15]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[0]~30 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[0]~30_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( (!\u1|cpu|cpu|E_src2 [0] & (\u1|cpu|cpu|E_src1 [0] & \u1|cpu|cpu|R_logic_op [1])) # (\u1|cpu|cpu|E_src2 [0] & (!\u1|cpu|cpu|E_src1 [0] $ (!\u1|cpu|cpu|R_logic_op [1]))) ) ) # ( 
// !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((\u1|cpu|cpu|E_src1 [0]) # (\u1|cpu|cpu|E_src2 [0]))) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_src2 [0]),
	.datac(!\u1|cpu|cpu|E_src1 [0]),
	.datad(!\u1|cpu|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[0]~30 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[0]~30 .lut_mask = 64'hC03FC03F033C033C;
defparam \u1|cpu|cpu|E_logic_result[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[0]~27 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[0]~27_combout  = ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( \u1|cpu|cpu|Add2~105_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & (\u1|cpu|cpu|E_logic_result[0]~30_combout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q  & 
// ((\u1|cpu|cpu|E_shift_rot_result [0]))) ) ) ) # ( !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( \u1|cpu|cpu|Add2~105_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q ) # (\u1|cpu|cpu|E_shift_rot_result [0]) ) ) ) # ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( 
// !\u1|cpu|cpu|Add2~105_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & (\u1|cpu|cpu|E_logic_result[0]~30_combout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((\u1|cpu|cpu|E_shift_rot_result [0]))) ) ) ) # ( !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( 
// !\u1|cpu|cpu|Add2~105_sumout  & ( (\u1|cpu|cpu|R_ctrl_shift_rot~q  & \u1|cpu|cpu|E_shift_rot_result [0]) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\u1|cpu|cpu|E_logic_result[0]~30_combout ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [0]),
	.datae(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[0]~27 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[0]~27 .lut_mask = 64'h00330C3FCCFF0C3F;
defparam \u1|cpu|cpu|E_alu_result[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N37
dffeas \u1|cpu|cpu|W_alu_result[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[0]~27_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [1] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [1] ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout  = ( \u1|cpu|cpu|d_writedata[2]~DUPLICATE_q  & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~3 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~3 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N43
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [3] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [3]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [3] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [3]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N8
dffeas \u1|cpu|cpu|d_writedata[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [4] ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|d_writedata [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~6 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~6 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5_combout  = (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata 
// [4]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [4]))

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [4]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5 .lut_mask = 64'h0F550F550F550F55;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_writedata [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~13 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N56
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [8] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [8])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [10])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [8] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [8]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [10])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [10]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45 .lut_mask = 64'h025702578ADF8ADF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9]~feeder_combout  = 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45_combout 

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N41
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N43
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~52_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [12] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [10])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [12] & ( 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [10])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [12] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [10]))) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [12] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [10])) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~52 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~52 .lut_mask = 64'h02028A8A5757DFDF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N53
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~48_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [9] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [11] & ( 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [9]) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [9] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [11] & ( 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [9] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [9] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [11] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [9]))) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [9] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [11] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [9] & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~48 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~48 .lut_mask = 64'h440044CC773377FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N5
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \u1|cpu|cpu|d_writedata[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout  = ( \u1|cpu|cpu|d_writedata [6] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~21 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~21 .lut_mask = 64'h0000555500005555;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N4
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [6] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [6] ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20 .lut_mask = 64'h5555555500FF00FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_writedata [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~26 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [7] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [7]) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [7] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [7]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q  & (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10 .lut_mask = 64'h0F880F880F440F44;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~6 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~6_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [29] & ( (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [29] & ( ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10_combout  & 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ) # (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [29] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10_combout ))) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [29] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10_combout  & 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ) # (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~10_combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~6 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~6 .lut_mask = 64'h0A080A2A5F5D5F7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~26_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [28] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [26]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [28] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [26])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~26 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~26 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N35
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[11]~25 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[11]~25_combout  = ( \u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE_q  ) ) # ( !\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [10] ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [10]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[11]~25 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[11]~25 .lut_mask = 64'h555555550F0F0F0F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N30
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N50
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N33
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|fifo_wr~q ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N36
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\u1|jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N37
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N39
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|fifo_wr~q ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N41
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N42
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\u1|jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N44
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N12
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// (!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) )

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'hA000A00000000000;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N15
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  & ( 
// (!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// \u1|jtag_uart|r_val~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\u1|jtag_uart|r_val~0_combout ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h00000000000C000C;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N9
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( (\u1|jtag_uart|fifo_wr~q ) # 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) # ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// ((\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\u1|jtag_uart|fifo_wr~q )) # (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) )

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(!\u1|jtag_uart|fifo_wr~q ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 64'h5FFF5FFF5F5F5F5F;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N0
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena~0 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datab(!\u1|jtag_uart|r_val~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena~0 .lut_mask = 64'h1111111111111111;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N2
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N4
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N7
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N9
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N10
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N13
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N16
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N32
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N35
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N40
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N46
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u1|jtag_uart|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(\CLK_25~inputCLKENA0_outclk ),
	.ena0(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\u1|jtag_uart|r_val~0_combout ),
	.ena2(\u1|jtag_uart|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\u1|rst_controller|r_sync_rst~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|cpu|cpu|d_writedata [7],\u1|cpu|cpu|d_writedata [6],\u1|cpu|cpu|d_writedata [5],\u1|cpu|cpu|d_writedata[4]~DUPLICATE_q ,\u1|cpu|cpu|d_writedata [3],
\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q ,\u1|cpu|cpu|d_writedata [1],\u1|cpu|cpu|d_writedata [0]}),
	.portaaddr({\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "system:u1|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~3 (
	.dataa(gnd),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~3 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~3 .lut_mask = 64'h333333330000FFFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N17
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N51
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~feeder .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N53
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N59
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read2 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~0 .lut_mask = 64'h0000000000F000F0;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [1]),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4 .lut_mask = 64'h0302030200000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [6]),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~12 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~12 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N11
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [5]),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~11 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~11 .lut_mask = 64'h0145014500000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [4]),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~10 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~10 .lut_mask = 64'h0A5F1B1B0A0A0A0A;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N44
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [3]),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~9 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~9 .lut_mask = 64'h10BA15BF00AA00AA;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [2]),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~8 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~8 .lut_mask = 64'h0415041500000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N50
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [1]),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~7 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~7 .lut_mask = 64'h0145014500000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N49
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rdata [0]),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~6 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~6 .lut_mask = 64'h00AA40EA04AE44EE;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N10
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~5 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~5 .lut_mask = 64'h0A0A4E0A0A4E4E4E;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N8
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N52
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~0 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [1]),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~0 .lut_mask = 64'h1110BBBA00000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~1 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~1 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~1 .lut_mask = 64'h03F3FFFF03F35555;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N14
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|count [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|state~q ),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 64'h00000010FFFFEFFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N20
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N54
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~1 (
	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE_q ),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read1~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|read2~q ),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~1 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~1 .lut_mask = 64'hFFFFFEEF00000000;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N56
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N3
cyclonev_lcell_comb \u1|jtag_uart|r_val~0 (
// Equation(s):
// \u1|jtag_uart|r_val~0_combout  = ( !\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q  & ( (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q ) # (!\u1|jtag_uart|r_val~q ))) ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datab(!\u1|jtag_uart|r_val~q ),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|r_val~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|r_val~0 .extended_lut = "off";
defparam \u1|jtag_uart|r_val~0 .lut_mask = 64'h0E0E0E0E00000000;
defparam \u1|jtag_uart|r_val~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N59
dffeas \u1|jtag_uart|r_val (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|r_val~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|r_val .is_wysiwyg = "true";
defparam \u1|jtag_uart|r_val .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N54
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~0 (
	.dataa(gnd),
	.datab(!\u1|jtag_uart|r_val~q ),
	.datac(gnd),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.datae(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~0 .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~0 .lut_mask = 64'hFF00CC00FF00CC00;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N56
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N27
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \u1|jtag_uart|fifo_wr~q  & ( (!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # 
// (((\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q  & \u1|jtag_uart|r_val~q )) # (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q )) ) ) # ( !\u1|jtag_uart|fifo_wr~q  & ( 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q  & ((!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q ) # (!\u1|jtag_uart|r_val~q 
// )))) ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\u1|jtag_uart|r_val~q ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|fifo_wr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h32003200CDFFCDFF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N32
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N35
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N43
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N21
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\u1|jtag_uart|fifo_wr~q  & \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ))) ) )

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\u1|jtag_uart|fifo_wr~q ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N48
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\u1|jtag_uart|r_val~0_combout  ) ) ) # ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (!\u1|jtag_uart|r_val~0_combout  & 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))) ) ) ) # ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\u1|jtag_uart|r_val~0_combout  ) ) )

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\u1|jtag_uart|r_val~0_combout ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000F0F00010F0F0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N49
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N6
cyclonev_lcell_comb \u1|jtag_uart|fifo_wr~0 (
// Equation(s):
// \u1|jtag_uart|fifo_wr~0_combout  = ( \u1|jtag_uart|av_waitrequest~0_combout  & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( (\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// (!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & (!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & \u1|sys_clk_timer|period_l_wr_strobe~0_combout ))) ) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datae(!\u1|jtag_uart|av_waitrequest~0_combout ),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|fifo_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|fifo_wr~0 .extended_lut = "off";
defparam \u1|jtag_uart|fifo_wr~0 .lut_mask = 64'h0000004000000000;
defparam \u1|jtag_uart|fifo_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N8
dffeas \u1|jtag_uart|fifo_wr (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|fifo_wr .is_wysiwyg = "true";
defparam \u1|jtag_uart|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N45
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\u1|jtag_uart|fifo_wr~q  ) + ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|fifo_wr~q ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00000F0F000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N46
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N40
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N34
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \u1|jtag_uart|Add1~9 (
// Equation(s):
// \u1|jtag_uart|Add1~9_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u1|jtag_uart|Add1~10  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add1~9_sumout ),
	.cout(\u1|jtag_uart|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add1~9 .extended_lut = "off";
defparam \u1|jtag_uart|Add1~9 .lut_mask = 64'h000000000000AAAA;
defparam \u1|jtag_uart|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N3
cyclonev_lcell_comb \u1|jtag_uart|Add1~13 (
// Equation(s):
// \u1|jtag_uart|Add1~13_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( \u1|jtag_uart|Add1~10  ))
// \u1|jtag_uart|Add1~14  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( \u1|jtag_uart|Add1~10  ))

	.dataa(gnd),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add1~13_sumout ),
	.cout(\u1|jtag_uart|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add1~13 .extended_lut = "off";
defparam \u1|jtag_uart|Add1~13 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u1|jtag_uart|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \u1|jtag_uart|Add1~17 (
// Equation(s):
// \u1|jtag_uart|Add1~17_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \u1|jtag_uart|Add1~14  ))
// \u1|jtag_uart|Add1~18  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \u1|jtag_uart|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add1~17_sumout ),
	.cout(\u1|jtag_uart|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add1~17 .extended_lut = "off";
defparam \u1|jtag_uart|Add1~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u1|jtag_uart|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N9
cyclonev_lcell_comb \u1|jtag_uart|Add1~21 (
// Equation(s):
// \u1|jtag_uart|Add1~21_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( \u1|jtag_uart|Add1~18  ))
// \u1|jtag_uart|Add1~22  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( \u1|jtag_uart|Add1~18  ))

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add1~21_sumout ),
	.cout(\u1|jtag_uart|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add1~21 .extended_lut = "off";
defparam \u1|jtag_uart|Add1~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u1|jtag_uart|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \u1|jtag_uart|Add1~25 (
// Equation(s):
// \u1|jtag_uart|Add1~25_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( \u1|jtag_uart|Add1~22  ))
// \u1|jtag_uart|Add1~26  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( \u1|jtag_uart|Add1~22  ))

	.dataa(gnd),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add1~25_sumout ),
	.cout(\u1|jtag_uart|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add1~25 .extended_lut = "off";
defparam \u1|jtag_uart|Add1~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u1|jtag_uart|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \u1|jtag_uart|Add1~1 (
// Equation(s):
// \u1|jtag_uart|Add1~1_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \u1|jtag_uart|Add1~26  ))
// \u1|jtag_uart|Add1~2  = CARRY(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \u1|jtag_uart|Add1~26  ))

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add1~1_sumout ),
	.cout(\u1|jtag_uart|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add1~1 .extended_lut = "off";
defparam \u1|jtag_uart|Add1~1 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u1|jtag_uart|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|Add1~1_sumout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout  = ( \u1|cpu|cpu|d_writedata [15] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~11 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~11 .lut_mask = 64'h0000555500005555;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N52
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~10 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout  = (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata 
// [15]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [15]))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~10 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout  = 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [21]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~15_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4]))))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21])) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21])) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datag(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~15 .extended_lut = "on";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 64'h11B11B1B11111B1B;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N38
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~43_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [18] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [18])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [20])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [18] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [18]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [20])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [20]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~43 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~43 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N56
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N5
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [19]

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[17]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[17]~feeder_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = ( \u1|cpu|cpu|d_writedata [14] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N3
cyclonev_lcell_comb \u1|cpu|cpu|Add0~49 (
// Equation(s):
// \u1|cpu|cpu|Add0~49_sumout  = SUM(( \u1|cpu|cpu|F_pc [11] ) + ( GND ) + ( \u1|cpu|cpu|Add0~54  ))
// \u1|cpu|cpu|Add0~50  = CARRY(( \u1|cpu|cpu|F_pc [11] ) + ( GND ) + ( \u1|cpu|cpu|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~49_sumout ),
	.cout(\u1|cpu|cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~49 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[18]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[18]~feeder_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|Add1~9_sumout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N34
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  = ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( ((\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16])) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8 .lut_mask = 64'h0505050505FF05FF;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[16]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[16]~feeder_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][85] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][85] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]) # (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][85]~q ) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][85]~q ) ) )

	.dataa(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][85]~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0_combout  = (!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0]) # (\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N35
dffeas \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][67] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3_combout  = ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & ( (!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][67]~q ) ) ) # ( !\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & ( (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][67]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = ( \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0] & ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67]~q  & ( 
// !\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85]~q  ) ) ) # ( \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0] & ( !\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85]~q ),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = ( \u1|cpu|cpu|d_writedata [25] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[21]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[21]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[10]~8 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[10]~8_combout  = ( \u1|cpu|cpu|D_iw [16] & ( ((!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # (\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|D_iw [21]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\u1|cpu|cpu|D_iw [16] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # 
// (\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|D_iw [21])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|D_iw [21]),
	.datac(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[10]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[10]~8 .lut_mask = 64'h02A202A257F757F7;
defparam \u1|cpu|cpu|R_src2_hi[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_logic~2 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_logic~2_combout  = ( !\u1|cpu|cpu|D_iw [1] & ( \u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw [5] & \u1|cpu|cpu|D_iw [2])) ) ) ) # ( !\u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [0] & 
// (!\u1|cpu|cpu|D_iw [5] & (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & \u1|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw [5]),
	.datac(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|D_iw [2]),
	.datae(!\u1|cpu|cpu|D_iw [1]),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_logic~2 .lut_mask = 64'h0008000000880000;
defparam \u1|cpu|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \u1|cpu|cpu|R_src2_use_imm~1_combout  & ( \u1|cpu|cpu|D_ctrl_logic~2_combout  ) ) # ( !\u1|cpu|cpu|R_src2_use_imm~1_combout  & ( \u1|cpu|cpu|D_ctrl_logic~2_combout  ) ) # ( 
// \u1|cpu|cpu|R_src2_use_imm~1_combout  & ( !\u1|cpu|cpu|D_ctrl_logic~2_combout  ) ) # ( !\u1|cpu|cpu|R_src2_use_imm~1_combout  & ( !\u1|cpu|cpu|D_ctrl_logic~2_combout  & ( \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_src2_use_imm~1_combout ),
	.dataf(!\u1|cpu|cpu|D_ctrl_logic~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h3333FFFFFFFFFFFF;
defparam \u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \u1|cpu|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi~1 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi~1_combout  = ( \u1|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  ) # ( !\u1|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \u1|cpu|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \u1|cpu|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N58
dffeas \u1|cpu|cpu|E_src2[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[9]~9 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[9]~9_combout  = ( \u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])) # (\u1|cpu|cpu|R_src2_use_imm~q ))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [15])))) ) ) # ( !\u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))) 
// # (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [15])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[9]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[9]~9 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|R_src2_hi[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N10
dffeas \u1|cpu|cpu|E_src2[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N55
dffeas \u1|cpu|cpu|F_pc[19]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[19]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N4
dffeas \u1|cpu|cpu|F_pc[21]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[21]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N40
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \u1|cpu|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \u1|cpu|cpu|E_mem_byte_en[3]~3_combout  = ( \u1|cpu|cpu|D_ctrl_mem16~1_combout  & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout ) # (\u1|cpu|cpu|Add2~109_sumout ) ) ) # ( !\u1|cpu|cpu|D_ctrl_mem16~1_combout  & ( ((\u1|cpu|cpu|Add2~105_sumout  & 
// \u1|cpu|cpu|Add2~109_sumout )) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\u1|cpu|cpu|Add2~105_sumout ),
	.datac(!\u1|cpu|cpu|Add2~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h57575757AFAFAFAF;
defparam \u1|cpu|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N58
dffeas \u1|cpu|cpu|d_byteenable[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [35] = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \u1|cpu|cpu|d_byteenable [3] ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \u1|cpu|cpu|d_byteenable [3] & ( 
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) ) ) # ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( !\u1|cpu|cpu|d_byteenable [3] ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.dataf(!\u1|cpu|cpu|d_byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 64'h0000FFFF3333FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// (!\u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout  & (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout  & (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])) # 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// (!\u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout  & (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout  & (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])) # 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])) # (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]) ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'h000F333F111F111F;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_rshift8~0 (
// Equation(s):
// \u1|cpu|cpu|av_ld_rshift8~0_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|av_ld_align_cycle [1] & (((!\u1|cpu|cpu|av_ld_align_cycle [0] & \u1|cpu|cpu|W_alu_result [0])) # (\u1|cpu|cpu|W_alu_result [1]))) # 
// (\u1|cpu|cpu|av_ld_align_cycle [1] & (!\u1|cpu|cpu|av_ld_align_cycle [0] & (\u1|cpu|cpu|W_alu_result [1] & \u1|cpu|cpu|W_alu_result [0]))) ) )

	.dataa(!\u1|cpu|cpu|av_ld_align_cycle [0]),
	.datab(!\u1|cpu|cpu|av_ld_align_cycle [1]),
	.datac(!\u1|cpu|cpu|W_alu_result [1]),
	.datad(!\u1|cpu|cpu|W_alu_result [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_rshift8~0 .lut_mask = 64'h000000000C8E0C8E;
defparam \u1|cpu|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N49
dffeas \u1|cpu|cpu|av_ld_byte3_data[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[25]~21 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[25]~21_combout  = ( \u1|cpu|cpu|E_src2 [25] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [25]))) ) ) # ( !\u1|cpu|cpu|E_src2 [25] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src1 [25])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [25]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[25]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[25]~21 .lut_mask = 64'h8585858556565656;
defparam \u1|cpu|cpu|E_logic_result[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[25]~22 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[25]~22_combout  = ( \u1|cpu|cpu|E_logic_result[25]~21_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~85_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~q ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\u1|cpu|cpu|E_shift_rot_result [25])))) ) ) # ( !\u1|cpu|cpu|E_logic_result[25]~21_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~q  & (\u1|cpu|cpu|Add2~85_sumout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\u1|cpu|cpu|E_shift_rot_result [25])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\u1|cpu|cpu|Add2~85_sumout ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [25]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[25]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[25]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[25]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[25]~22 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|E_alu_result[25]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N56
dffeas \u1|cpu|cpu|W_alu_result[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[25]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[25]~21 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[25]~21_combout  = ( \u1|cpu|cpu|W_alu_result [25] & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((!\u1|cpu|cpu|R_ctrl_br_cmp~q )))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (((\u1|cpu|cpu|av_ld_byte3_data [1])))) ) ) # ( !\u1|cpu|cpu|W_alu_result [25] & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte3_data [1]) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|av_ld_byte3_data [1]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[25]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[25]~21 .lut_mask = 64'h030303038B038B03;
defparam \u1|cpu|cpu|W_rf_wr_data[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[26]~20 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[26]~20_combout  = ( \u1|cpu|cpu|E_src1 [26] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [26]))) ) ) # ( !\u1|cpu|cpu|E_src1 [26] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src2 [26])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src2 [26]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_src2 [26]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[26]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[26]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[26]~20 .lut_mask = 64'h8833883333663366;
defparam \u1|cpu|cpu|E_logic_result[26]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[26]~21 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[26]~21_combout  = ( \u1|cpu|cpu|E_logic_result[26]~20_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~81_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q )))) ) ) # ( !\u1|cpu|cpu|E_logic_result[26]~20_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|Add2~81_sumout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|Add2~81_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[26]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[26]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[26]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[26]~21 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|E_alu_result[26]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N55
dffeas \u1|cpu|cpu|W_alu_result[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[26]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N14
dffeas \u1|cpu|cpu|d_writedata[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[26]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = ( \u1|cpu|cpu|d_writedata [26] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 64'h0000000055555555;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( ((\u1|memory|the_altsyncram|auto_generated|ram_block1a58~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (\u1|memory|the_altsyncram|auto_generated|ram_block1a58~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( 
// \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( ((\u1|memory|the_altsyncram|auto_generated|ram_block1a26~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout 
// )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a26~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'h000F333F00553377;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \u1|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[26]~20 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[26]~20_combout  = ( \u1|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE_q  & ( ((!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|cpu|cpu|W_alu_result [26] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|W_alu_result [26] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [26]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte3_data[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[26]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[26]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[26]~20 .lut_mask = 64'h080008003B333B33;
defparam \u1|cpu|cpu|W_rf_wr_data[26]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N33
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[11]~3 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[11]~3_combout  = ( \u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|D_iw [17] ) ) # ( !\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( (!\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [27])) # (\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|D_iw [21]))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datab(!\u1|cpu|cpu|D_iw [21]),
	.datac(!\u1|cpu|cpu|D_iw [17]),
	.datad(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[11]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[11]~3 .lut_mask = 64'h553355330F0F0F0F;
defparam \u1|cpu|cpu|R_src2_hi[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N35
dffeas \u1|cpu|cpu|E_src2[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[25]~25 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[25]~25_combout  = ( \u1|cpu|cpu|Add0~101_sumout  & ( ((!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ) # (\u1|cpu|cpu|Add2~53_sumout )) # (\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~101_sumout  & ( 
// ((\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & \u1|cpu|cpu|Add2~53_sumout )) # (\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\u1|cpu|cpu|Add2~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[25]~25 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[25]~25 .lut_mask = 64'h57575757DFDFDFDF;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N2
dffeas \u1|cpu|cpu|F_pc[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N33
cyclonev_lcell_comb \u1|cpu|cpu|Add0~85 (
// Equation(s):
// \u1|cpu|cpu|Add0~85_sumout  = SUM(( \u1|cpu|cpu|F_pc[21]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~82  ))
// \u1|cpu|cpu|Add0~86  = CARRY(( \u1|cpu|cpu|F_pc[21]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~85_sumout ),
	.cout(\u1|cpu|cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~85 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \u1|cpu|cpu|Add0~89 (
// Equation(s):
// \u1|cpu|cpu|Add0~89_sumout  = SUM(( \u1|cpu|cpu|F_pc[22]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~86  ))
// \u1|cpu|cpu|Add0~90  = CARRY(( \u1|cpu|cpu|F_pc[22]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~89_sumout ),
	.cout(\u1|cpu|cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~89 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[22]~22 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[22]~22_combout  = ( \u1|cpu|cpu|Add2~89_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((\u1|cpu|cpu|Add0~89_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\u1|cpu|cpu|Add2~89_sumout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & (!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & \u1|cpu|cpu|Add0~89_sumout )) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\u1|cpu|cpu|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[22]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[22]~22 .lut_mask = 64'h080808082A2A2A2A;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N7
dffeas \u1|cpu|cpu|F_pc[22]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[22]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N39
cyclonev_lcell_comb \u1|cpu|cpu|Add0~93 (
// Equation(s):
// \u1|cpu|cpu|Add0~93_sumout  = SUM(( \u1|cpu|cpu|F_pc[23]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~90  ))
// \u1|cpu|cpu|Add0~94  = CARRY(( \u1|cpu|cpu|F_pc[23]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~90  ))

	.dataa(!\u1|cpu|cpu|F_pc[23]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~93_sumout ),
	.cout(\u1|cpu|cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~93 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N42
cyclonev_lcell_comb \u1|cpu|cpu|Add0~61 (
// Equation(s):
// \u1|cpu|cpu|Add0~61_sumout  = SUM(( !\u1|cpu|cpu|F_pc [24] ) + ( GND ) + ( \u1|cpu|cpu|Add0~94  ))
// \u1|cpu|cpu|Add0~62  = CARRY(( !\u1|cpu|cpu|F_pc [24] ) + ( GND ) + ( \u1|cpu|cpu|Add0~94  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~61_sumout ),
	.cout(\u1|cpu|cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~61 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~61 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u1|cpu|cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \u1|cpu|cpu|Add0~101 (
// Equation(s):
// \u1|cpu|cpu|Add0~101_sumout  = SUM(( \u1|cpu|cpu|F_pc [25] ) + ( GND ) + ( \u1|cpu|cpu|Add0~62  ))

	.dataa(!\u1|cpu|cpu|F_pc [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~101 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [30]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout  = ( \u1|cpu|cpu|d_writedata [27] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~16 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~16 .lut_mask = 64'h0000333300003333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [27] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [27]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [27] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [27]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout  = ( \u1|cpu|cpu|d_writedata [28] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [28]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~17 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~17 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N26
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [28] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [28] ) 
// ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [28] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [28] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  ) ) ) 
// # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [28] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [28] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [28]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout  = ( \u1|cpu|cpu|d_writedata [29] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~18 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~18 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [29] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [29]) 
// # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [29] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [29]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_writedata [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~19 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N32
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [33]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [30] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [30]) 
// # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [30] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [30]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [31] ) )

	.dataa(!\u1|cpu|cpu|d_writedata [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~20 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~20 .lut_mask = 64'h0000000055555555;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N14
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [31] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [31]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [31] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [31] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [35] = ( \u1|cpu|cpu|d_byteenable [3] & ( (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u1|cpu|cpu|d_byteenable [3] & ( 
// \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[35] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[35] .lut_mask = 64'h333333333F3F3F3F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [3] ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [3] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4_combout ,gnd,gnd,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "system:u1|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X10_Y5_N43
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N16
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a61~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( 
// !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (\u1|memory|the_altsyncram|auto_generated|ram_block1a61~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a29~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( 
// !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (\u1|memory|the_altsyncram|auto_generated|ram_block1a29~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'h00335577000F555F;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N55
dffeas \u1|cpu|cpu|av_ld_byte3_data[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \u1|cpu|cpu|E_shift_rot_result[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[27]~13_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N59
dffeas \u1|cpu|cpu|E_src1[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[29]~30_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N34
dffeas \u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[29]~29_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[28]~27 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[28]~27_combout  = ( \u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q  & ( (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [27]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q  & ( 
// (\u1|cpu|cpu|E_shift_rot_result [27] & !\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [27]),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[28]~27 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[28]~27 .lut_mask = 64'h4444444477777777;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N51
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~2 (
// Equation(s):
// \u1|cpu|cpu|Equal0~2_combout  = ( !\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( \u1|cpu|cpu|D_iw [3] & ( (\u1|cpu|cpu|D_iw [2] & (\u1|cpu|cpu|D_iw [1] & (!\u1|cpu|cpu|D_iw [0] & !\u1|cpu|cpu|D_iw [5]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [1]),
	.datac(!\u1|cpu|cpu|D_iw [0]),
	.datad(!\u1|cpu|cpu|D_iw [5]),
	.datae(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~2 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~2 .lut_mask = 64'h0000000010000000;
defparam \u1|cpu|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~5 (
// Equation(s):
// \u1|cpu|cpu|Equal62~5_combout  = ( !\u1|cpu|cpu|D_iw [15] & ( \u1|cpu|cpu|D_iw [14] & ( (!\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [12] & !\u1|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [11]),
	.datac(!\u1|cpu|cpu|D_iw [12]),
	.datad(!\u1|cpu|cpu|D_iw [13]),
	.datae(!\u1|cpu|cpu|D_iw [15]),
	.dataf(!\u1|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~5 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~5 .lut_mask = 64'h0000000080000000;
defparam \u1|cpu|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \u1|cpu|cpu|E_invert_arith_src_msb~0_combout  = ( \u1|cpu|cpu|Equal62~5_combout  & ( (!\u1|cpu|cpu|Equal0~0_combout  & (!\u1|cpu|cpu|Equal0~1_combout  & !\u1|cpu|cpu|Equal0~2_combout )) ) ) # ( !\u1|cpu|cpu|Equal62~5_combout  & ( 
// (!\u1|cpu|cpu|Equal0~1_combout  & (!\u1|cpu|cpu|Equal0~2_combout  & ((!\u1|cpu|cpu|Equal0~0_combout ) # (!\u1|cpu|cpu|Equal62~7_combout )))) ) )

	.dataa(!\u1|cpu|cpu|Equal0~0_combout ),
	.datab(!\u1|cpu|cpu|Equal0~1_combout ),
	.datac(!\u1|cpu|cpu|Equal62~7_combout ),
	.datad(!\u1|cpu|cpu|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal62~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hC800C80088008800;
defparam \u1|cpu|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~12 (
// Equation(s):
// \u1|cpu|cpu|Equal0~12_combout  = ( !\u1|cpu|cpu|D_iw [3] & ( \u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (\u1|cpu|cpu|D_iw [2] & (\u1|cpu|cpu|D_iw [1] & (!\u1|cpu|cpu|D_iw [5] & !\u1|cpu|cpu|D_iw [0]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [1]),
	.datac(!\u1|cpu|cpu|D_iw [5]),
	.datad(!\u1|cpu|cpu|D_iw [0]),
	.datae(!\u1|cpu|cpu|D_iw [3]),
	.dataf(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~12 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~12 .lut_mask = 64'h0000000010000000;
defparam \u1|cpu|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \u1|cpu|cpu|E_invert_arith_src_msb~1_combout  = ( \u1|cpu|cpu|Equal0~12_combout  & ( \u1|cpu|cpu|R_valid~q  ) ) # ( !\u1|cpu|cpu|Equal0~12_combout  & ( \u1|cpu|cpu|R_valid~q  & ( (!\u1|cpu|cpu|E_invert_arith_src_msb~0_combout ) # 
// (\u1|cpu|cpu|Equal0~6_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Equal0~6_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Equal0~12_combout ),
	.dataf(!\u1|cpu|cpu|R_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \u1|cpu|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h00000000AFAFFFFF;
defparam \u1|cpu|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \u1|cpu|cpu|E_invert_arith_src_msb (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[15]~16 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[15]~16_combout  = ( !\u1|cpu|cpu|R_src2_hi~1_combout  & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # 
// (\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|D_iw [21])))) # (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (\u1|cpu|cpu|D_iw [21])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|D_iw [21]),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datad(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_src2_hi~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[15]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[15]~16 .lut_mask = 64'h1B331B3300000000;
defparam \u1|cpu|cpu|R_src2_hi[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N55
dffeas \u1|cpu|cpu|E_src2[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[15]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(\CLK_25~inputCLKENA0_outclk ),
	.ena0(\u1|cpu|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|cpu|cpu|W_rf_wr_data[31]~30_combout ,\u1|cpu|cpu|W_rf_wr_data[30]~29_combout ,\u1|cpu|cpu|W_rf_wr_data[29]~28_combout ,\u1|cpu|cpu|W_rf_wr_data[28]~27_combout ,\u1|cpu|cpu|W_rf_wr_data[27]~13_combout ,
\u1|cpu|cpu|W_rf_wr_data[26]~20_combout ,\u1|cpu|cpu|W_rf_wr_data[25]~21_combout ,\u1|cpu|cpu|W_rf_wr_data[24]~22_combout ,\u1|cpu|cpu|W_rf_wr_data[23]~23_combout ,\u1|cpu|cpu|W_rf_wr_data[22]~11_combout ,\u1|cpu|cpu|W_rf_wr_data[21]~10_combout ,
\u1|cpu|cpu|W_rf_wr_data[20]~24_combout ,\u1|cpu|cpu|W_rf_wr_data[19]~19_combout ,\u1|cpu|cpu|W_rf_wr_data[18]~18_combout ,\u1|cpu|cpu|W_rf_wr_data[17]~17_combout ,\u1|cpu|cpu|W_rf_wr_data[16]~16_combout ,\u1|cpu|cpu|W_rf_wr_data[15]~15_combout ,
\u1|cpu|cpu|W_rf_wr_data[14]~14_combout ,\u1|cpu|cpu|W_rf_wr_data[13]~12_combout ,\u1|cpu|cpu|W_rf_wr_data[12]~9_combout ,\u1|cpu|cpu|W_rf_wr_data[11]~25_combout ,\u1|cpu|cpu|W_rf_wr_data[10]~5_combout ,\u1|cpu|cpu|W_rf_wr_data[9]~6_combout ,
\u1|cpu|cpu|W_rf_wr_data[8]~7_combout ,\u1|cpu|cpu|W_rf_wr_data[7]~0_combout ,\u1|cpu|cpu|W_rf_wr_data[6]~8_combout ,\u1|cpu|cpu|W_rf_wr_data[5]~2_combout ,\u1|cpu|cpu|W_rf_wr_data[4]~3_combout ,\u1|cpu|cpu|W_rf_wr_data[3]~4_combout ,
\u1|cpu|cpu|W_rf_wr_data[2]~1_combout ,\u1|cpu|cpu|W_rf_wr_data[1]~26_combout ,\u1|cpu|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\u1|cpu|cpu|R_dst_regnum [4],\u1|cpu|cpu|R_dst_regnum [3],\u1|cpu|cpu|R_dst_regnum [2],\u1|cpu|cpu|R_dst_regnum [1],\u1|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u1|cpu|cpu|D_iw [31],\u1|cpu|cpu|D_iw [30],\u1|cpu|cpu|D_iw [29],\u1|cpu|cpu|D_iw [28],\u1|cpu|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "system:u1|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[31]~32 (
// Equation(s):
// \u1|cpu|cpu|R_src1[31]~32_combout  = (!\u1|cpu|cpu|R_src1~0_combout  & (!\u1|cpu|cpu|R_src1~1_combout  & \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]))

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[31]~32 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[31]~32 .lut_mask = 64'h0808080808080808;
defparam \u1|cpu|cpu|R_src1[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N58
dffeas \u1|cpu|cpu|E_src1[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[31]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[30]~31 (
// Equation(s):
// \u1|cpu|cpu|R_src1[30]~31_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ( (!\u1|cpu|cpu|R_src1~0_combout  & !\u1|cpu|cpu|R_src1~1_combout ) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[30]~31 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[30]~31 .lut_mask = 64'h0000000088888888;
defparam \u1|cpu|cpu|R_src1[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N56
dffeas \u1|cpu|cpu|E_src1[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[30]~31_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[14]~15 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[14]~15_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\u1|cpu|cpu|R_src2_use_imm~q ) # ((\u1|cpu|cpu|D_iw [21])))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [20])))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|D_iw [21]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [20])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\u1|cpu|cpu|D_iw [21]),
	.datad(!\u1|cpu|cpu|D_iw [20]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[14]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[14]~15 .lut_mask = 64'h025702578ADF8ADF;
defparam \u1|cpu|cpu|R_src2_hi[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N22
dffeas \u1|cpu|cpu|E_src2[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[14]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[13]~14 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[13]~14_combout  = ( \u1|cpu|cpu|R_src2_use_imm~q  & ( \u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|D_iw [19] ) ) ) # ( !\u1|cpu|cpu|R_src2_use_imm~q  & ( \u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|D_iw [19] ) ) ) # ( 
// \u1|cpu|cpu|R_src2_use_imm~q  & ( !\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|D_iw [21] ) ) ) # ( !\u1|cpu|cpu|R_src2_use_imm~q  & ( !\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] 
// ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [19]),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|D_iw [21]),
	.datae(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[13]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[13]~14 .lut_mask = 64'h333300FF55555555;
defparam \u1|cpu|cpu|R_src2_hi[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N43
dffeas \u1|cpu|cpu|E_src2[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[13]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(\CLK_25~inputCLKENA0_outclk ),
	.ena0(\u1|cpu|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|cpu|cpu|W_rf_wr_data[31]~30_combout ,\u1|cpu|cpu|W_rf_wr_data[30]~29_combout ,\u1|cpu|cpu|W_rf_wr_data[29]~28_combout ,\u1|cpu|cpu|W_rf_wr_data[28]~27_combout ,\u1|cpu|cpu|W_rf_wr_data[27]~13_combout ,
\u1|cpu|cpu|W_rf_wr_data[26]~20_combout ,\u1|cpu|cpu|W_rf_wr_data[25]~21_combout ,\u1|cpu|cpu|W_rf_wr_data[24]~22_combout ,\u1|cpu|cpu|W_rf_wr_data[23]~23_combout ,\u1|cpu|cpu|W_rf_wr_data[22]~11_combout ,\u1|cpu|cpu|W_rf_wr_data[21]~10_combout ,
\u1|cpu|cpu|W_rf_wr_data[20]~24_combout ,\u1|cpu|cpu|W_rf_wr_data[19]~19_combout ,\u1|cpu|cpu|W_rf_wr_data[18]~18_combout ,\u1|cpu|cpu|W_rf_wr_data[17]~17_combout ,\u1|cpu|cpu|W_rf_wr_data[16]~16_combout ,\u1|cpu|cpu|W_rf_wr_data[15]~15_combout ,
\u1|cpu|cpu|W_rf_wr_data[14]~14_combout ,\u1|cpu|cpu|W_rf_wr_data[13]~12_combout ,\u1|cpu|cpu|W_rf_wr_data[12]~9_combout ,\u1|cpu|cpu|W_rf_wr_data[11]~25_combout ,\u1|cpu|cpu|W_rf_wr_data[10]~5_combout ,\u1|cpu|cpu|W_rf_wr_data[9]~6_combout ,
\u1|cpu|cpu|W_rf_wr_data[8]~7_combout ,\u1|cpu|cpu|W_rf_wr_data[7]~0_combout ,\u1|cpu|cpu|W_rf_wr_data[6]~8_combout ,\u1|cpu|cpu|W_rf_wr_data[5]~2_combout ,\u1|cpu|cpu|W_rf_wr_data[4]~3_combout ,\u1|cpu|cpu|W_rf_wr_data[3]~4_combout ,
\u1|cpu|cpu|W_rf_wr_data[2]~1_combout ,\u1|cpu|cpu|W_rf_wr_data[1]~26_combout ,\u1|cpu|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\u1|cpu|cpu|R_dst_regnum [4],\u1|cpu|cpu|R_dst_regnum [3],\u1|cpu|cpu|R_dst_regnum [2],\u1|cpu|cpu|R_dst_regnum [1],\u1|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u1|cpu|cpu|D_iw [26],\u1|cpu|cpu|D_iw [25],\u1|cpu|cpu|D_iw [24],\u1|cpu|cpu|D_iw [23],\u1|cpu|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "system:u1|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[12]~13 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[12]~13_combout  = ( \u1|cpu|cpu|R_src2_use_imm~q  & ( \u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|D_iw [18] ) ) ) # ( !\u1|cpu|cpu|R_src2_use_imm~q  & ( \u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|D_iw [18] ) ) ) # ( 
// \u1|cpu|cpu|R_src2_use_imm~q  & ( !\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|D_iw [21] ) ) ) # ( !\u1|cpu|cpu|R_src2_use_imm~q  & ( !\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] 
// ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [18]),
	.datab(!\u1|cpu|cpu|D_iw [21]),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[12]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[12]~13 .lut_mask = 64'h0F0F333355555555;
defparam \u1|cpu|cpu|R_src2_hi[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N37
dffeas \u1|cpu|cpu|E_src2[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[12]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|Add2~81 (
// Equation(s):
// \u1|cpu|cpu|Add2~81_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [26]) ) + ( \u1|cpu|cpu|E_src1 [26] ) + ( \u1|cpu|cpu|Add2~86  ))
// \u1|cpu|cpu|Add2~82  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [26]) ) + ( \u1|cpu|cpu|E_src1 [26] ) + ( \u1|cpu|cpu|Add2~86  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~81_sumout ),
	.cout(\u1|cpu|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~81 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~81 .lut_mask = 64'h0000FF0000005A5A;
defparam \u1|cpu|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|Add2~53 (
// Equation(s):
// \u1|cpu|cpu|Add2~53_sumout  = SUM(( \u1|cpu|cpu|E_src1 [27] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [27]) ) + ( \u1|cpu|cpu|Add2~82  ))
// \u1|cpu|cpu|Add2~54  = CARRY(( \u1|cpu|cpu|E_src1 [27] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [27]) ) + ( \u1|cpu|cpu|Add2~82  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [27]),
	.datad(!\u1|cpu|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~53_sumout ),
	.cout(\u1|cpu|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~53 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~53 .lut_mask = 64'h0000A5A5000000FF;
defparam \u1|cpu|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \u1|cpu|cpu|Add2~133 (
// Equation(s):
// \u1|cpu|cpu|Add2~133_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [28]) ) + ( \u1|cpu|cpu|E_src1 [28] ) + ( \u1|cpu|cpu|Add2~54  ))
// \u1|cpu|cpu|Add2~134  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [28]) ) + ( \u1|cpu|cpu|E_src1 [28] ) + ( \u1|cpu|cpu|Add2~54  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [28]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~133_sumout ),
	.cout(\u1|cpu|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~133 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~133 .lut_mask = 64'h0000FF0000005A5A;
defparam \u1|cpu|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|Add2~129 (
// Equation(s):
// \u1|cpu|cpu|Add2~129_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [29]) ) + ( \u1|cpu|cpu|E_src1[29]~DUPLICATE_q  ) + ( \u1|cpu|cpu|Add2~134  ))
// \u1|cpu|cpu|Add2~130  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [29]) ) + ( \u1|cpu|cpu|E_src1[29]~DUPLICATE_q  ) + ( \u1|cpu|cpu|Add2~134  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(!\u1|cpu|cpu|E_src1[29]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_src2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~129_sumout ),
	.cout(\u1|cpu|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~129 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~129 .lut_mask = 64'h0000CCCC00005A5A;
defparam \u1|cpu|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \u1|cpu|cpu|Add2~125 (
// Equation(s):
// \u1|cpu|cpu|Add2~125_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [30]) ) + ( \u1|cpu|cpu|E_src1 [30] ) + ( \u1|cpu|cpu|Add2~130  ))
// \u1|cpu|cpu|Add2~126  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [30]) ) + ( \u1|cpu|cpu|E_src1 [30] ) + ( \u1|cpu|cpu|Add2~130  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src1 [30]),
	.datad(!\u1|cpu|cpu|E_src2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~125_sumout ),
	.cout(\u1|cpu|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~125 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~125 .lut_mask = 64'h0000F0F0000055AA;
defparam \u1|cpu|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|Add2~121 (
// Equation(s):
// \u1|cpu|cpu|Add2~121_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_invert_arith_src_msb~q  $ (\u1|cpu|cpu|E_src2 [31])) ) + ( !\u1|cpu|cpu|E_invert_arith_src_msb~q  $ (!\u1|cpu|cpu|E_src1 [31]) ) + ( \u1|cpu|cpu|Add2~126  ))
// \u1|cpu|cpu|Add2~122  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_invert_arith_src_msb~q  $ (\u1|cpu|cpu|E_src2 [31])) ) + ( !\u1|cpu|cpu|E_invert_arith_src_msb~q  $ (!\u1|cpu|cpu|E_src1 [31]) ) + ( \u1|cpu|cpu|Add2~126  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_invert_arith_src_msb~q ),
	.datad(!\u1|cpu|cpu|E_src2 [31]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [31]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~121_sumout ),
	.cout(\u1|cpu|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~121 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~121 .lut_mask = 64'h0000F00F00005AA5;
defparam \u1|cpu|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[31]~30 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[31]~30_combout  = ( \u1|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( (\u1|cpu|cpu|E_shift_rot_result [30]) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( 
// (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & \u1|cpu|cpu|E_shift_rot_result [30]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[31]~30 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[31]~30 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[31]~30_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N9
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[31]~29 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[31]~29_combout  = ( \u1|cpu|cpu|E_src1 [31] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [31]))) ) ) # ( !\u1|cpu|cpu|E_src1 [31] & ( (!\u1|cpu|cpu|E_src2 [31] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|R_logic_op [1])) # (\u1|cpu|cpu|E_src2 [31] & ((\u1|cpu|cpu|R_logic_op [1]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [31]),
	.datad(!\u1|cpu|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[31]~29 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[31]~29 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \u1|cpu|cpu|E_logic_result[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[31]~32 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[31]~32_combout  = ( \u1|cpu|cpu|E_logic_result[31]~29_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~121_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE_q )))) ) ) # ( !\u1|cpu|cpu|E_logic_result[31]~29_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// (\u1|cpu|cpu|Add2~121_sumout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|Add2~121_sumout ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[31]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[31]~32 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[31]~32 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \u1|cpu|cpu|E_alu_result[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \u1|cpu|cpu|W_alu_result[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[31]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N46
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N52
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & ( 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a63~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & ( ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a31~portadataout )) # (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & ( (\u1|memory|the_altsyncram|auto_generated|ram_block1a63~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & ( (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'h000F0303555F5757;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N28
dffeas \u1|cpu|cpu|av_ld_byte3_data[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[31]~30 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[31]~30_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|av_ld_byte3_data [7] & \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// \u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|av_ld_byte3_data [7] & \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) ) # ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|av_ld_byte3_data [7] & \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q 
// ) ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|W_alu_result [31])) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & ((\u1|cpu|cpu|av_ld_byte3_data [7]))) ) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [31]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|av_ld_byte3_data [7]),
	.datad(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datae(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[31]~30 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[31]~30 .lut_mask = 64'h550F000F000F000F;
defparam \u1|cpu|cpu|W_rf_wr_data[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N15
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[28]~29 (
// Equation(s):
// \u1|cpu|cpu|R_src1[28]~29_combout  = ( !\u1|cpu|cpu|R_src1~1_combout  & ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ( !\u1|cpu|cpu|R_src1~0_combout  ) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_src1~1_combout ),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[28]~29 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[28]~29 .lut_mask = 64'h00000000AAAA0000;
defparam \u1|cpu|cpu|R_src1[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N16
dffeas \u1|cpu|cpu|E_src1[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[28]~29_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N32
dffeas \u1|cpu|cpu|E_shift_rot_result[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[28]~27_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[29]~29 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[29]~29_combout  = ( \u1|cpu|cpu|E_shift_rot_result [28] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [30]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [28] & ( 
// (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & \u1|cpu|cpu|E_shift_rot_result [30]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[29]~29 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[29]~29 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N35
dffeas \u1|cpu|cpu|E_shift_rot_result[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[29]~29_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[30]~31 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[30]~31_combout  = ( \u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE_q  ) ) # ( !\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [29] ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [29]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[30]~31 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[30]~31 .lut_mask = 64'h555555550F0F0F0F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \u1|cpu|cpu|E_shift_rot_result[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[30]~31_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[30]~28 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[30]~28_combout  = ( \u1|cpu|cpu|E_src1 [30] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [30]))) ) ) # ( !\u1|cpu|cpu|E_src1 [30] & ( (!\u1|cpu|cpu|E_src2 [30] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|R_logic_op [1])) # (\u1|cpu|cpu|E_src2 [30] & ((\u1|cpu|cpu|R_logic_op [1]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [30]),
	.datad(!\u1|cpu|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[30]~28 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[30]~28 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \u1|cpu|cpu|E_logic_result[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[30]~31 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[30]~31_combout  = ( \u1|cpu|cpu|E_logic_result[30]~28_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~125_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [30])))) ) ) # ( !\u1|cpu|cpu|E_logic_result[30]~28_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|Add2~125_sumout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [30])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [30]),
	.datad(!\u1|cpu|cpu|Add2~125_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[30]~31 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[30]~31 .lut_mask = 64'h038B038B47CF47CF;
defparam \u1|cpu|cpu|E_alu_result[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \u1|cpu|cpu|W_alu_result[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[30]~31_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[30]~29 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[30]~29_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte3_data [6]) ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// \u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte3_data [6]) ) ) ) # ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte3_data 
// [6]) ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & ((\u1|cpu|cpu|W_alu_result [30]))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|av_ld_byte3_data [6])) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|av_ld_byte3_data [6]),
	.datac(!\u1|cpu|cpu|W_alu_result [30]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[30]~29 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[30]~29 .lut_mask = 64'h1B1B111111111111;
defparam \u1|cpu|cpu|W_rf_wr_data[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[29]~30 (
// Equation(s):
// \u1|cpu|cpu|R_src1[29]~30_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ( (!\u1|cpu|cpu|R_src1~1_combout  & !\u1|cpu|cpu|R_src1~0_combout ) ) )

	.dataa(!\u1|cpu|cpu|R_src1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[29]~30 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[29]~30 .lut_mask = 64'h00000000AA00AA00;
defparam \u1|cpu|cpu|R_src1[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N58
dffeas \u1|cpu|cpu|E_src1[29]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[29]~30_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[29]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[29]~27 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[29]~27_combout  = ( \u1|cpu|cpu|E_src2 [29] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1[29]~DUPLICATE_q ))) ) ) # ( !\u1|cpu|cpu|E_src2 [29] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src1[29]~DUPLICATE_q )) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1[29]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(!\u1|cpu|cpu|R_logic_op [0]),
	.datad(!\u1|cpu|cpu|E_src1[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[29]~27 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[29]~27 .lut_mask = 64'hC033C033333C333C;
defparam \u1|cpu|cpu|E_logic_result[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[29]~30 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[29]~30_combout  = ( \u1|cpu|cpu|Add2~129_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # ((\u1|cpu|cpu|E_logic_result[29]~27_combout )))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q )))) ) ) # ( !\u1|cpu|cpu|Add2~129_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// (\u1|cpu|cpu|E_logic_result[29]~27_combout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_logic_result[29]~27_combout ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[29]~30 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[29]~30 .lut_mask = 64'h043704378CBF8CBF;
defparam \u1|cpu|cpu|E_alu_result[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \u1|cpu|cpu|W_alu_result[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[29]~30_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[29]~28 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[29]~28_combout  = ( \u1|cpu|cpu|W_alu_result [29] & ( \u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte3_data [5]) ) ) ) # ( !\u1|cpu|cpu|W_alu_result [29] & ( 
// \u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte3_data [5]) ) ) ) # ( \u1|cpu|cpu|W_alu_result [29] & ( !\u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// ((!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|av_ld_byte3_data [5])) ) ) ) # ( !\u1|cpu|cpu|W_alu_result [29] & ( !\u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// \u1|cpu|cpu|av_ld_byte3_data [5]) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|av_ld_byte3_data [5]),
	.datad(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\u1|cpu|cpu|W_alu_result [29]),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[29]~28 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[29]~28 .lut_mask = 64'h0505AF0505050505;
defparam \u1|cpu|cpu|W_rf_wr_data[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[28]~7 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[28]~7_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # 
// (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((!\u1|cpu|cpu|D_ctrl_mem16~1_combout ) # (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [28] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [12] & \u1|cpu|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datac(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[28]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[28]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[28]~7 .lut_mask = 64'h5503550355F355F3;
defparam \u1|cpu|cpu|E_st_data[28]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \u1|cpu|cpu|d_writedata[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[28]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = ( \u1|cpu|cpu|d_writedata [28] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [28]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout  & ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout )))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]) ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout  & ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( ((\u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout  & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]) ) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout  & ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|memory|the_altsyncram|auto_generated|address_reg_a 
// [0]) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout  & ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0])) ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'h0300030F5755575F;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N43
dffeas \u1|cpu|cpu|av_ld_byte3_data[4]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[28]~26 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[28]~26_combout  = ( \u1|cpu|cpu|E_src1 [28] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [28]))) ) ) # ( !\u1|cpu|cpu|E_src1 [28] & ( (!\u1|cpu|cpu|E_src2 [28] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|R_logic_op [1])) # (\u1|cpu|cpu|E_src2 [28] & ((\u1|cpu|cpu|R_logic_op [1]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [28]),
	.datad(!\u1|cpu|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[28]~26 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[28]~26 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \u1|cpu|cpu|E_logic_result[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[28]~29 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[28]~29_combout  = ( \u1|cpu|cpu|E_logic_result[28]~26_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~133_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [28])))) ) ) # ( !\u1|cpu|cpu|E_logic_result[28]~26_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|Add2~133_sumout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [28])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [28]),
	.datad(!\u1|cpu|cpu|Add2~133_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[28]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[28]~29 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[28]~29 .lut_mask = 64'h038B038B47CF47CF;
defparam \u1|cpu|cpu|E_alu_result[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \u1|cpu|cpu|W_alu_result[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[28]~29_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \u1|cpu|cpu|R_ctrl_ld (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[28]~27 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[28]~27_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte3_data[4]~DUPLICATE_q  ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_ld~q  & ( 
// \u1|cpu|cpu|av_ld_byte3_data[4]~DUPLICATE_q  ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [28]) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\u1|cpu|cpu|av_ld_byte3_data[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [28]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[28]~27 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[28]~27 .lut_mask = 64'h0A0A000033333333;
defparam \u1|cpu|cpu|W_rf_wr_data[28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[27]~15 (
// Equation(s):
// \u1|cpu|cpu|R_src1[27]~15_combout  = ( \u1|cpu|cpu|R_src1~0_combout  & ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ( \u1|cpu|cpu|Add0~101_sumout  ) ) ) # ( !\u1|cpu|cpu|R_src1~0_combout  & ( 
// \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ( (!\u1|cpu|cpu|R_src1~1_combout ) # (\u1|cpu|cpu|D_iw [31]) ) ) ) # ( \u1|cpu|cpu|R_src1~0_combout  & ( 
// !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ( \u1|cpu|cpu|Add0~101_sumout  ) ) ) # ( !\u1|cpu|cpu|R_src1~0_combout  & ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ( 
// (\u1|cpu|cpu|R_src1~1_combout  & \u1|cpu|cpu|D_iw [31]) ) ) )

	.dataa(!\u1|cpu|cpu|R_src1~1_combout ),
	.datab(!\u1|cpu|cpu|Add0~101_sumout ),
	.datac(!\u1|cpu|cpu|D_iw [31]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_src1~0_combout ),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[27]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[27]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[27]~15 .lut_mask = 64'h05053333AFAF3333;
defparam \u1|cpu|cpu|R_src1[27]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N31
dffeas \u1|cpu|cpu|E_src1[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[27]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[27]~13 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[27]~13_combout  = ( \u1|cpu|cpu|E_src2 [27] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [27]))) ) ) # ( !\u1|cpu|cpu|E_src2 [27] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src1 [27])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [27]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(!\u1|cpu|cpu|E_src1 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[27]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[27]~13 .lut_mask = 64'h8383838336363636;
defparam \u1|cpu|cpu|E_logic_result[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[27]~14 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[27]~14_combout  = ( \u1|cpu|cpu|E_logic_result[27]~13_combout  & ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ) ) ) ) # ( 
// !\u1|cpu|cpu|E_logic_result[27]~13_combout  & ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & \u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ) ) ) ) # ( \u1|cpu|cpu|E_logic_result[27]~13_combout  & ( 
// !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~53_sumout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q )) ) ) ) # ( 
// !\u1|cpu|cpu|E_logic_result[27]~13_combout  & ( !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~53_sumout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q )) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|Add2~53_sumout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|E_logic_result[27]~13_combout ),
	.dataf(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[27]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[27]~14 .lut_mask = 64'h1B1B1B1B1111BBBB;
defparam \u1|cpu|cpu|E_alu_result[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N16
dffeas \u1|cpu|cpu|W_alu_result[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[27]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \u1|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[27]~13 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[27]~13_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & (\u1|cpu|cpu|W_alu_result [27]))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (((\u1|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [27]),
	.datad(!\u1|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[27]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[27]~13 .lut_mask = 64'h083B083B00330033;
defparam \u1|cpu|cpu|W_rf_wr_data[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[24]~24 (
// Equation(s):
// \u1|cpu|cpu|R_src1[24]~24_combout  = ( \u1|cpu|cpu|Add0~89_sumout  & ( ((!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]))) # (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [28]))) # 
// (\u1|cpu|cpu|R_src1~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~89_sumout  & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]))) # 
// (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [28])))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|D_iw [28]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[24]~24 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[24]~24 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|R_src1[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N52
dffeas \u1|cpu|cpu|E_src1[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[7]~11 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[7]~11_combout  = ( \u1|cpu|cpu|D_iw [13] & ( ((!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]))) # (\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|D_iw [21]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]))) # 
// (\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|D_iw [21])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\u1|cpu|cpu|D_iw [21]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[7]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[7]~11 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|R_src2_hi[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N4
dffeas \u1|cpu|cpu|E_src2[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[7]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N27
cyclonev_lcell_comb \u1|cpu|cpu|Add0~77 (
// Equation(s):
// \u1|cpu|cpu|Add0~77_sumout  = SUM(( \u1|cpu|cpu|F_pc[19]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~74  ))
// \u1|cpu|cpu|Add0~78  = CARRY(( \u1|cpu|cpu|F_pc[19]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~77_sumout ),
	.cout(\u1|cpu|cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~77 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N30
cyclonev_lcell_comb \u1|cpu|cpu|Add0~81 (
// Equation(s):
// \u1|cpu|cpu|Add0~81_sumout  = SUM(( \u1|cpu|cpu|F_pc [20] ) + ( GND ) + ( \u1|cpu|cpu|Add0~78  ))
// \u1|cpu|cpu|Add0~82  = CARRY(( \u1|cpu|cpu|F_pc [20] ) + ( GND ) + ( \u1|cpu|cpu|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~81_sumout ),
	.cout(\u1|cpu|cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~81 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[22]~13 (
// Equation(s):
// \u1|cpu|cpu|R_src1[22]~13_combout  = ( \u1|cpu|cpu|D_iw [26] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22])) # (\u1|cpu|cpu|R_src1~1_combout ))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~81_sumout )))) ) ) # ( !\u1|cpu|cpu|D_iw [26] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~81_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~1_combout ),
	.datab(!\u1|cpu|cpu|R_src1~0_combout ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datad(!\u1|cpu|cpu|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[22]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[22]~13 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \u1|cpu|cpu|R_src1[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \u1|cpu|cpu|E_src1[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[22]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[5]~0 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[5]~0_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\u1|cpu|cpu|R_src2_use_imm~q )) # (\u1|cpu|cpu|D_iw [21]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [11])))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (\u1|cpu|cpu|D_iw [21] & ((\u1|cpu|cpu|R_src2_use_imm~q )))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [11])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|D_iw [21]),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[5]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[5]~0 .lut_mask = 64'h05270527AF27AF27;
defparam \u1|cpu|cpu|R_src2_hi[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N25
dffeas \u1|cpu|cpu|E_src2[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[5]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N10
dffeas \u1|cpu|cpu|E_src1[21]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[21]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[21]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N9
cyclonev_lcell_comb \u1|cpu|cpu|Add0~41 (
// Equation(s):
// \u1|cpu|cpu|Add0~41_sumout  = SUM(( \u1|cpu|cpu|F_pc[13]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~46  ))
// \u1|cpu|cpu|Add0~42  = CARRY(( \u1|cpu|cpu|F_pc[13]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~46  ))

	.dataa(!\u1|cpu|cpu|F_pc[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~41_sumout ),
	.cout(\u1|cpu|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~41 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N12
cyclonev_lcell_comb \u1|cpu|cpu|Add0~37 (
// Equation(s):
// \u1|cpu|cpu|Add0~37_sumout  = SUM(( \u1|cpu|cpu|F_pc[14]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~42  ))
// \u1|cpu|cpu|Add0~38  = CARRY(( \u1|cpu|cpu|F_pc[14]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~42  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~37_sumout ),
	.cout(\u1|cpu|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~37 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|cpu|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N15
cyclonev_lcell_comb \u1|cpu|cpu|Add0~97 (
// Equation(s):
// \u1|cpu|cpu|Add0~97_sumout  = SUM(( \u1|cpu|cpu|F_pc [15] ) + ( GND ) + ( \u1|cpu|cpu|Add0~38  ))
// \u1|cpu|cpu|Add0~98  = CARRY(( \u1|cpu|cpu|F_pc [15] ) + ( GND ) + ( \u1|cpu|cpu|Add0~38  ))

	.dataa(!\u1|cpu|cpu|F_pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~97_sumout ),
	.cout(\u1|cpu|cpu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~97 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N18
cyclonev_lcell_comb \u1|cpu|cpu|Add0~65 (
// Equation(s):
// \u1|cpu|cpu|Add0~65_sumout  = SUM(( \u1|cpu|cpu|F_pc[16]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~98  ))
// \u1|cpu|cpu|Add0~66  = CARRY(( \u1|cpu|cpu|F_pc[16]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~98  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~65_sumout ),
	.cout(\u1|cpu|cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~65 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|cpu|cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[18]~20 (
// Equation(s):
// \u1|cpu|cpu|R_src1[18]~20_combout  = ( \u1|cpu|cpu|Add0~65_sumout  & ( \u1|cpu|cpu|R_src1~0_combout  ) ) # ( \u1|cpu|cpu|Add0~65_sumout  & ( !\u1|cpu|cpu|R_src1~0_combout  & ( (!\u1|cpu|cpu|R_src1~1_combout  & 
// ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]))) # (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [22])) ) ) ) # ( !\u1|cpu|cpu|Add0~65_sumout  & ( !\u1|cpu|cpu|R_src1~0_combout  & ( (!\u1|cpu|cpu|R_src1~1_combout 
//  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]))) # (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [22])) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [22]),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add0~65_sumout ),
	.dataf(!\u1|cpu|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[18]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[18]~20 .lut_mask = 64'h1D1D1D1D0000FFFF;
defparam \u1|cpu|cpu|R_src1[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N22
dffeas \u1|cpu|cpu|E_src1[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[18]~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[2]~6 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[2]~6_combout  = ( \u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])) # (\u1|cpu|cpu|R_src2_use_imm~q ))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [8])))) ) ) # ( !\u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [8])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\u1|cpu|cpu|D_iw [8]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[2]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[2]~6 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|R_src2_hi[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N7
dffeas \u1|cpu|cpu|E_src2[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[15]~17 (
// Equation(s):
// \u1|cpu|cpu|R_src1[15]~17_combout  = ( \u1|cpu|cpu|Add0~41_sumout  & ( ((!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [19]))) # 
// (\u1|cpu|cpu|R_src1~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~41_sumout  & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # 
// (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [19])))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|D_iw [19]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[15]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[15]~17 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|R_src1[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N49
dffeas \u1|cpu|cpu|E_src1[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[15]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[15]~feeder_combout  = \u1|cpu|cpu|D_iw [21]

	.dataa(!\u1|cpu|cpu|D_iw [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N10
dffeas \u1|cpu|cpu|E_src2[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[15]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N6
cyclonev_lcell_comb \u1|cpu|cpu|Add0~45 (
// Equation(s):
// \u1|cpu|cpu|Add0~45_sumout  = SUM(( \u1|cpu|cpu|F_pc[12]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~50  ))
// \u1|cpu|cpu|Add0~46  = CARRY(( \u1|cpu|cpu|F_pc[12]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~50  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~45_sumout ),
	.cout(\u1|cpu|cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~45 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|cpu|cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[14]~16 (
// Equation(s):
// \u1|cpu|cpu|R_src1[14]~16_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout ) # ((\u1|cpu|cpu|D_iw [18])))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~45_sumout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [18]))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~45_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|D_iw [18]),
	.datad(!\u1|cpu|cpu|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[14]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[14]~16 .lut_mask = 64'h025702578ADF8ADF;
defparam \u1|cpu|cpu|R_src1[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \u1|cpu|cpu|E_src1[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[14]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|Add2~21 (
// Equation(s):
// \u1|cpu|cpu|Add2~21_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [9]) ) + ( \u1|cpu|cpu|E_src1 [9] ) + ( \u1|cpu|cpu|Add2~26  ))
// \u1|cpu|cpu|Add2~22  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [9]) ) + ( \u1|cpu|cpu|E_src1 [9] ) + ( \u1|cpu|cpu|Add2~26  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~21_sumout ),
	.cout(\u1|cpu|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~21 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~21 .lut_mask = 64'h0000FF0000003C3C;
defparam \u1|cpu|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \u1|cpu|cpu|Add2~17 (
// Equation(s):
// \u1|cpu|cpu|Add2~17_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [10]) ) + ( \u1|cpu|cpu|E_src1 [10] ) + ( \u1|cpu|cpu|Add2~22  ))
// \u1|cpu|cpu|Add2~18  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [10]) ) + ( \u1|cpu|cpu|E_src1 [10] ) + ( \u1|cpu|cpu|Add2~22  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~17_sumout ),
	.cout(\u1|cpu|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~17 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~17 .lut_mask = 64'h0000FF0000003C3C;
defparam \u1|cpu|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \u1|cpu|cpu|Add2~101 (
// Equation(s):
// \u1|cpu|cpu|Add2~101_sumout  = SUM(( \u1|cpu|cpu|E_src1 [11] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [11]) ) + ( \u1|cpu|cpu|Add2~18  ))
// \u1|cpu|cpu|Add2~102  = CARRY(( \u1|cpu|cpu|E_src1 [11] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [11]) ) + ( \u1|cpu|cpu|Add2~18  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_src1 [11]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [11]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~101_sumout ),
	.cout(\u1|cpu|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~101 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~101 .lut_mask = 64'h0000CC33000000FF;
defparam \u1|cpu|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \u1|cpu|cpu|Add2~37 (
// Equation(s):
// \u1|cpu|cpu|Add2~37_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [12]) ) + ( \u1|cpu|cpu|E_src1 [12] ) + ( \u1|cpu|cpu|Add2~102  ))
// \u1|cpu|cpu|Add2~38  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [12]) ) + ( \u1|cpu|cpu|E_src1 [12] ) + ( \u1|cpu|cpu|Add2~102  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [12]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~37_sumout ),
	.cout(\u1|cpu|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~37 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~37 .lut_mask = 64'h0000FF0000003C3C;
defparam \u1|cpu|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|Add2~49 (
// Equation(s):
// \u1|cpu|cpu|Add2~49_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [13]) ) + ( \u1|cpu|cpu|E_src1 [13] ) + ( \u1|cpu|cpu|Add2~38  ))
// \u1|cpu|cpu|Add2~50  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [13]) ) + ( \u1|cpu|cpu|E_src1 [13] ) + ( \u1|cpu|cpu|Add2~38  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~49_sumout ),
	.cout(\u1|cpu|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~49 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~49 .lut_mask = 64'h0000FF0000003C3C;
defparam \u1|cpu|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \u1|cpu|cpu|Add2~57 (
// Equation(s):
// \u1|cpu|cpu|Add2~57_sumout  = SUM(( \u1|cpu|cpu|E_src1 [14] ) + ( !\u1|cpu|cpu|E_src2 [14] $ (!\u1|cpu|cpu|E_alu_sub~q ) ) + ( \u1|cpu|cpu|Add2~50  ))
// \u1|cpu|cpu|Add2~58  = CARRY(( \u1|cpu|cpu|E_src1 [14] ) + ( !\u1|cpu|cpu|E_src2 [14] $ (!\u1|cpu|cpu|E_alu_sub~q ) ) + ( \u1|cpu|cpu|Add2~50  ))

	.dataa(!\u1|cpu|cpu|E_src2 [14]),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~57_sumout ),
	.cout(\u1|cpu|cpu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~57 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~57 .lut_mask = 64'h00009999000000FF;
defparam \u1|cpu|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|Add2~61 (
// Equation(s):
// \u1|cpu|cpu|Add2~61_sumout  = SUM(( \u1|cpu|cpu|E_src1 [15] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [15]) ) + ( \u1|cpu|cpu|Add2~58  ))
// \u1|cpu|cpu|Add2~62  = CARRY(( \u1|cpu|cpu|E_src1 [15] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [15]) ) + ( \u1|cpu|cpu|Add2~58  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [15]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~61_sumout ),
	.cout(\u1|cpu|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~61 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~61 .lut_mask = 64'h0000CC3300000F0F;
defparam \u1|cpu|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \u1|cpu|cpu|Add2~65 (
// Equation(s):
// \u1|cpu|cpu|Add2~65_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [16]) ) + ( \u1|cpu|cpu|E_src1 [16] ) + ( \u1|cpu|cpu|Add2~62  ))
// \u1|cpu|cpu|Add2~66  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [16]) ) + ( \u1|cpu|cpu|E_src1 [16] ) + ( \u1|cpu|cpu|Add2~62  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [16]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~65_sumout ),
	.cout(\u1|cpu|cpu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~65 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~65 .lut_mask = 64'h0000FF0000003C3C;
defparam \u1|cpu|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|Add2~69 (
// Equation(s):
// \u1|cpu|cpu|Add2~69_sumout  = SUM(( \u1|cpu|cpu|E_src1 [17] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [17]) ) + ( \u1|cpu|cpu|Add2~66  ))
// \u1|cpu|cpu|Add2~70  = CARRY(( \u1|cpu|cpu|E_src1 [17] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [17]) ) + ( \u1|cpu|cpu|Add2~66  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [17]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~69_sumout ),
	.cout(\u1|cpu|cpu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~69 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~69 .lut_mask = 64'h0000CC3300000F0F;
defparam \u1|cpu|cpu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \u1|cpu|cpu|Add2~73 (
// Equation(s):
// \u1|cpu|cpu|Add2~73_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [18]) ) + ( \u1|cpu|cpu|E_src1 [18] ) + ( \u1|cpu|cpu|Add2~70  ))
// \u1|cpu|cpu|Add2~74  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [18]) ) + ( \u1|cpu|cpu|E_src1 [18] ) + ( \u1|cpu|cpu|Add2~70  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src1 [18]),
	.datad(!\u1|cpu|cpu|E_src2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~73_sumout ),
	.cout(\u1|cpu|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~73 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~73 .lut_mask = 64'h0000F0F0000033CC;
defparam \u1|cpu|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[16]~16 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[16]~16_combout  = ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( \u1|cpu|cpu|Add0~65_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~73_sumout ) ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// \u1|cpu|cpu|Add0~65_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  ) ) ) # ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( !\u1|cpu|cpu|Add0~65_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~73_sumout ) ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|Add2~73_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.dataf(!\u1|cpu|cpu|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[16]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[16]~16 .lut_mask = 64'h00002222AAAA2222;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N40
dffeas \u1|cpu|cpu|F_pc[16]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N21
cyclonev_lcell_comb \u1|cpu|cpu|Add0~69 (
// Equation(s):
// \u1|cpu|cpu|Add0~69_sumout  = SUM(( \u1|cpu|cpu|F_pc[17]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~66  ))
// \u1|cpu|cpu|Add0~70  = CARRY(( \u1|cpu|cpu|F_pc[17]~DUPLICATE_q  ) + ( GND ) + ( \u1|cpu|cpu|Add0~66  ))

	.dataa(!\u1|cpu|cpu|F_pc[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~69_sumout ),
	.cout(\u1|cpu|cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~69 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N39
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[19]~21 (
// Equation(s):
// \u1|cpu|cpu|R_src1[19]~21_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout ) # ((\u1|cpu|cpu|D_iw [23])))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~69_sumout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [23]))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~69_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|D_iw [23]),
	.datad(!\u1|cpu|cpu|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[19]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[19]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[19]~21 .lut_mask = 64'h025702578ADF8ADF;
defparam \u1|cpu|cpu|R_src1[19]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N40
dffeas \u1|cpu|cpu|E_src1[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[19]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|Add2~77 (
// Equation(s):
// \u1|cpu|cpu|Add2~77_sumout  = SUM(( \u1|cpu|cpu|E_src1 [19] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [19]) ) + ( \u1|cpu|cpu|Add2~74  ))
// \u1|cpu|cpu|Add2~78  = CARRY(( \u1|cpu|cpu|E_src1 [19] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [19]) ) + ( \u1|cpu|cpu|Add2~74  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src1 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [19]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~77_sumout ),
	.cout(\u1|cpu|cpu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~77 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~77 .lut_mask = 64'h0000AA5500000F0F;
defparam \u1|cpu|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[17]~17 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[17]~17_combout  = ( \u1|cpu|cpu|Add2~77_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((\u1|cpu|cpu|Add0~69_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\u1|cpu|cpu|Add2~77_sumout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & (!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & \u1|cpu|cpu|Add0~69_sumout )) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[17]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[17]~17 .lut_mask = 64'h0088008822AA22AA;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \u1|cpu|cpu|F_pc[17]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[17]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \u1|cpu|cpu|Add0~73 (
// Equation(s):
// \u1|cpu|cpu|Add0~73_sumout  = SUM(( \u1|cpu|cpu|F_pc [18] ) + ( GND ) + ( \u1|cpu|cpu|Add0~70  ))
// \u1|cpu|cpu|Add0~74  = CARRY(( \u1|cpu|cpu|F_pc [18] ) + ( GND ) + ( \u1|cpu|cpu|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add0~73_sumout ),
	.cout(\u1|cpu|cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add0~73 .extended_lut = "off";
defparam \u1|cpu|cpu|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|cpu|cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[20]~26 (
// Equation(s):
// \u1|cpu|cpu|R_src1[20]~26_combout  = ( \u1|cpu|cpu|Add0~73_sumout  & ( ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20])) # (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [24])))) # 
// (\u1|cpu|cpu|R_src1~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~73_sumout  & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20])) # 
// (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [24]))))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datac(!\u1|cpu|cpu|D_iw [24]),
	.datad(!\u1|cpu|cpu|R_src1~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[20]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[20]~26 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[20]~26 .lut_mask = 64'h220A220A775F775F;
defparam \u1|cpu|cpu|R_src1[20]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N34
dffeas \u1|cpu|cpu|E_src1[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[20]~26_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|Add2~97 (
// Equation(s):
// \u1|cpu|cpu|Add2~97_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [20]) ) + ( \u1|cpu|cpu|E_src1 [20] ) + ( \u1|cpu|cpu|Add2~78  ))
// \u1|cpu|cpu|Add2~98  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [20]) ) + ( \u1|cpu|cpu|E_src1 [20] ) + ( \u1|cpu|cpu|Add2~78  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_src2 [20]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~97_sumout ),
	.cout(\u1|cpu|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~97 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~97 .lut_mask = 64'h0000FF00000055AA;
defparam \u1|cpu|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|Add2~41 (
// Equation(s):
// \u1|cpu|cpu|Add2~41_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [21]) ) + ( \u1|cpu|cpu|E_src1[21]~DUPLICATE_q  ) + ( \u1|cpu|cpu|Add2~98  ))
// \u1|cpu|cpu|Add2~42  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [21]) ) + ( \u1|cpu|cpu|E_src1[21]~DUPLICATE_q  ) + ( \u1|cpu|cpu|Add2~98  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~41_sumout ),
	.cout(\u1|cpu|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~41 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~41 .lut_mask = 64'h0000FF0000005A5A;
defparam \u1|cpu|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \u1|cpu|cpu|Add2~45 (
// Equation(s):
// \u1|cpu|cpu|Add2~45_sumout  = SUM(( \u1|cpu|cpu|E_src1 [22] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [22]) ) + ( \u1|cpu|cpu|Add2~42  ))
// \u1|cpu|cpu|Add2~46  = CARRY(( \u1|cpu|cpu|E_src1 [22] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [22]) ) + ( \u1|cpu|cpu|Add2~42  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [22]),
	.datad(!\u1|cpu|cpu|E_src1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~45_sumout ),
	.cout(\u1|cpu|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~45 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~45 .lut_mask = 64'h0000A5A5000000FF;
defparam \u1|cpu|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \u1|cpu|cpu|Add2~93 (
// Equation(s):
// \u1|cpu|cpu|Add2~93_sumout  = SUM(( \u1|cpu|cpu|E_src1 [23] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [23]) ) + ( \u1|cpu|cpu|Add2~46  ))
// \u1|cpu|cpu|Add2~94  = CARRY(( \u1|cpu|cpu|E_src1 [23] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [23]) ) + ( \u1|cpu|cpu|Add2~46  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [23]),
	.datad(!\u1|cpu|cpu|E_src1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~93_sumout ),
	.cout(\u1|cpu|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~93 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~93 .lut_mask = 64'h0000A5A5000000FF;
defparam \u1|cpu|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \u1|cpu|cpu|Add2~89 (
// Equation(s):
// \u1|cpu|cpu|Add2~89_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [24]) ) + ( \u1|cpu|cpu|E_src1 [24] ) + ( \u1|cpu|cpu|Add2~94  ))
// \u1|cpu|cpu|Add2~90  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [24]) ) + ( \u1|cpu|cpu|E_src1 [24] ) + ( \u1|cpu|cpu|Add2~94  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~89_sumout ),
	.cout(\u1|cpu|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~89 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~89 .lut_mask = 64'h0000FF0000005A5A;
defparam \u1|cpu|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[24]~22 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[24]~22_combout  = (!\u1|cpu|cpu|E_src1 [24] & ((!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src2 [24])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src2 [24]))))) # (\u1|cpu|cpu|E_src1 [24] & 
// (!\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [24])))))

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src1 [24]),
	.datad(!\u1|cpu|cpu|E_src2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[24]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[24]~22 .lut_mask = 64'h8556855685568556;
defparam \u1|cpu|cpu|E_logic_result[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[24]~23 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[24]~23_combout  = ( \u1|cpu|cpu|E_shift_rot_result [24] & ( ((!\u1|cpu|cpu|R_ctrl_logic~q  & (\u1|cpu|cpu|Add2~89_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~q  & ((\u1|cpu|cpu|E_logic_result[24]~22_combout )))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [24] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_logic~q  & (\u1|cpu|cpu|Add2~89_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~q  & 
// ((\u1|cpu|cpu|E_logic_result[24]~22_combout ))))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\u1|cpu|cpu|Add2~89_sumout ),
	.datad(!\u1|cpu|cpu|E_logic_result[24]~22_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[24]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[24]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[24]~23 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|E_alu_result[24]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N58
dffeas \u1|cpu|cpu|W_alu_result[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[24]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[24]~22 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[24]~22_combout  = ( \u1|cpu|cpu|W_alu_result [24] & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((!\u1|cpu|cpu|R_ctrl_br_cmp~q )))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (((\u1|cpu|cpu|av_ld_byte3_data [0])))) ) ) # ( !\u1|cpu|cpu|W_alu_result [24] & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte3_data [0]) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|av_ld_byte3_data [0]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[24]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[24]~22 .lut_mask = 64'h030303038B038B03;
defparam \u1|cpu|cpu|W_rf_wr_data[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[6]~2 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[6]~2_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\u1|cpu|cpu|R_src2_use_imm~q )) # (\u1|cpu|cpu|D_iw [21]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [12])))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (\u1|cpu|cpu|D_iw [21] & ((\u1|cpu|cpu|R_src2_use_imm~q )))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [12])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|D_iw [21]),
	.datac(!\u1|cpu|cpu|D_iw [12]),
	.datad(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[6]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[6]~2 .lut_mask = 64'h05270527AF27AF27;
defparam \u1|cpu|cpu|R_src2_hi[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N29
dffeas \u1|cpu|cpu|E_src2[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[20]~20 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[20]~20_combout  = ( \u1|cpu|cpu|Add0~81_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ) # (\u1|cpu|cpu|Add2~45_sumout ))) ) ) # ( !\u1|cpu|cpu|Add0~81_sumout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & \u1|cpu|cpu|Add2~45_sumout )) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[20]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[20]~20 .lut_mask = 64'h0022002288AA88AA;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \u1|cpu|cpu|F_pc[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[23]~25 (
// Equation(s):
// \u1|cpu|cpu|R_src1[23]~25_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout ) # ((\u1|cpu|cpu|D_iw [27])))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~85_sumout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [27])))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~85_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|Add0~85_sumout ),
	.datad(!\u1|cpu|cpu|D_iw [27]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[23]~25 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[23]~25 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|R_src1[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N1
dffeas \u1|cpu|cpu|E_src1[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[23]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \u1|cpu|cpu|E_shift_rot_result[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[23]~23 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[23]~23_combout  = ( \u1|cpu|cpu|E_src1 [23] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [23]))) ) ) # ( !\u1|cpu|cpu|E_src1 [23] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src2 [23])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src2 [23]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[23]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[23]~23 .lut_mask = 64'h8585858556565656;
defparam \u1|cpu|cpu|E_logic_result[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[23]~24 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[23]~24_combout  = ( \u1|cpu|cpu|E_logic_result[23]~23_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~93_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~q ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\u1|cpu|cpu|E_shift_rot_result [23])))) ) ) # ( !\u1|cpu|cpu|E_logic_result[23]~23_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~q  & ((\u1|cpu|cpu|Add2~93_sumout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  
// & (((\u1|cpu|cpu|E_shift_rot_result [23])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [23]),
	.datad(!\u1|cpu|cpu|Add2~93_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[23]~24 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[23]~24 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|E_alu_result[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N37
dffeas \u1|cpu|cpu|W_alu_result[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[23]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[23]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[23]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N45
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[23]~0 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[23]~0_combout  = ( \u1|cpu|cpu|D_iw[4]~DUPLICATE_q  ) # ( !\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\u1|cpu|cpu|D_ctrl_mem8~0_combout  & !\u1|cpu|cpu|D_ctrl_mem16~0_combout ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[23]~0 .lut_mask = 64'hA0A0A0A0FFFFFFFF;
defparam \u1|cpu|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N41
dffeas \u1|cpu|cpu|d_writedata[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = (\u1|cpu|cpu|d_writedata [23] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|d_writedata [23]),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 64'h0033003300330033;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \u1|cpu|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \u1|cpu|cpu|E_mem_byte_en[2]~2_combout  = (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((!\u1|cpu|cpu|Add2~105_sumout  & \u1|cpu|cpu|Add2~109_sumout )) # (\u1|cpu|cpu|D_ctrl_mem16~1_combout ))) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((!\u1|cpu|cpu|D_ctrl_mem16~1_combout ) # (\u1|cpu|cpu|Add2~109_sumout ))))

	.dataa(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\u1|cpu|cpu|Add2~105_sumout ),
	.datac(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\u1|cpu|cpu|Add2~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h5ADF5ADF5ADF5ADF;
defparam \u1|cpu|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N56
dffeas \u1|cpu|cpu|d_byteenable[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [34] = ( \u1|cpu|cpu|d_byteenable [2] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( !\u1|cpu|cpu|d_byteenable [2] & ( 
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_byteenable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_fill_bit~0_combout )) # 
// (\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_ld_byte3_data [7]))) ) ) ) # ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|LessThan0~0_combout  & 
// (\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_ld_byte3_data [7]))) ) ) ) # ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( 
// \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) )

	.dataa(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_byte3_data [7]),
	.datad(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datae(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14 .lut_mask = 64'h00003333550F550F;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~6 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~6_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14_combout  ) ) ) # ( 
// !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14_combout  ) ) ) # ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ))) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a55~portadataout ))) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14_combout ) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( 
// \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14_combout  ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data_nxt[7]~14_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~6 .lut_mask = 64'h0F0F3F5F0F0F0F0F;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N49
dffeas \u1|cpu|cpu|av_ld_byte2_data[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[23]~23 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[23]~23_combout  = ( \u1|cpu|cpu|av_ld_byte2_data [7] & ( ((!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|cpu|cpu|W_alu_result [23] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|av_ld_byte2_data [7] & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|W_alu_result [23] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [23]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[23]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[23]~23 .lut_mask = 64'h080008003B333B33;
defparam \u1|cpu|cpu|W_rf_wr_data[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[30]~5 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[30]~5_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # 
// (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])) # (\u1|cpu|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [14] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (!\u1|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datad(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[30]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[30]~5 .lut_mask = 64'h330A330A335F335F;
defparam \u1|cpu|cpu|E_st_data[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N43
dffeas \u1|cpu|cpu|d_writedata[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[30]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = ( \u1|cpu|cpu|d_writedata [30] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 64'h0000000055555555;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y7_N41
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] ) ) # ( 
// !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & ( (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout )) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout ))))) ) ) ) # ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & ( 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout )) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout ))))) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & ( 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout )) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout ))))) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'h110511051105FFFF;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N49
dffeas \u1|cpu|cpu|av_ld_byte3_data[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_ld_byte3_data [6]))) ) ) # ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) )

	.dataa(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u1|cpu|cpu|av_ld_byte3_data [6]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22 .lut_mask = 64'h0F0F0F0F22772277;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \u1|jtag_uart|Add1~5 (
// Equation(s):
// \u1|jtag_uart|Add1~5_sumout  = SUM(( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  ) + ( VCC ) + ( \u1|jtag_uart|Add1~2  ))

	.dataa(gnd),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|Add1~5 .extended_lut = "off";
defparam \u1|jtag_uart|Add1~5 .lut_mask = 64'h000000000000CCCC;
defparam \u1|jtag_uart|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|Add1~5_sumout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N49
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[19]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[19]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N49
dffeas \u1|cpu|cpu|d_writedata[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout  = ( \u1|cpu|cpu|d_writedata [19] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~28 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~28 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N35
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [19] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [19]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [19] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[20]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[20]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N4
dffeas \u1|cpu|cpu|d_writedata[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout  = ( \u1|cpu|cpu|d_writedata [20] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~27 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~27 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N35
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata 
// [20] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [20] ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata 
// [20] ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [20] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [20] 
// ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26 .lut_mask = 64'h00003333FFFF3333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [24]

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N10
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~32 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~32_combout  = ( \u1|cpu|cpu|d_writedata [21] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~32 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~32 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~31 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~31_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [21] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [21] ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [21]),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~31 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~31 .lut_mask = 64'h00FF555500FF5555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [22] ) )

	.dataa(!\u1|cpu|cpu|d_writedata [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~30 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~30 .lut_mask = 64'h0000000055555555;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~29 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [22] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [22]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [22] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~29 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~29 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [23] ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|d_writedata [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~29 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~29 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N22
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~28 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~28_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [23] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [23]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [23] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [23]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~28 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~28 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [34] = ( \u1|cpu|cpu|d_byteenable [2] & ( (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( !\u1|cpu|cpu|d_byteenable [2] & ( 
// \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_byteenable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[34] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[34] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~28_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~31_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout ,gnd,gnd,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~9_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~8_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~7_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~23_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~24_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout }),
	.portaaddr({\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout ,\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "system:u1|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 20;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 20;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X16_Y4_N10
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21_combout  = (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])))) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22])))

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21 .lut_mask = 64'h0537053705370537;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~1 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~1_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22_combout  ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22_combout  ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( ((\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22_combout  & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21_combout ) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( ((\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22_combout  & 
// (!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & \u1|memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ))) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~22_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datad(!\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~21_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~1 .lut_mask = 64'h04FF15FF55555555;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \u1|cpu|cpu|av_ld_byte2_data[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[22]~11 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[22]~11_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( (!\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src1 [22] & \u1|cpu|cpu|E_src2 [22])) # (\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src1 [22] $ (!\u1|cpu|cpu|E_src2 [22]))) ) ) 
// # ( !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((\u1|cpu|cpu|E_src2 [22]) # (\u1|cpu|cpu|E_src1 [22]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src1 [22]),
	.datad(!\u1|cpu|cpu|E_src2 [22]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[22]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[22]~11 .lut_mask = 64'hA555A555055A055A;
defparam \u1|cpu|cpu|E_logic_result[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[22]~12 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[22]~12_combout  = ( \u1|cpu|cpu|Add2~45_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # ((\u1|cpu|cpu|E_logic_result[22]~11_combout )))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [22])))) ) ) # ( !\u1|cpu|cpu|Add2~45_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|E_logic_result[22]~11_combout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [22])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [22]),
	.datad(!\u1|cpu|cpu|E_logic_result[22]~11_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[22]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[22]~12 .lut_mask = 64'h034703478BCF8BCF;
defparam \u1|cpu|cpu|E_alu_result[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N28
dffeas \u1|cpu|cpu|W_alu_result[22]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[22]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[22]~11 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[22]~11_combout  = ( \u1|cpu|cpu|W_alu_result[22]~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((!\u1|cpu|cpu|R_ctrl_br_cmp~q )))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (((\u1|cpu|cpu|av_ld_byte2_data [6])))) ) ) # ( !\u1|cpu|cpu|W_alu_result[22]~DUPLICATE_q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte2_data [6]) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data [6]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[22]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[22]~11 .lut_mask = 64'h030303038B038B03;
defparam \u1|cpu|cpu|W_rf_wr_data[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[4]~12 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[4]~12_combout  = ( \u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])) # (\u1|cpu|cpu|R_src2_use_imm~q ))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [10])))) ) ) # ( !\u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (!\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [10])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datad(!\u1|cpu|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[4]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[4]~12 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|R_src2_hi[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N19
dffeas \u1|cpu|cpu|E_src2[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[18]~18 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[18]~18_combout  = ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( \u1|cpu|cpu|Add0~73_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~97_sumout ) ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// \u1|cpu|cpu|Add0~73_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  ) ) ) # ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( !\u1|cpu|cpu|Add0~73_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~97_sumout ) ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Add2~97_sumout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.dataf(!\u1|cpu|cpu|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[18]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[18]~18 .lut_mask = 64'h00000A0AAAAA0A0A;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N52
dffeas \u1|cpu|cpu|F_pc[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[21]~12 (
// Equation(s):
// \u1|cpu|cpu|R_src1[21]~12_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout ) # ((\u1|cpu|cpu|D_iw [25])))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~77_sumout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [25]))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~77_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~1_combout ),
	.datab(!\u1|cpu|cpu|R_src1~0_combout ),
	.datac(!\u1|cpu|cpu|D_iw [25]),
	.datad(!\u1|cpu|cpu|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[21]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[21]~12 .lut_mask = 64'h043704378CBF8CBF;
defparam \u1|cpu|cpu|R_src1[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \u1|cpu|cpu|E_src1[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[21]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[21]~10 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[21]~10_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( (!\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src1 [21] & \u1|cpu|cpu|E_src2 [21])) # (\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src1 [21] $ (!\u1|cpu|cpu|E_src2 [21]))) ) ) 
// # ( !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((\u1|cpu|cpu|E_src2 [21]) # (\u1|cpu|cpu|E_src1 [21]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src1 [21]),
	.datad(!\u1|cpu|cpu|E_src2 [21]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[21]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[21]~10 .lut_mask = 64'hA555A555055A055A;
defparam \u1|cpu|cpu|E_logic_result[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N40
dffeas \u1|cpu|cpu|E_shift_rot_result[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[21]~10_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[21]~11 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[21]~11_combout  = ( \u1|cpu|cpu|Add2~41_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # ((\u1|cpu|cpu|E_logic_result[21]~10_combout )))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [21])))) ) ) # ( !\u1|cpu|cpu|Add2~41_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// (\u1|cpu|cpu|E_logic_result[21]~10_combout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [21])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_logic_result[21]~10_combout ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [21]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[21]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[21]~11 .lut_mask = 64'h043704378CBF8CBF;
defparam \u1|cpu|cpu|E_alu_result[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \u1|cpu|cpu|W_alu_result[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[21]~10 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[21]~10_combout  = ( \u1|cpu|cpu|av_ld_byte2_data [5] & ( ((!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|cpu|cpu|W_alu_result [21] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|av_ld_byte2_data [5] & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|W_alu_result [21] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [21]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[21]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[21]~10 .lut_mask = 64'h080008003B333B33;
defparam \u1|cpu|cpu|W_rf_wr_data[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[8]~10 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[8]~10_combout  = ( \u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])) # (\u1|cpu|cpu|R_src2_use_imm~q ))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [14])))) ) ) # ( !\u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (!\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [14])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[8]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[8]~10 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|R_src2_hi[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N1
dffeas \u1|cpu|cpu|E_src2[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|Add2~85 (
// Equation(s):
// \u1|cpu|cpu|Add2~85_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [25]) ) + ( \u1|cpu|cpu|E_src1 [25] ) + ( \u1|cpu|cpu|Add2~90  ))
// \u1|cpu|cpu|Add2~86  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [25]) ) + ( \u1|cpu|cpu|E_src1 [25] ) + ( \u1|cpu|cpu|Add2~90  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [25]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~85_sumout ),
	.cout(\u1|cpu|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~85 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~85 .lut_mask = 64'h0000FF0000005A5A;
defparam \u1|cpu|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[23]~23 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[23]~23_combout  = ( \u1|cpu|cpu|Add2~85_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((\u1|cpu|cpu|Add0~93_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\u1|cpu|cpu|Add2~85_sumout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & (!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & \u1|cpu|cpu|Add0~93_sumout )) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[23]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[23]~23 .lut_mask = 64'h0088008822AA22AA;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N10
dffeas \u1|cpu|cpu|F_pc[23]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[23]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[25]~23 (
// Equation(s):
// \u1|cpu|cpu|R_src1[25]~23_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ( \u1|cpu|cpu|R_src1~0_combout  & ( \u1|cpu|cpu|Add0~93_sumout  ) ) ) # ( 
// !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ( \u1|cpu|cpu|R_src1~0_combout  & ( \u1|cpu|cpu|Add0~93_sumout  ) ) ) # ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ( 
// !\u1|cpu|cpu|R_src1~0_combout  & ( (!\u1|cpu|cpu|R_src1~1_combout ) # (\u1|cpu|cpu|D_iw [29]) ) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ( !\u1|cpu|cpu|R_src1~0_combout  & ( (\u1|cpu|cpu|D_iw [29] & 
// \u1|cpu|cpu|R_src1~1_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [29]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Add0~93_sumout ),
	.datad(!\u1|cpu|cpu|R_src1~1_combout ),
	.datae(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.dataf(!\u1|cpu|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[25]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[25]~23 .lut_mask = 64'h0055FF550F0F0F0F;
defparam \u1|cpu|cpu|R_src1[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N43
dffeas \u1|cpu|cpu|E_src1[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[25]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[24]~15 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[24]~15_combout  = ( !\u1|cpu|cpu|R_ctrl_exception~q  & ( \u1|cpu|cpu|R_ctrl_break~q  ) ) # ( !\u1|cpu|cpu|R_ctrl_exception~q  & ( !\u1|cpu|cpu|R_ctrl_break~q  & ( (!\u1|cpu|cpu|F_pc_sel_nxt~0_combout  & 
// (!\u1|cpu|cpu|Add2~81_sumout )) # (\u1|cpu|cpu|F_pc_sel_nxt~0_combout  & ((!\u1|cpu|cpu|Add0~61_sumout ))) ) ) )

	.dataa(!\u1|cpu|cpu|Add2~81_sumout ),
	.datab(!\u1|cpu|cpu|Add0~61_sumout ),
	.datac(!\u1|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_ctrl_exception~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[24]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[24]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[24]~15 .lut_mask = 64'hACAC0000FFFF0000;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[24]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N49
dffeas \u1|cpu|cpu|F_pc[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[24]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[26]~22 (
// Equation(s):
// \u1|cpu|cpu|R_src1[26]~22_combout  = ( \u1|cpu|cpu|D_iw [30] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26])) # (\u1|cpu|cpu|R_src1~1_combout ))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~61_sumout )))) ) ) # ( !\u1|cpu|cpu|D_iw [30] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26])))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~61_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~1_combout ),
	.datab(!\u1|cpu|cpu|R_src1~0_combout ),
	.datac(!\u1|cpu|cpu|Add0~61_sumout ),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[26]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[26]~22 .lut_mask = 64'h038B038B47CF47CF;
defparam \u1|cpu|cpu|R_src1[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N56
dffeas \u1|cpu|cpu|E_src1[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[26]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N47
dffeas \u1|cpu|cpu|E_shift_rot_result[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[26]~20_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[27]~13 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[27]~13_combout  = ( \u1|cpu|cpu|E_shift_rot_result [28] & ( (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [26]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [28] & ( (\u1|cpu|cpu|E_shift_rot_result 
// [26] & !\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [26]),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[27]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[27]~13 .lut_mask = 64'h303030303F3F3F3F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N22
dffeas \u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[27]~13_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[26]~20 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[26]~20_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result [25])) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q )))

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [25]),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[26]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[26]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[26]~20 .lut_mask = 64'h2727272727272727;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[26]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N46
dffeas \u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[26]~20_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[25]~21 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[25]~21_combout  = ( \u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q  & ( (\u1|cpu|cpu|E_shift_rot_result [24]) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q  & ( 
// (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & \u1|cpu|cpu|E_shift_rot_result [24]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [24]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[25]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[25]~21 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N44
dffeas \u1|cpu|cpu|E_shift_rot_result[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[25]~21_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[24]~22 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[24]~22_combout  = ( \u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [25]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q  & ( 
// (\u1|cpu|cpu|E_shift_rot_result [25] & \u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [25]),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[24]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[24]~22 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \u1|cpu|cpu|E_shift_rot_result[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[24]~22_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[23]~23 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout  = ( \u1|cpu|cpu|E_shift_rot_result [22] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [24]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [22] & ( 
// (\u1|cpu|cpu|E_shift_rot_result [24] & \u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [24]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[23]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[23]~23 .lut_mask = 64'h05050505F5F5F5F5;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N2
dffeas \u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[23]~23_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[22]~11 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[22]~11_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ))) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ))

	.dataa(!\u1|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[22]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[22]~11 .lut_mask = 64'h3535353535353535;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \u1|cpu|cpu|E_shift_rot_result[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[22]~11_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[21]~10 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[21]~10_combout  = ( \u1|cpu|cpu|E_shift_rot_result [22] & ( (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [20]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [22] & ( (\u1|cpu|cpu|E_shift_rot_result 
// [20] & !\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [20]),
	.datad(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[21]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[21]~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N41
dffeas \u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[21]~10_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[19]~19 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[19]~19_combout  = ( \u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [20] ) ) # ( !\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [18] ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [18]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[19]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[19]~19 .lut_mask = 64'h555555550F0F0F0F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N52
dffeas \u1|cpu|cpu|E_shift_rot_result[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[19]~19_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[20]~24 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[20]~24_combout  = ( \u1|cpu|cpu|E_shift_rot_result [19] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [19] & ( 
// (\u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q  & \u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[20]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[20]~24 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[20]~24 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[20]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N49
dffeas \u1|cpu|cpu|E_shift_rot_result[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[20]~24_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[20]~24 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[20]~24_combout  = ( \u1|cpu|cpu|E_src1 [20] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [20]))) ) ) # ( !\u1|cpu|cpu|E_src1 [20] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src2 [20])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src2 [20]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_src2 [20]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[20]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[20]~24 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[20]~24 .lut_mask = 64'h8855885555665566;
defparam \u1|cpu|cpu|E_logic_result[20]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[20]~25 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[20]~25_combout  = ( \u1|cpu|cpu|E_logic_result[20]~24_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~97_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~q ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\u1|cpu|cpu|E_shift_rot_result [20])))) ) ) # ( !\u1|cpu|cpu|E_logic_result[20]~24_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~q  & ((\u1|cpu|cpu|Add2~97_sumout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  
// & (((\u1|cpu|cpu|E_shift_rot_result [20])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [20]),
	.datad(!\u1|cpu|cpu|Add2~97_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[20]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[20]~25 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[20]~25 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|E_alu_result[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N40
dffeas \u1|cpu|cpu|W_alu_result[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[20]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \u1|cpu|cpu|av_ld_byte3_data[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_fill_bit~0_combout ))) # (\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_ld_byte3_data [4])) ) ) # ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) )

	.dataa(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_byte3_data [4]),
	.datad(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16 .lut_mask = 64'h3333333305AF05AF;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|Add1~25_sumout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N28
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15_combout  = (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20])))) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20])) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20])))

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15 .lut_mask = 64'h0537053705370537;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = ( \u1|cpu|cpu|d_writedata [20] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~7 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~7_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16_combout  ) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q 
//  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( ((\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16_combout  & ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a52~portadataout )))) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15_combout ) ) ) ) # ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( 
// \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16_combout  ) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( ((\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16_combout  & 
// (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & \u1|memory|the_altsyncram|auto_generated|ram_block1a52~portadataout ))) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~16_combout ),
	.datab(!\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~15_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datae(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~7 .lut_mask = 64'h3337555573775555;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \u1|cpu|cpu|av_ld_byte2_data[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[20]~24 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[20]~24_combout  = ( \u1|cpu|cpu|av_ld_byte2_data [4] & ( ((!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|cpu|cpu|W_alu_result [20] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|av_ld_byte2_data [4] & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|W_alu_result [20] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [20]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte2_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[20]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[20]~24 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[20]~24 .lut_mask = 64'h080008003B333B33;
defparam \u1|cpu|cpu|W_rf_wr_data[20]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[26]~3 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[26]~3_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # 
// (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]) # (\u1|cpu|cpu|D_ctrl_mem16~1_combout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [10] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((!\u1|cpu|cpu|D_ctrl_mem16~1_combout  & 
// \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datad(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[26]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[26]~3 .lut_mask = 64'h550C550C553F553F;
defparam \u1|cpu|cpu|E_st_data[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \u1|cpu|cpu|d_writedata[26]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[26]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[26]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N3
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout  = ( \u1|cpu|cpu|d_writedata[26]~DUPLICATE_q  & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~15 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [26] ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N52
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( 
// ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])) # (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]))) # (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]))) # (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])))) ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h0303570303575757;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \u1|cpu|cpu|av_ld_byte3_data[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13_combout  = ( \u1|cpu|cpu|av_ld_byte3_data [3] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (((\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout ))) ) ) # ( !\u1|cpu|cpu|av_ld_byte3_data [3] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # 
// (\u1|cpu|cpu|av_ld_aligning_data~q  & (!\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_fill_bit~0_combout )))) ) )

	.dataa(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte3_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13 .lut_mask = 64'h303A303A353F353F;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N10
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|Add1~21_sumout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout  = ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19] & ( ((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19])) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) # ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre 
// [19] & ( (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12 .lut_mask = 64'h0033003355775577;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u1|cpu|cpu|d_writedata [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 64'h0303030303030303;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~5 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~5_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13_combout  ) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q 
//  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( ((\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13_combout  & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ) # 
// (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0])))) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ) ) ) ) # ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( 
// \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13_combout  ) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( ((\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13_combout  & 
// (!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & \u1|memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ))) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~13_combout ),
	.datab(!\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~12_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datae(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~5 .lut_mask = 64'h3373555537775555;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N43
dffeas \u1|cpu|cpu|av_ld_byte2_data[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[19]~19 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[19]~19_combout  = ( \u1|cpu|cpu|W_alu_result [19] & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((!\u1|cpu|cpu|R_ctrl_br_cmp~q )))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (((\u1|cpu|cpu|av_ld_byte2_data [3])))) ) ) # ( !\u1|cpu|cpu|W_alu_result [19] & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte2_data [3]) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data [3]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[19]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[19]~19 .lut_mask = 64'h030303038B038B03;
defparam \u1|cpu|cpu|W_rf_wr_data[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N34
dffeas \u1|cpu|cpu|d_writedata[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u1|cpu|cpu|d_writedata [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\u1|cpu|cpu|d_writedata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N27
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[21]~15 (
// Equation(s):
// \u1|cpu|cpu|F_iw[21]~15_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[21]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[21]~15 .lut_mask = 64'h0000000055555555;
defparam \u1|cpu|cpu|F_iw[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[21]~9 (
// Equation(s):
// \u1|cpu|cpu|F_iw[21]~9_combout  = ( \u1|cpu|cpu|F_iw[21]~15_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout  ) ) # ( !\u1|cpu|cpu|F_iw[21]~15_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout 
//  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( 
// \u1|cpu|cpu|F_iw[21]~15_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout  ) ) # ( !\u1|cpu|cpu|F_iw[21]~15_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( 
// (!\u1|cpu|cpu|D_iw[18]~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|memory|the_altsyncram|auto_generated|ram_block1a21~portadataout  & !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datac(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|cpu|cpu|F_iw[21]~15_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[21]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[21]~9 .lut_mask = 64'hF1F0FFFFF1F5FFFF;
defparam \u1|cpu|cpu|F_iw[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N49
dffeas \u1|cpu|cpu|D_iw[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[21]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[1]~5 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[1]~5_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\u1|cpu|cpu|R_src2_use_imm~q )) # (\u1|cpu|cpu|D_iw [21]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [7])))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (\u1|cpu|cpu|D_iw [21] & ((\u1|cpu|cpu|R_src2_use_imm~q )))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (((\u1|cpu|cpu|D_iw [7])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|D_iw [21]),
	.datac(!\u1|cpu|cpu|D_iw [7]),
	.datad(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[1]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[1]~5 .lut_mask = 64'h05270527AF27AF27;
defparam \u1|cpu|cpu|R_src2_hi[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N52
dffeas \u1|cpu|cpu|E_src2[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[15]~24 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[15]~24_combout  = ( \u1|cpu|cpu|Add2~69_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((\u1|cpu|cpu|Add0~97_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\u1|cpu|cpu|Add2~69_sumout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & (\u1|cpu|cpu|Add0~97_sumout  & !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout )) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Add0~97_sumout ),
	.datad(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[15]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[15]~24 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[15]~24 .lut_mask = 64'h0A000A005F005F00;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[15]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N14
dffeas \u1|cpu|cpu|F_pc[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|F_pc_no_crst_nxt[15]~24_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[17]~19 (
// Equation(s):
// \u1|cpu|cpu|R_src1[17]~19_combout  = ( \u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17])) # (\u1|cpu|cpu|R_src1~1_combout ))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~97_sumout )))) ) ) # ( !\u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17])))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~97_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|Add0~97_sumout ),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[17]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[17]~19 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|R_src1[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N49
dffeas \u1|cpu|cpu|E_src1[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[17]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \u1|cpu|cpu|E_shift_rot_result[17]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[17]~17_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[17]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[18]~18 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[18]~18_combout  = ( \u1|cpu|cpu|E_shift_rot_result [19] & ( (\u1|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [19] & ( 
// (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & \u1|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[18]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[18]~18 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N20
dffeas \u1|cpu|cpu|E_shift_rot_result[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[18]~18_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[18]~18 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[18]~18_combout  = (!\u1|cpu|cpu|E_src2 [18] & ((!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src1 [18])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [18]))))) # (\u1|cpu|cpu|E_src2 [18] & 
// (!\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [18])))))

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(!\u1|cpu|cpu|E_src2 [18]),
	.datad(!\u1|cpu|cpu|E_src1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[18]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[18]~18 .lut_mask = 64'h8336833683368336;
defparam \u1|cpu|cpu|E_logic_result[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[18]~19 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[18]~19_combout  = ( \u1|cpu|cpu|Add2~73_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # ((\u1|cpu|cpu|E_logic_result[18]~18_combout )))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [18])))) ) ) # ( !\u1|cpu|cpu|Add2~73_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|E_logic_result[18]~18_combout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [18])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [18]),
	.datad(!\u1|cpu|cpu|E_logic_result[18]~18_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[18]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[18]~19 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|E_alu_result[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N22
dffeas \u1|cpu|cpu|W_alu_result[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[18]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = ( \u1|cpu|cpu|d_writedata [18] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y8_N2
dffeas \u1|cpu|cpu|av_ld_byte3_data[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_ld_byte3_data [2]))) ) ) # ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) )

	.dataa(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datab(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u1|cpu|cpu|av_ld_byte3_data [2]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11 .lut_mask = 64'h0F0F0F0F44774477;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|Add1~17_sumout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10_combout  = ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & ( 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18] & ( 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) ) # ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18] & ( 
// !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10 .lut_mask = 64'h00000F0F55555F5F;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~4 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~4_combout  = ( \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q ) # 
// (\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout ) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( (\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  & 
// (((\u1|cpu|cpu|av_ld_aligning_data~q ) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q ) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout ) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( (\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout  & (((\u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout  & !\u1|memory|the_altsyncram|auto_generated|address_reg_a 
// [0])) # (\u1|cpu|cpu|av_ld_aligning_data~q ))) ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~11_combout ),
	.datae(!\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~10_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~4 .lut_mask = 64'h004FF0FF007FF0FF;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \u1|cpu|cpu|av_ld_byte2_data[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[18]~18 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[18]~18_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte2_data [2]) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & (\u1|cpu|cpu|W_alu_result [18]))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (((\u1|cpu|cpu|av_ld_byte2_data [2])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [18]),
	.datad(!\u1|cpu|cpu|av_ld_byte2_data [2]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[18]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[18]~18 .lut_mask = 64'h083B083B00330033;
defparam \u1|cpu|cpu|W_rf_wr_data[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[12]~11 (
// Equation(s):
// \u1|cpu|cpu|R_src1[12]~11_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout ) # ((\u1|cpu|cpu|D_iw [16])))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~53_sumout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [16]))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~53_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|D_iw [16]),
	.datad(!\u1|cpu|cpu|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[12]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[12]~11 .lut_mask = 64'h025702578ADF8ADF;
defparam \u1|cpu|cpu|R_src1[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N16
dffeas \u1|cpu|cpu|E_src1[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N14
dffeas \u1|cpu|cpu|E_shift_rot_result[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[13]~12 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[13]~12_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result [12])) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result [14])))

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [12]),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[13]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[13]~12 .lut_mask = 64'h2727272727272727;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \u1|cpu|cpu|E_shift_rot_result[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[13]~12_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[14]~14 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[14]~14_combout  = ( \u1|cpu|cpu|E_shift_rot_result [13] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [15]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [13] & ( 
// (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & \u1|cpu|cpu|E_shift_rot_result [15]) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [15]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[14]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[14]~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \u1|cpu|cpu|E_shift_rot_result[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[14]~14_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[14]~14 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[14]~14_combout  = (!\u1|cpu|cpu|E_src2 [14] & ((!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src1 [14])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [14]))))) # (\u1|cpu|cpu|E_src2 [14] & 
// (!\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [14])))))

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(!\u1|cpu|cpu|E_src2 [14]),
	.datad(!\u1|cpu|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[14]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[14]~14 .lut_mask = 64'h8336833683368336;
defparam \u1|cpu|cpu|E_logic_result[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[14]~15 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[14]~15_combout  = ( \u1|cpu|cpu|Add2~57_sumout  & ( \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \u1|cpu|cpu|E_shift_rot_result [14] ) ) ) # ( !\u1|cpu|cpu|Add2~57_sumout  & ( \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// \u1|cpu|cpu|E_shift_rot_result [14] ) ) ) # ( \u1|cpu|cpu|Add2~57_sumout  & ( !\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # (\u1|cpu|cpu|E_logic_result[14]~14_combout ) ) ) ) # ( !\u1|cpu|cpu|Add2~57_sumout  & ( 
// !\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & \u1|cpu|cpu|E_logic_result[14]~14_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [14]),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_logic_result[14]~14_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add2~57_sumout ),
	.dataf(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[14]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[14]~15 .lut_mask = 64'h0303CFCF55555555;
defparam \u1|cpu|cpu|E_alu_result[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \u1|cpu|cpu|W_alu_result[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[14]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \u1|cpu|cpu|F_pc[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[50] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [50] = ( \u1|cpu|cpu|W_alu_result [14] & ( \u1|cpu|cpu|F_pc [12] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) ) # ( !\u1|cpu|cpu|W_alu_result 
// [14] & ( \u1|cpu|cpu|F_pc [12] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) ) # ( \u1|cpu|cpu|W_alu_result [14] & ( !\u1|cpu|cpu|F_pc [12] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(!\u1|cpu|cpu|W_alu_result [14]),
	.dataf(!\u1|cpu|cpu|F_pc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [50]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[50] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[50] .lut_mask = 64'h00000F0F00FF0FFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[50] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a57~portadataout )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|memory|the_altsyncram|auto_generated|ram_block1a57~portadataout ) ) ) ) # ( 
// \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( ((\u1|memory|the_altsyncram|auto_generated|ram_block1a25~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout 
// )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a25~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datae(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h11111F1F00330F3F;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \u1|cpu|cpu|av_ld_byte3_data[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout  = ( \u1|cpu|cpu|av_ld_byte3_data [1] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (((\u1|cpu|cpu|av_fill_bit~0_combout ) # (\u1|cpu|cpu|LessThan0~0_combout )))) ) ) # ( !\u1|cpu|cpu|av_ld_byte3_data [1] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\u1|cpu|cpu|av_ld_aligning_data~q  & (((!\u1|cpu|cpu|LessThan0~0_combout  & \u1|cpu|cpu|av_fill_bit~0_combout )))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datac(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datad(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20 .lut_mask = 64'h550C550C553F553F;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N4
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|Add1~13_sumout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19_combout  = (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17])))) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17])) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17])))

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19 .lut_mask = 64'h0537053705370537;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = (\u1|cpu|cpu|d_writedata [17] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|d_writedata [17]),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 64'h0033003300330033;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout  & ( ((\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19_combout  & 
// !\u1|cpu|cpu|av_ld_aligning_data~q )) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout ) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout  & ( 
// (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout  & \u1|memory|the_altsyncram|auto_generated|address_reg_a [0])) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19_combout ))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout )) ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (((\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout  & !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0])) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19_combout ))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout )) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & 
// ((\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19_combout ))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & (\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout )) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~20_combout ),
	.datab(!\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~19_combout ),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3 .lut_mask = 64'h3535753535757575;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \u1|cpu|cpu|av_ld_byte2_data[1]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[17]~17 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[17]~17_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( (!\u1|cpu|cpu|E_src2 [17] & (\u1|cpu|cpu|E_src1 [17] & \u1|cpu|cpu|R_logic_op [1])) # (\u1|cpu|cpu|E_src2 [17] & (!\u1|cpu|cpu|E_src1 [17] $ (!\u1|cpu|cpu|R_logic_op [1]))) ) ) 
// # ( !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((\u1|cpu|cpu|E_src1 [17]) # (\u1|cpu|cpu|E_src2 [17]))) ) )

	.dataa(!\u1|cpu|cpu|E_src2 [17]),
	.datab(!\u1|cpu|cpu|E_src1 [17]),
	.datac(!\u1|cpu|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_logic_op [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[17]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[17]~17 .lut_mask = 64'h8787161687871616;
defparam \u1|cpu|cpu|E_logic_result[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[17]~18 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[17]~18_combout  = ( \u1|cpu|cpu|E_logic_result[17]~17_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~69_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [17])))) ) ) # ( !\u1|cpu|cpu|E_logic_result[17]~17_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|Add2~69_sumout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [17])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [17]),
	.datad(!\u1|cpu|cpu|Add2~69_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[17]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[17]~18 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|E_alu_result[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \u1|cpu|cpu|W_alu_result[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[17]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[17]~17 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[17]~17_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte2_data[1]~DUPLICATE_q ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & ((\u1|cpu|cpu|W_alu_result [17])))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (((\u1|cpu|cpu|av_ld_byte2_data[1]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data[1]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|W_alu_result [17]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[17]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[17]~17 .lut_mask = 64'h038B038B03030303;
defparam \u1|cpu|cpu|W_rf_wr_data[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \u1|cpu|cpu|d_writedata[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u1|cpu|cpu|d_writedata [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\u1|cpu|cpu|d_writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9_combout  = ( \u1|cpu|cpu|av_ld_byte3_data [0] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (((\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout ))) ) ) # ( !\u1|cpu|cpu|av_ld_byte3_data [0] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # 
// (\u1|cpu|cpu|av_ld_aligning_data~q  & (!\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_fill_bit~0_combout ))) ) )

	.dataa(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte3_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9 .lut_mask = 64'h02F202F207F707F7;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~2 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~2_combout  = ( \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9_combout  & ( \u1|cpu|cpu|av_ld_aligning_data~q  ) ) # ( \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9_combout  & ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( 
// ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ))) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout ) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9_combout  & ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( 
// \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout  ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte2_data_nxt[0]~8_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datae(!\u1|cpu|cpu|av_ld_byte2_data_nxt[0]~9_combout ),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~2 .lut_mask = 64'h555557DF0000FFFF;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \u1|cpu|cpu|av_ld_byte2_data[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[16]~16 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[16]~16_combout  = ( \u1|cpu|cpu|E_src2 [16] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [16]))) ) ) # ( !\u1|cpu|cpu|E_src2 [16] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src1 [16])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [16]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(!\u1|cpu|cpu|E_src1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[16]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[16]~16 .lut_mask = 64'h8383838336363636;
defparam \u1|cpu|cpu|E_logic_result[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[16]~17 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[16]~17_combout  = ( \u1|cpu|cpu|E_logic_result[16]~16_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~65_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE_q )))) ) ) # ( !\u1|cpu|cpu|E_logic_result[16]~16_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|Add2~65_sumout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|Add2~65_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[16]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[16]~17 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|E_alu_result[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N40
dffeas \u1|cpu|cpu|W_alu_result[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[16]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[16]~16 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[16]~16_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte2_data [0]) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & ((\u1|cpu|cpu|W_alu_result [16])))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (((\u1|cpu|cpu|av_ld_byte2_data [0])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data [0]),
	.datad(!\u1|cpu|cpu|W_alu_result [16]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[16]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[16]~16 .lut_mask = 64'h038B038B03030303;
defparam \u1|cpu|cpu|W_rf_wr_data[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[16]~18 (
// Equation(s):
// \u1|cpu|cpu|R_src1[16]~18_combout  = ( \u1|cpu|cpu|Add0~37_sumout  & ( ((!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [20]))) # 
// (\u1|cpu|cpu|R_src1~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~37_sumout  & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # 
// (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [20])))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|D_iw [20]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[16]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[16]~18 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|R_src1[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N52
dffeas \u1|cpu|cpu|E_src1[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[16]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \u1|cpu|cpu|E_shift_rot_result[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[17]~17 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[17]~17_combout  = ( \u1|cpu|cpu|E_shift_rot_result [18] & ( (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [16]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [18] & ( (\u1|cpu|cpu|E_shift_rot_result 
// [16] & !\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [16]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[17]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[17]~17 .lut_mask = 64'h505050505F5F5F5F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \u1|cpu|cpu|E_shift_rot_result[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[17]~17_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[16]~16 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result [15]))) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result [17]))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [17]),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[16]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[16]~16 .lut_mask = 64'h03F303F303F303F3;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[15]~15 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[15]~15_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result [14]))) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE_q ))

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[15]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[15]~15 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N28
dffeas \u1|cpu|cpu|E_shift_rot_result[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[15]~15_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[15]~15 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[15]~15_combout  = ( \u1|cpu|cpu|E_src1 [15] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|E_src2 [15]) # (!\u1|cpu|cpu|R_logic_op [0]))) ) ) # ( !\u1|cpu|cpu|E_src1 [15] & ( (!\u1|cpu|cpu|E_src2 [15] & 
// (!\u1|cpu|cpu|R_logic_op [1] & !\u1|cpu|cpu|R_logic_op [0])) # (\u1|cpu|cpu|E_src2 [15] & (\u1|cpu|cpu|R_logic_op [1])) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_src2 [15]),
	.datac(!\u1|cpu|cpu|R_logic_op [1]),
	.datad(!\u1|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[15]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[15]~15 .lut_mask = 64'hC303C3030F3C0F3C;
defparam \u1|cpu|cpu|E_logic_result[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[15]~16 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[15]~16_combout  = ( \u1|cpu|cpu|Add2~61_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # ((\u1|cpu|cpu|E_logic_result[15]~15_combout )))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [15])))) ) ) # ( !\u1|cpu|cpu|Add2~61_sumout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|E_logic_result[15]~15_combout )))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result [15])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [15]),
	.datad(!\u1|cpu|cpu|E_logic_result[15]~15_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[15]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[15]~16 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|E_alu_result[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \u1|cpu|cpu|W_alu_result[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[15]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[15]~15 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[15]~15_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte1_data [7]) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & (\u1|cpu|cpu|W_alu_result [15]))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (((\u1|cpu|cpu|av_ld_byte1_data [7])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [15]),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data [7]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[15]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[15]~15 .lut_mask = 64'h083B083B00330033;
defparam \u1|cpu|cpu|W_rf_wr_data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \u1|cpu|cpu|d_writedata[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [18] ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|d_writedata [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~31 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~31 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N10
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~30 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [18] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [18]) 
// # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [18] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [18]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [18]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~30 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~30 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N22
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[19]~17 (
// Equation(s):
// \u1|cpu|cpu|F_iw[19]~17_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[19]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[19]~17 .lut_mask = 64'h000F000F000F000F;
defparam \u1|cpu|cpu|F_iw[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[19]~10 (
// Equation(s):
// \u1|cpu|cpu|F_iw[19]~10_combout  = ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0])))) # (\u1|cpu|cpu|F_iw[19]~17_combout ) ) ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  ) ) # ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ))) # (\u1|cpu|cpu|F_iw[19]~17_combout ) ) ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout  ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|cpu|cpu|F_iw[19]~17_combout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datae(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[19]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[19]~10 .lut_mask = 64'hFFFF333BFFFF373F;
defparam \u1|cpu|cpu|F_iw[19]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N37
dffeas \u1|cpu|cpu|D_iw[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[19]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[13]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[13]~feeder_combout  = \u1|cpu|cpu|D_iw [19]

	.dataa(!\u1|cpu|cpu|D_iw [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N28
dffeas \u1|cpu|cpu|E_src2[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[13]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[11]~12 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[11]~12_combout  = ( \u1|cpu|cpu|Add2~49_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((\u1|cpu|cpu|Add0~49_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\u1|cpu|cpu|Add2~49_sumout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & (!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & \u1|cpu|cpu|Add0~49_sumout )) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[11]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[11]~12 .lut_mask = 64'h0088008822AA22AA;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N58
dffeas \u1|cpu|cpu|F_pc[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[49] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [49] = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|cpu|cpu|F_pc [11])) # (\u1|cpu|cpu|W_alu_result [13]) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|cpu|cpu|F_pc [11]) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [11]),
	.datad(!\u1|cpu|cpu|W_alu_result [13]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [49]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[49] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[49] .lut_mask = 64'h0505050505FF05FF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[49] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N3
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [33] = ( \u1|cpu|cpu|d_byteenable [1] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) # ( !\u1|cpu|cpu|d_byteenable [1] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) # ( 
// \u1|cpu|cpu|d_byteenable [1] & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_byteenable [1]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 64'h00005555FFFFFFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19_combout  = ( \u1|cpu|cpu|av_ld_byte2_data [6] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (((\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout ))) ) ) # ( !\u1|cpu|cpu|av_ld_byte2_data [6] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # 
// (\u1|cpu|cpu|av_ld_aligning_data~q  & (!\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_fill_bit~0_combout ))) ) )

	.dataa(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte2_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19 .lut_mask = 64'h02F202F207F707F7;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N4
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N28
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N45
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( \u1|mm_interconnect_0|router|Equal3~1_combout  ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h5555000055550000;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \u1|jtag_uart|woverflow~0 (
// Equation(s):
// \u1|jtag_uart|woverflow~0_combout  = ( \u1|jtag_uart|woverflow~q  & ( \u1|sys_clk_timer|period_l_wr_strobe~0_combout  & ( (!\u1|jtag_uart|av_waitrequest~0_combout ) # ((!\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # 
// ((\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ))) ) ) ) # ( !\u1|jtag_uart|woverflow~q  & ( \u1|sys_clk_timer|period_l_wr_strobe~0_combout  & ( 
// (\u1|jtag_uart|av_waitrequest~0_combout  & (\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & (!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ))) ) ) 
// ) # ( \u1|jtag_uart|woverflow~q  & ( !\u1|sys_clk_timer|period_l_wr_strobe~0_combout  ) )

	.dataa(!\u1|jtag_uart|av_waitrequest~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datac(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datae(!\u1|jtag_uart|woverflow~q ),
	.dataf(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|woverflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|woverflow~0 .extended_lut = "off";
defparam \u1|jtag_uart|woverflow~0 .lut_mask = 64'h0000FFFF0010EFFF;
defparam \u1|jtag_uart|woverflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N2
dffeas \u1|jtag_uart|woverflow (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|woverflow .is_wysiwyg = "true";
defparam \u1|jtag_uart|woverflow .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout  = ( \u1|jtag_uart|woverflow~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|woverflow~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N52
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N51
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[14]~0 (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[14]~0_combout  = ( !\u1|cpu|cpu|d_writedata [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[14]~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[14]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|sys_clk_timer|period_l_register[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N52
dffeas \u1|sys_clk_timer|period_l_register[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[14]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[14] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \u1|sys_clk_timer|internal_counter[30]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~29_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[30]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N47
dffeas \u1|sys_clk_timer|counter_snapshot[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter[30]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[30] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N42
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[14]~6 (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[14]~6_combout  = ( !\u1|sys_clk_timer|internal_counter[14]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|sys_clk_timer|internal_counter[14]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[14]~6 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[14]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u1|sys_clk_timer|counter_snapshot[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N43
dffeas \u1|sys_clk_timer|counter_snapshot[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[14]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[14] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N36
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[14]~17 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[14]~17_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( ((\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|counter_snapshot [14])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// ((\u1|sys_clk_timer|counter_snapshot [30])))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (((!\u1|sys_clk_timer|period_l_register [14])))) # 
// (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|period_h_register [14])))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|sys_clk_timer|period_h_register [14]),
	.datac(!\u1|sys_clk_timer|period_l_register [14]),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|sys_clk_timer|counter_snapshot [30]),
	.datag(!\u1|sys_clk_timer|counter_snapshot [14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[14]~17 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[14]~17 .lut_mask = 64'h000AB100005FB100;
defparam \u1|sys_clk_timer|read_mux_out[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N37
dffeas \u1|sys_clk_timer|readdata[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[14]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[14] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N56
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N54
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14] & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]) # 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [14]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~5 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~5_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout  & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19_combout  ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout  & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19_combout  ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout  & ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18_combout ) # ((\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19_combout  & ((\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a14~portadataout )))) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout  & ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18_combout ) # 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a14~portadataout  & (\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19_combout  & !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datab(!\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~19_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~18_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~5 .lut_mask = 64'hFF10FF1333333333;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte0_data[6]~0 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte0_data[6]~0_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|av_ld_align_cycle [1] & (((!\u1|cpu|cpu|av_ld_align_cycle [0] & \u1|cpu|cpu|W_alu_result [0])) # (\u1|cpu|cpu|W_alu_result [1]))) # 
// (\u1|cpu|cpu|av_ld_align_cycle [1] & (!\u1|cpu|cpu|av_ld_align_cycle [0] & (\u1|cpu|cpu|W_alu_result [0] & \u1|cpu|cpu|W_alu_result [1]))) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q  )

	.dataa(!\u1|cpu|cpu|av_ld_align_cycle [0]),
	.datab(!\u1|cpu|cpu|av_ld_align_cycle [1]),
	.datac(!\u1|cpu|cpu|W_alu_result [0]),
	.datad(!\u1|cpu|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[6]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte0_data[6]~0 .lut_mask = 64'hFFFFFFFF08CE08CE;
defparam \u1|cpu|cpu|av_ld_byte0_data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_en~0_combout  = ( \u1|cpu|cpu|av_ld_byte0_data[6]~0_combout  & ( \u1|cpu|cpu|D_iw [4] ) ) # ( !\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout  & ( \u1|cpu|cpu|D_iw [4] ) ) # ( \u1|cpu|cpu|av_ld_byte0_data[6]~0_combout  & ( 
// !\u1|cpu|cpu|D_iw [4] ) ) # ( !\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout  & ( !\u1|cpu|cpu|D_iw [4] & ( !\u1|cpu|cpu|D_ctrl_mem16~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.dataf(!\u1|cpu|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hF0F0FFFFFFFFFFFF;
defparam \u1|cpu|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N43
dffeas \u1|cpu|cpu|av_ld_byte1_data[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte1_data_nxt[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[14]~14 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[14]~14_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & \u1|cpu|cpu|av_ld_byte1_data [6]) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & ((\u1|cpu|cpu|W_alu_result [14])))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (((\u1|cpu|cpu|av_ld_byte1_data [6])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|av_ld_byte1_data [6]),
	.datad(!\u1|cpu|cpu|W_alu_result [14]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[14]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[14]~14 .lut_mask = 64'h038B038B03030303;
defparam \u1|cpu|cpu|W_rf_wr_data[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \u1|cpu|cpu|d_writedata[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [17] ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|d_writedata [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~22 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~22 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N28
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [17] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [17]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [17] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [17]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N34
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout  = ( \u1|cpu|cpu|d_writedata [16] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~12 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~12 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N44
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~11 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [16] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [16]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [16] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~11 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N49
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N4
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N3
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17_combout  = (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21])))) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21])) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21])))

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17 .lut_mask = 64'h0537053705370537;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18_combout  = ( \u1|cpu|cpu|av_ld_byte3_data [5] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (((\u1|cpu|cpu|LessThan0~0_combout )) # (\u1|cpu|cpu|av_fill_bit~0_combout ))) ) ) # ( !\u1|cpu|cpu|av_ld_byte3_data [5] & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # 
// (\u1|cpu|cpu|av_ld_aligning_data~q  & (\u1|cpu|cpu|av_fill_bit~0_combout  & (!\u1|cpu|cpu|LessThan0~0_combout ))) ) )

	.dataa(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte3_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18 .lut_mask = 64'h10BA10BA15BF15BF;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~0 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~0_combout  = ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18_combout  & ( ((\u1|cpu|cpu|av_ld_aligning_data~q ) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout )) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17_combout ) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18_combout  & ( 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ) # (\u1|cpu|cpu|av_ld_aligning_data~q )) # (\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17_combout ) ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18_combout  & ( (\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17_combout  & !\u1|cpu|cpu|av_ld_aligning_data~q ) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18_combout  & ( (\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17_combout  & !\u1|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~17_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~0 .lut_mask = 64'h505050505FFF7F7F;
defparam \u1|cpu|cpu|av_ld_byte2_data_nxt[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N43
dffeas \u1|cpu|cpu|av_ld_byte2_data[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[5]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23_combout  = ( \u1|cpu|cpu|LessThan0~0_combout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (\u1|cpu|cpu|av_ld_byte2_data [5])) ) ) # ( !\u1|cpu|cpu|LessThan0~0_combout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (\u1|cpu|cpu|av_fill_bit~0_combout )) ) )

	.dataa(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data [5]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23 .lut_mask = 64'h11BB11BB05AF05AF;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout  = ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N22
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N18
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[13]~1 (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[13]~1_combout  = ( !\u1|cpu|cpu|d_writedata [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[13]~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[13]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|sys_clk_timer|period_l_register[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N19
dffeas \u1|sys_clk_timer|period_l_register[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[13]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[13] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N10
dffeas \u1|sys_clk_timer|counter_snapshot[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[29] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \u1|sys_clk_timer|internal_counter[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[13] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N12
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[7]~3 (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[7]~3_combout  = ( !\u1|cpu|cpu|d_writedata [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[7]~3 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[7]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|sys_clk_timer|period_l_register[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N13
dffeas \u1|sys_clk_timer|period_l_register[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[7] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N18
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~61 (
// Equation(s):
// \u1|sys_clk_timer|Add0~61_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [6] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~114  ))
// \u1|sys_clk_timer|Add0~62  = CARRY(( \u1|sys_clk_timer|internal_counter [6] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~61_sumout ),
	.cout(\u1|sys_clk_timer|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~61 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N21
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~109 (
// Equation(s):
// \u1|sys_clk_timer|Add0~109_sumout  = SUM(( !\u1|sys_clk_timer|internal_counter [7] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~62  ))
// \u1|sys_clk_timer|Add0~110  = CARRY(( !\u1|sys_clk_timer|internal_counter [7] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~109_sumout ),
	.cout(\u1|sys_clk_timer|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~109 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~109 .lut_mask = 64'h000000000000F0F0;
defparam \u1|sys_clk_timer|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N15
cyclonev_lcell_comb \u1|sys_clk_timer|internal_counter~3 (
// Equation(s):
// \u1|sys_clk_timer|internal_counter~3_combout  = ( \u1|sys_clk_timer|always0~0_combout  & ( \u1|sys_clk_timer|period_l_register [7] ) ) # ( !\u1|sys_clk_timer|always0~0_combout  & ( !\u1|sys_clk_timer|Add0~109_sumout  ) )

	.dataa(!\u1|sys_clk_timer|period_l_register [7]),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter~3 .extended_lut = "off";
defparam \u1|sys_clk_timer|internal_counter~3 .lut_mask = 64'hF0F0F0F055555555;
defparam \u1|sys_clk_timer|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N16
dffeas \u1|sys_clk_timer|internal_counter[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[7] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N24
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~105 (
// Equation(s):
// \u1|sys_clk_timer|Add0~105_sumout  = SUM(( !\u1|sys_clk_timer|internal_counter [8] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~110  ))
// \u1|sys_clk_timer|Add0~106  = CARRY(( !\u1|sys_clk_timer|internal_counter [8] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~110  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~105_sumout ),
	.cout(\u1|sys_clk_timer|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~105 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~105 .lut_mask = 64'h000000000000CCCC;
defparam \u1|sys_clk_timer|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[8]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[8]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N34
dffeas \u1|cpu|cpu|d_writedata[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N18
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[8]~2 (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[8]~2_combout  = ( !\u1|cpu|cpu|d_writedata [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[8]~2 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[8]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u1|sys_clk_timer|period_l_register[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N19
dffeas \u1|sys_clk_timer|period_l_register[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[8]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[8] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N18
cyclonev_lcell_comb \u1|sys_clk_timer|internal_counter~2 (
// Equation(s):
// \u1|sys_clk_timer|internal_counter~2_combout  = ( \u1|sys_clk_timer|period_l_register [8] & ( (!\u1|sys_clk_timer|Add0~105_sumout ) # (\u1|sys_clk_timer|always0~0_combout ) ) ) # ( !\u1|sys_clk_timer|period_l_register [8] & ( 
// (!\u1|sys_clk_timer|always0~0_combout  & !\u1|sys_clk_timer|Add0~105_sumout ) ) )

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|always0~0_combout ),
	.datac(!\u1|sys_clk_timer|Add0~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|period_l_register [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter~2 .extended_lut = "off";
defparam \u1|sys_clk_timer|internal_counter~2 .lut_mask = 64'hC0C0C0C0F3F3F3F3;
defparam \u1|sys_clk_timer|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \u1|sys_clk_timer|internal_counter[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[8] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N27
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~57 (
// Equation(s):
// \u1|sys_clk_timer|Add0~57_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [9] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~106  ))
// \u1|sys_clk_timer|Add0~58  = CARRY(( \u1|sys_clk_timer|internal_counter [9] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~57_sumout ),
	.cout(\u1|sys_clk_timer|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~57 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N51
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[9]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[9]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[9]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_l_register[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N52
dffeas \u1|sys_clk_timer|period_l_register[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[9] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N28
dffeas \u1|sys_clk_timer|internal_counter[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~57_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[9] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N30
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~93 (
// Equation(s):
// \u1|sys_clk_timer|Add0~93_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [10] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~58  ))
// \u1|sys_clk_timer|Add0~94  = CARRY(( \u1|sys_clk_timer|internal_counter [10] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~93_sumout ),
	.cout(\u1|sys_clk_timer|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~93 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N4
dffeas \u1|sys_clk_timer|period_l_register[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[10] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \u1|sys_clk_timer|internal_counter[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~93_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[10] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N33
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~85 (
// Equation(s):
// \u1|sys_clk_timer|Add0~85_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [11] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~94  ))
// \u1|sys_clk_timer|Add0~86  = CARRY(( \u1|sys_clk_timer|internal_counter [11] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~94  ))

	.dataa(!\u1|sys_clk_timer|internal_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~85_sumout ),
	.cout(\u1|sys_clk_timer|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~85 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~85 .lut_mask = 64'h0000000000005555;
defparam \u1|sys_clk_timer|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N0
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[11]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[11]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[11]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_l_register[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N1
dffeas \u1|sys_clk_timer|period_l_register[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[11] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N35
dffeas \u1|sys_clk_timer|internal_counter[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~85_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[11] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N36
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~81 (
// Equation(s):
// \u1|sys_clk_timer|Add0~81_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [12] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~86  ))
// \u1|sys_clk_timer|Add0~82  = CARRY(( \u1|sys_clk_timer|internal_counter [12] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~86  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~81_sumout ),
	.cout(\u1|sys_clk_timer|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~81 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \u1|sys_clk_timer|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N45
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[12]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[12]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[12]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_l_register[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N46
dffeas \u1|sys_clk_timer|period_l_register[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[12] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N37
dffeas \u1|sys_clk_timer|internal_counter[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~81_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[12] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N39
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~101 (
// Equation(s):
// \u1|sys_clk_timer|Add0~101_sumout  = SUM(( !\u1|sys_clk_timer|internal_counter [13] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~82  ))
// \u1|sys_clk_timer|Add0~102  = CARRY(( !\u1|sys_clk_timer|internal_counter [13] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~82  ))

	.dataa(!\u1|sys_clk_timer|internal_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~101_sumout ),
	.cout(\u1|sys_clk_timer|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~101 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~101 .lut_mask = 64'h000000000000AAAA;
defparam \u1|sys_clk_timer|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N12
cyclonev_lcell_comb \u1|sys_clk_timer|internal_counter~1 (
// Equation(s):
// \u1|sys_clk_timer|internal_counter~1_combout  = ( \u1|sys_clk_timer|always0~0_combout  & ( \u1|sys_clk_timer|period_l_register [13] ) ) # ( !\u1|sys_clk_timer|always0~0_combout  & ( !\u1|sys_clk_timer|Add0~101_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|Add0~101_sumout ),
	.datad(!\u1|sys_clk_timer|period_l_register [13]),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|internal_counter~1 .lut_mask = 64'hF0F0F0F000FF00FF;
defparam \u1|sys_clk_timer|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N14
dffeas \u1|sys_clk_timer|internal_counter[13]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N42
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[13]~5 (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[13]~5_combout  = !\u1|sys_clk_timer|internal_counter[13]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[13]~5 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[13]~5 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u1|sys_clk_timer|counter_snapshot[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N43
dffeas \u1|sys_clk_timer|counter_snapshot[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[13]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[13] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N0
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[13]~21 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[13]~21_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( (\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|counter_snapshot [13])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (((\u1|sys_clk_timer|counter_snapshot [29])))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (!\u1|sys_clk_timer|period_l_register [13])) # 
// (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (((\u1|sys_clk_timer|period_h_register [13])))))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|W_alu_result [4]),
	.datac(!\u1|sys_clk_timer|period_l_register [13]),
	.datad(!\u1|sys_clk_timer|counter_snapshot [29]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|sys_clk_timer|period_h_register [13]),
	.datag(!\u1|sys_clk_timer|counter_snapshot [13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[13]~21 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[13]~21 .lut_mask = 64'h021380800213C4C4;
defparam \u1|sys_clk_timer|read_mux_out[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \u1|sys_clk_timer|readdata[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[13]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[13] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N26
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N20
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13] & ( 
// (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13])))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13] & ( 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13] & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]))) ) ) ) # ( 
// !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13] & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13] & ( (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]) ) ) )

	.dataa(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [13]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22 .lut_mask = 64'hFFF0AAA0CCC08880;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~4 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~4_combout  = ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23_combout  ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23_combout  ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22_combout ) # ((\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23_combout  & \u1|memory|the_altsyncram|auto_generated|ram_block1a45~portadataout )) ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22_combout ) # ((\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout )) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~23_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~22_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~4 .lut_mask = 64'hFF05FF1155555555;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \u1|cpu|cpu|av_ld_byte1_data[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte1_data_nxt[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[13]~12 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[13]~12_combout  = ( \u1|cpu|cpu|av_ld_byte1_data [5] & ( ((!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|cpu|cpu|W_alu_result [13] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|av_ld_byte1_data [5] & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|W_alu_result [13] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [13]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte1_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[13]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[13]~12 .lut_mask = 64'h080008003B333B33;
defparam \u1|cpu|cpu|W_rf_wr_data[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[11]~27 (
// Equation(s):
// \u1|cpu|cpu|R_src1[11]~27_combout  = ( \u1|cpu|cpu|D_iw [15] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])) # (\u1|cpu|cpu|R_src1~1_combout ))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~57_sumout )))) ) ) # ( !\u1|cpu|cpu|D_iw [15] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~57_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datad(!\u1|cpu|cpu|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[11]~27 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[11]~27 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|R_src1[11]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N34
dffeas \u1|cpu|cpu|E_src1[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[11]~27_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \u1|cpu|cpu|E_shift_rot_result[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[11]~25_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[12]~9 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout  = ( \u1|cpu|cpu|E_shift_rot_result [13] & ( (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [11]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [13] & ( (\u1|cpu|cpu|E_shift_rot_result 
// [11] & !\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [11]),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[12]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[12]~9 .lut_mask = 64'h303030303F3F3F3F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[12]~9_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[12]~9 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[12]~9_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( (!\u1|cpu|cpu|E_src1 [12] & (\u1|cpu|cpu|E_src2 [12] & \u1|cpu|cpu|R_logic_op [1])) # (\u1|cpu|cpu|E_src1 [12] & (!\u1|cpu|cpu|E_src2 [12] $ (!\u1|cpu|cpu|R_logic_op [1]))) ) ) # 
// ( !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((\u1|cpu|cpu|E_src2 [12]) # (\u1|cpu|cpu|E_src1 [12]))) ) )

	.dataa(!\u1|cpu|cpu|E_src1 [12]),
	.datab(!\u1|cpu|cpu|E_src2 [12]),
	.datac(!\u1|cpu|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_logic_op [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[12]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[12]~9 .lut_mask = 64'h8787161687871616;
defparam \u1|cpu|cpu|E_logic_result[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[12]~10 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[12]~10_combout  = ( \u1|cpu|cpu|E_logic_result[12]~9_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~37_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE_q )))) ) ) # ( !\u1|cpu|cpu|E_logic_result[12]~9_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// (\u1|cpu|cpu|Add2~37_sumout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|Add2~37_sumout ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[12]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[12]~10 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|E_alu_result[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N52
dffeas \u1|cpu|cpu|W_alu_result[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_ld_byte2_data [4]))) ) ) # ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) )

	.dataa(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data [4]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17 .lut_mask = 64'h00FF00FF27272727;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N31
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N4
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N58
dffeas \u1|sys_clk_timer|counter_snapshot[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[28] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \u1|sys_clk_timer|counter_snapshot[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[12] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N18
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[12]~25 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[12]~25_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( ((\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|counter_snapshot [12])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// ((\u1|sys_clk_timer|counter_snapshot [28])))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( ((!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((\u1|sys_clk_timer|period_l_register [12]))) # 
// (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|period_h_register [12]))))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|sys_clk_timer|period_h_register [12]),
	.datac(!\u1|sys_clk_timer|period_l_register [12]),
	.datad(!\u1|sys_clk_timer|counter_snapshot [28]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|cpu|cpu|W_alu_result [4]),
	.datag(!\u1|sys_clk_timer|counter_snapshot [12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[12]~25 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[12]~25 .lut_mask = 64'h00001B1B0A5F0000;
defparam \u1|sys_clk_timer|read_mux_out[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \u1|sys_clk_timer|readdata[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[12] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N2
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N46
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N0
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]) # 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12] & ( (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [12]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~3 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~3_combout  = ( \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16_combout  & ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17_combout  ) ) ) # ( !\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16_combout  & ( 
// \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17_combout  ) ) ) # ( \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16_combout  & ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( (\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17_combout  & 
// ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a12~portadataout )) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a44~portadataout ))))) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16_combout  & ( !\u1|cpu|cpu|av_ld_aligning_data~q  ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~17_combout ),
	.datae(!\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~16_combout ),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~3 .lut_mask = 64'hFFFF002700FF00FF;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \u1|cpu|cpu|av_ld_byte1_data[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte1_data_nxt[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[12]~9 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[12]~9_combout  = ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte1_data [4] ) ) # ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [12])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\u1|cpu|cpu|W_alu_result [12]),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data [4]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[12]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[12]~9 .lut_mask = 64'h0808080800FF00FF;
defparam \u1|cpu|cpu|W_rf_wr_data[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[25]~2 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[25]~2_combout  = ( \u1|cpu|cpu|D_ctrl_mem16~1_combout  & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) ) ) # ( !\u1|cpu|cpu|D_ctrl_mem16~1_combout  & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) 
// # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[25]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[25]~2 .lut_mask = 64'h303F303F35353535;
defparam \u1|cpu|cpu|E_st_data[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \u1|cpu|cpu|d_writedata[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[25]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout  = ( \u1|cpu|cpu|d_writedata [25] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~14 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~14 .lut_mask = 64'h0000000000FF00FF;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N28
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [25] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [25]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [25] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [25]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N46
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout  = ( \u1|cpu|cpu|d_writedata [24] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~5 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~5 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N32
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [24] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [24] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N49
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~24_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [5] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [5])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [5] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [5])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~24 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~24 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N2
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N28
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [6] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [6] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [6] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [6] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [6] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [6] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~37_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36_combout  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7]))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [8])) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36_combout  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [8])) ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36_combout  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7]))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [8])) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36_combout  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [8] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [8]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~37 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~37 .lut_mask = 64'h11111D1DDD111D1D;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N14
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N13
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [7] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [7])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [9])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [7] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [7]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [9])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [9]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~feeder_combout  = 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N8
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~23_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4]))))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [8])) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [8])) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datag(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~23 .extended_lut = "on";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 64'hB1111B1B11111B1B;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~12 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [5] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [5]) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [5] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [5]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [5]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~12 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~5 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~5_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [7] & ( 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [7] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~5 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~5 .lut_mask = 64'h222A222A777F777F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N49
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N58
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~22_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [6] 
// & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [4])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [4])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [6] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [4])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [4]))))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~22 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~22 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N58
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~3 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~3_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [5])))) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [5])) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~3 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~3 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N10
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [2] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [2] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [2] ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [2] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [2]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N35
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N46
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N15
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [32] = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) # ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|d_byteenable [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u1|cpu|cpu|d_byteenable [0]),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 64'h000FFFFF000FFFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[7]~68 (
// Equation(s):
// \u1|cpu|cpu|F_iw[7]~68_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & 
// ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & 
// \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a39~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[7]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[7]~68 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[7]~68 .lut_mask = 64'h0537053700000000;
defparam \u1|cpu|cpu|F_iw[7]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N37
dffeas \u1|cpu|cpu|D_iw[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[7]~68_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \u1|cpu|cpu|R_src2_lo[1]~4_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ((\u1|cpu|cpu|D_iw [7]) # 
// (\u1|cpu|cpu|R_src2_lo~0_combout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (!\u1|cpu|cpu|R_src2_lo~0_combout  & 
// \u1|cpu|cpu|D_iw [7]))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\u1|cpu|cpu|R_src2_lo~0_combout ),
	.datad(!\u1|cpu|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_lo[1]~4 .lut_mask = 64'h0080008008880888;
defparam \u1|cpu|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N16
dffeas \u1|cpu|cpu|E_src2[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[1]~31 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[1]~31_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( (!\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src2 [1] & \u1|cpu|cpu|E_src1 [1])) # (\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src2 [1] $ (!\u1|cpu|cpu|E_src1 [1]))) ) ) # ( 
// !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((\u1|cpu|cpu|E_src1 [1]) # (\u1|cpu|cpu|E_src2 [1]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|E_src2 [1]),
	.datac(!\u1|cpu|cpu|E_src1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[1]~31 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[1]~31 .lut_mask = 64'h9595959516161616;
defparam \u1|cpu|cpu|E_logic_result[1]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[1]~28 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[1]~28_combout  = ( \u1|cpu|cpu|E_shift_rot_result [1] & ( ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~109_sumout ))) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & (\u1|cpu|cpu|E_logic_result[1]~31_combout ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [1] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~109_sumout ))) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// (\u1|cpu|cpu|E_logic_result[1]~31_combout )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\u1|cpu|cpu|E_logic_result[1]~31_combout ),
	.datad(!\u1|cpu|cpu|Add2~109_sumout ),
	.datae(!\u1|cpu|cpu|E_shift_rot_result [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[1]~28 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[1]~28 .lut_mask = 64'h048C37BF048C37BF;
defparam \u1|cpu|cpu|E_alu_result[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N10
dffeas \u1|cpu|cpu|W_alu_result[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[1]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \u1|cpu|cpu|LessThan0~0 (
// Equation(s):
// \u1|cpu|cpu|LessThan0~0_combout  = (!\u1|cpu|cpu|av_ld_align_cycle [1] & (((!\u1|cpu|cpu|av_ld_align_cycle [0] & \u1|cpu|cpu|W_alu_result [0])) # (\u1|cpu|cpu|W_alu_result [1]))) # (\u1|cpu|cpu|av_ld_align_cycle [1] & (!\u1|cpu|cpu|av_ld_align_cycle [0] & 
// (\u1|cpu|cpu|W_alu_result [0] & \u1|cpu|cpu|W_alu_result [1])))

	.dataa(!\u1|cpu|cpu|av_ld_align_cycle [0]),
	.datab(!\u1|cpu|cpu|av_ld_align_cycle [1]),
	.datac(!\u1|cpu|cpu|W_alu_result [0]),
	.datad(!\u1|cpu|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|LessThan0~0 .extended_lut = "off";
defparam \u1|cpu|cpu|LessThan0~0 .lut_mask = 64'h08CE08CE08CE08CE;
defparam \u1|cpu|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q ) # ((!\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_fill_bit~0_combout )) # 
// (\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_ld_byte2_data [7])))) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (\u1|cpu|cpu|av_ld_aligning_data~q  & ((!\u1|cpu|cpu|LessThan0~0_combout  & 
// (\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_ld_byte2_data [7]))))) ) )

	.dataa(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\u1|cpu|cpu|av_ld_byte2_data [7]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21 .lut_mask = 64'h02070207F2F7F2F7;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~6 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~6_combout  = ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( ((!\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20_combout  & 
// !\u1|cpu|cpu|av_ld_aligning_data~q )) # (\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout ) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( 
// (!\u1|cpu|cpu|av_ld_aligning_data~q  & ((!\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20_combout ) # ((\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout  & \u1|memory|the_altsyncram|auto_generated|ram_block1a15~portadataout )))) # (\u1|cpu|cpu|av_ld_aligning_data~q  
// & (((\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout )))) ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (!\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20_combout )) # (\u1|cpu|cpu|av_ld_aligning_data~q  & ((\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout ))) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & ((!\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20_combout ) # ((\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a15~portadataout )))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout )))) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~20_combout ),
	.datab(!\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~21_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datad(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~6 .lut_mask = 64'hAB33AA33AB33BB33;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \u1|cpu|cpu|av_ld_byte1_data[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte1_data_nxt[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_ld_signed~0_combout  = ( \u1|cpu|cpu|D_iw [2] & ( (\u1|cpu|cpu|D_iw [1] & (\u1|cpu|cpu|D_iw [0] & ((!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (!\u1|cpu|cpu|D_iw [3])))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [1]),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [3]),
	.datad(!\u1|cpu|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0000000000540054;
defparam \u1|cpu|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N14
dffeas \u1|cpu|cpu|R_ctrl_ld_signed (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \u1|cpu|cpu|av_fill_bit~0 (
// Equation(s):
// \u1|cpu|cpu|av_fill_bit~0_combout  = ( \u1|cpu|cpu|R_ctrl_ld_signed~q  & ( (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ((!\u1|cpu|cpu|D_ctrl_mem16~0_combout  & (\u1|cpu|cpu|av_ld_byte0_data [7])) # (\u1|cpu|cpu|D_ctrl_mem16~0_combout  & 
// ((\u1|cpu|cpu|av_ld_byte1_data [7]))))) # (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\u1|cpu|cpu|av_ld_byte0_data [7])) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte0_data [7]),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data [7]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld_signed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_fill_bit~0 .lut_mask = 64'h00000000515D515D;
defparam \u1|cpu|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|cpu|cpu|av_ld_byte2_data [3] & ( (\u1|cpu|cpu|LessThan0~0_combout ) # (\u1|cpu|cpu|av_fill_bit~0_combout ) ) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( 
// \u1|cpu|cpu|av_ld_byte2_data [3] & ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) ) ) # ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( !\u1|cpu|cpu|av_ld_byte2_data [3] & ( (\u1|cpu|cpu|av_fill_bit~0_combout  & !\u1|cpu|cpu|LessThan0~0_combout ) 
// ) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( !\u1|cpu|cpu|av_ld_byte2_data [3] & ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datae(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.dataf(!\u1|cpu|cpu|av_ld_byte2_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15 .lut_mask = 64'h0F0F33000F0F33FF;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N59
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N40
dffeas \u1|sys_clk_timer|counter_snapshot[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter[27]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[27] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N34
dffeas \u1|sys_clk_timer|internal_counter[11]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~85_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N43
dffeas \u1|sys_clk_timer|counter_snapshot[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter[11]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[11] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[11]~9 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[11]~9_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( (\u1|cpu|cpu|W_alu_result [4] & (((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|counter_snapshot [11])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// ((\u1|sys_clk_timer|counter_snapshot [27])))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (((\u1|sys_clk_timer|period_l_register [11])))) # 
// (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|period_h_register [11])))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [4]),
	.datab(!\u1|sys_clk_timer|period_h_register [11]),
	.datac(!\u1|sys_clk_timer|period_l_register [11]),
	.datad(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|sys_clk_timer|counter_snapshot [27]),
	.datag(!\u1|sys_clk_timer|counter_snapshot [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[11]~9 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[11]~9 .lut_mask = 64'h05000A2205550A22;
defparam \u1|sys_clk_timer|read_mux_out[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N50
dffeas \u1|sys_clk_timer|readdata[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[11] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N56
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14_combout  = ( \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( ((\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11])) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11]) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [11]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14 .lut_mask = 64'h000F000F333F333F;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~7 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~7_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15_combout  ) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q 
//  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( ((\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15_combout  & ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a43~portadataout )))) # (\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14_combout ) ) ) ) # ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( 
// \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15_combout  ) ) ) # ( !\u1|cpu|cpu|av_ld_aligning_data~q  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( ((\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15_combout  & \u1|memory|the_altsyncram|auto_generated|ram_block1a43~portadataout ))) # (\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14_combout ) ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~15_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~14_combout ),
	.datae(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~7 .lut_mask = 64'h01FF333323FF3333;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \u1|cpu|cpu|av_ld_byte1_data[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte1_data_nxt[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[11]~25 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[11]~25_combout  = ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte1_data [3] ) ) # ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [11])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\u1|cpu|cpu|av_ld_byte1_data [3]),
	.datad(!\u1|cpu|cpu|W_alu_result [11]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[11]~25 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[11]~25 .lut_mask = 64'h008800880F0F0F0F;
defparam \u1|cpu|cpu|W_rf_wr_data[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N46
dffeas \u1|cpu|cpu|d_writedata[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~10 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~10 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~9 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~9_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [14] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [14]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [14] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [14]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~9 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N52
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~46_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [15] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [15])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [17])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [15] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [15])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [17])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [17]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~46 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~46 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N53
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~8 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~8_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [13] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [13]) 
// # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [13] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [13]) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~8 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~8_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [15] & ( 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [15] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~8 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~8 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N31
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~55_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [12] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [12])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [14])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [12] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [12])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [14])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [14]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~55 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~55 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N47
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout  = 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [13]

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N5
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~9 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~9_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [13])))) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [13]))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~9 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~9 .lut_mask = 64'h0A5F0A5F2A7F2A7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N34
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout  = ( \u1|cpu|cpu|d_writedata [10] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~24 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~24 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N50
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~23 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~23_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [10] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [10] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~23 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N55
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15]) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15]) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [14])) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15]))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [14])) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15]))) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50 .lut_mask = 64'h303F505F000F000F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~53 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~53_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~53 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~53 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~51_combout  = ( \altera_internal_jtag~TDIUTAP  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010~q  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50_combout ) ) ) ) # ( !\altera_internal_jtag~TDIUTAP  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010~q  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50_combout  & 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( \altera_internal_jtag~TDIUTAP  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [16]))) ) ) ) # ( !\altera_internal_jtag~TDIUTAP  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [16]))) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~50_combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [16]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~51 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~51 .lut_mask = 64'h5353535350505F5F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~49_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [13] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [13])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [13] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [13])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [15]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~49 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~49 .lut_mask = 64'h034703478BCF8BCF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N23
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~7 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~7_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [14])))) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [14]))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~7 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~7 .lut_mask = 64'h2727272727AF27AF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N52
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N25
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [11]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~54_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [13] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [11])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [11])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [13] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [11])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [11]))))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~54 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~54 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N40
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout  = ( \u1|cpu|cpu|d_writedata [9] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~25 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~25 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N8
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~24 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~24_combout  = (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata 
// [9]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [9]))

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [9]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~24 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~24 .lut_mask = 64'h3535353535353535;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N55
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[18]~12 (
// Equation(s):
// \u1|cpu|cpu|F_iw[18]~12_combout  = ( \u1|cpu|cpu|intr_req~0_combout  & ( !\u1|cpu|cpu|hbreak_req~0_combout  ) ) # ( !\u1|cpu|cpu|intr_req~0_combout  & ( (!\u1|cpu|cpu|hbreak_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|hbreak_req~0_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[18]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[18]~12 .lut_mask = 64'hF0A0F0A0F0F0F0F0;
defparam \u1|cpu|cpu|F_iw[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[18]~8 (
// Equation(s):
// \u1|cpu|cpu|F_iw[18]~8_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( \u1|cpu|cpu|intr_req~0_combout  & ( !\u1|cpu|cpu|F_iw[18]~12_combout  ) ) ) # ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( \u1|cpu|cpu|intr_req~0_combout  & ( !\u1|cpu|cpu|F_iw[18]~12_combout  ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( 
// !\u1|cpu|cpu|intr_req~0_combout  & ( (!\u1|cpu|cpu|F_iw[18]~12_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( !\u1|cpu|cpu|intr_req~0_combout  & ( (!\u1|cpu|cpu|F_iw[18]~12_combout ) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & \u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ))) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\u1|cpu|cpu|F_iw[18]~12_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[18]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[18]~8 .lut_mask = 64'hF0F1F4F5F0F0F0F0;
defparam \u1|cpu|cpu|F_iw[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N55
dffeas \u1|cpu|cpu|D_iw[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[18]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[12]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[12]~feeder_combout  = \u1|cpu|cpu|D_iw [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N31
dffeas \u1|cpu|cpu|E_src2[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[12]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[10]~13 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[10]~13_combout  = ( \u1|cpu|cpu|Add2~37_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((\u1|cpu|cpu|Add0~53_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\u1|cpu|cpu|Add2~37_sumout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & (!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & \u1|cpu|cpu|Add0~53_sumout )) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\u1|cpu|cpu|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[10]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[10]~13 .lut_mask = 64'h080808082A2A2A2A;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N55
dffeas \u1|cpu|cpu|F_pc[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[10]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[48] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [48] = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( ((\u1|cpu|cpu|W_alu_result [12] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])) # (\u1|cpu|cpu|F_pc [10]) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|cpu|cpu|W_alu_result [12] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc [10]),
	.datac(!\u1|cpu|cpu|W_alu_result [12]),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [48]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[48] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[48] .lut_mask = 64'h000F000F333F333F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[48] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_fill_bit~0_combout )) # (\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_ld_byte2_data [2]))) ) ) # ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) )

	.dataa(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datab(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data [2]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11 .lut_mask = 64'h00FF00FF27272727;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N15
cyclonev_lcell_comb \u1|jtag_uart|ac~0 (
// Equation(s):
// \u1|jtag_uart|ac~0_combout  = ( \u1|cpu|cpu|d_writedata [10] & ( (((!\u1|jtag_uart|ien_AE~0_combout  & \u1|jtag_uart|ac~q )) # (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q )) # 
// (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ) ) ) # ( !\u1|cpu|cpu|d_writedata [10] & ( ((\u1|jtag_uart|ac~q ) # (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q )) # 
// (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ) ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(!\u1|jtag_uart|ien_AE~0_combout ),
	.datad(!\u1|jtag_uart|ac~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|ac~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|ac~0 .extended_lut = "off";
defparam \u1|jtag_uart|ac~0 .lut_mask = 64'h77FF77FF77F777F7;
defparam \u1|jtag_uart|ac~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N16
dffeas \u1|jtag_uart|ac (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|ac~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|ac .is_wysiwyg = "true";
defparam \u1|jtag_uart|ac .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder_combout  = ( \u1|jtag_uart|ac~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|ac~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N46
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \u1|sys_clk_timer|counter_snapshot[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter[26]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[26] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \u1|sys_clk_timer|counter_snapshot[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[10] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N0
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[10]~37 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[10]~37_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( (\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|counter_snapshot [10])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (((\u1|sys_clk_timer|counter_snapshot [26])))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|period_l_register [10])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q 
//  & (((\u1|sys_clk_timer|period_h_register [10])))))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|W_alu_result [4]),
	.datac(!\u1|sys_clk_timer|period_l_register [10]),
	.datad(!\u1|sys_clk_timer|period_h_register [10]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|sys_clk_timer|counter_snapshot [26]),
	.datag(!\u1|sys_clk_timer|counter_snapshot [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[10]~37 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[10]~37 .lut_mask = 64'h0202084C1313084C;
defparam \u1|sys_clk_timer|read_mux_out[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \u1|sys_clk_timer|readdata[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[10]~37_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[10] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N32
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10_combout  = ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10] & ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]) # ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]) 
// # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]) # ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]) 
// # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]) # ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]) 
// # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [10]),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N6
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~1 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~1_combout  = ( \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( (\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11_combout  & 
// (((\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # (\u1|cpu|cpu|av_ld_aligning_data~q )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q ) # (\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11_combout ) ) ) ) # ( \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( (\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11_combout  & (((\u1|memory|the_altsyncram|auto_generated|ram_block1a10~portadataout  & !\u1|memory|the_altsyncram|auto_generated|address_reg_a 
// [0])) # (\u1|cpu|cpu|av_ld_aligning_data~q ))) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q ) # 
// (\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11_combout ) ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datab(!\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~11_combout ),
	.datac(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~10_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~1 .lut_mask = 64'hF3F31303F3F31333;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \u1|cpu|cpu|av_ld_byte1_data[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte1_data_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N27
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[10]~5 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[10]~5_combout  = ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte1_data [2] ) ) # ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [10])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\u1|cpu|cpu|av_ld_byte1_data [2]),
	.datad(!\u1|cpu|cpu|W_alu_result [10]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[10]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[10]~5 .lut_mask = 64'h008800880F0F0F0F;
defparam \u1|cpu|cpu|W_rf_wr_data[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[1]~33 (
// Equation(s):
// \u1|cpu|cpu|R_src1[1]~33_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ( (!\u1|cpu|cpu|R_src1~0_combout  & !\u1|cpu|cpu|R_src1~1_combout ) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[1]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[1]~33 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[1]~33 .lut_mask = 64'h0000000088888888;
defparam \u1|cpu|cpu|R_src1[1]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N37
dffeas \u1|cpu|cpu|E_src1[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[1]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \u1|cpu|cpu|Add2~109 (
// Equation(s):
// \u1|cpu|cpu|Add2~109_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [1]) ) + ( \u1|cpu|cpu|E_src1 [1] ) + ( \u1|cpu|cpu|Add2~106  ))
// \u1|cpu|cpu|Add2~110  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [1]) ) + ( \u1|cpu|cpu|E_src1 [1] ) + ( \u1|cpu|cpu|Add2~106  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src1 [1]),
	.datad(!\u1|cpu|cpu|E_src2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~109_sumout ),
	.cout(\u1|cpu|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~109 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~109 .lut_mask = 64'h0000F0F0000033CC;
defparam \u1|cpu|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_mem_byte_en~0 (
// Equation(s):
// \u1|cpu|cpu|E_mem_byte_en~0_combout  = (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((!\u1|cpu|cpu|Add2~105_sumout  & !\u1|cpu|cpu|Add2~109_sumout )) # (\u1|cpu|cpu|D_ctrl_mem16~1_combout ))) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((!\u1|cpu|cpu|D_ctrl_mem16~1_combout ) # (!\u1|cpu|cpu|Add2~109_sumout ))))

	.dataa(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\u1|cpu|cpu|Add2~105_sumout ),
	.datac(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\u1|cpu|cpu|Add2~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_mem_byte_en~0 .lut_mask = 64'hDF5ADF5ADF5ADF5A;
defparam \u1|cpu|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N50
dffeas \u1|cpu|cpu|d_byteenable[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [32] = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( (\u1|cpu|cpu|d_byteenable [0]) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|d_byteenable [0]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[32] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[32] .lut_mask = 64'h5555555555FF55FF;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N35
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [0] ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [0] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|byteenable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N22
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N22
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~34_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [31] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [31])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [33])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [31] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [31]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [33])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [33]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~34 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~34 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~29_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [44] = ( \u1|cpu|cpu|F_pc [6] & ( ((\u1|cpu|cpu|W_alu_result [8] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q )) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u1|cpu|cpu|F_pc 
// [6] & ( (\u1|cpu|cpu|W_alu_result [8] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u1|cpu|cpu|W_alu_result [8]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[44] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[44] .lut_mask = 64'h0303030357575757;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N49
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [8] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [6]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N43
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N2
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[17]~44 (
// Equation(s):
// \u1|cpu|cpu|F_iw[17]~44_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|cpu|cpu|intr_req~0_combout ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout ))) # 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout )) # 
// (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|cpu|cpu|intr_req~0_combout ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[17]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[17]~44 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[17]~44 .lut_mask = 64'h03570357FFFFFFFF;
defparam \u1|cpu|cpu|F_iw[17]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \u1|cpu|cpu|D_iw[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[17]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[11]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[11]~feeder_combout  = \u1|cpu|cpu|D_iw [17]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|D_iw [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \u1|cpu|cpu|E_src2[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[11]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[11]~25 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[11]~25_combout  = ( \u1|cpu|cpu|E_src1 [11] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|E_src2 [11]) # (!\u1|cpu|cpu|R_logic_op [0]))) ) ) # ( !\u1|cpu|cpu|E_src1 [11] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|E_src2 [11] & !\u1|cpu|cpu|R_logic_op [0])) # (\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src2 [11])) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [11]),
	.datad(!\u1|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[11]~25 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[11]~25 .lut_mask = 64'hA505A505555A555A;
defparam \u1|cpu|cpu|E_logic_result[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N16
dffeas \u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[11]~25_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[11]~26 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[11]~26_combout  = ( \u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q  & ( ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~101_sumout ))) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// (\u1|cpu|cpu|E_logic_result[11]~25_combout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & 
// ((\u1|cpu|cpu|Add2~101_sumout ))) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & (\u1|cpu|cpu|E_logic_result[11]~25_combout )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_logic_result[11]~25_combout ),
	.datad(!\u1|cpu|cpu|Add2~101_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[11]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[11]~26 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[11]~26 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|E_alu_result[11]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N49
dffeas \u1|cpu|cpu|W_alu_result[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[11]~26_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[47] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [47] = ( \u1|cpu|cpu|F_pc[9]~DUPLICATE_q  & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) # ( !\u1|cpu|cpu|F_pc[9]~DUPLICATE_q  & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( 
// (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|W_alu_result [11]) ) ) ) # ( \u1|cpu|cpu|F_pc[9]~DUPLICATE_q  & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// \u1|cpu|cpu|W_alu_result [11]) ) ) ) # ( !\u1|cpu|cpu|F_pc[9]~DUPLICATE_q  & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|W_alu_result [11]) ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_alu_result [11]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|F_pc[9]~DUPLICATE_q ),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [47]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[47] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[47] .lut_mask = 64'h050505050505FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[47] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N52
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N7
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N18
cyclonev_lcell_comb \u1|jtag_uart|LessThan0~0 (
// Equation(s):
// \u1|jtag_uart|LessThan0~0_combout  = ( \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) ) # ( !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ((\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) ) )

	.dataa(gnd),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|LessThan0~0 .extended_lut = "off";
defparam \u1|jtag_uart|LessThan0~0 .lut_mask = 64'h0333033333333333;
defparam \u1|jtag_uart|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \u1|jtag_uart|LessThan0~1 (
// Equation(s):
// \u1|jtag_uart|LessThan0~1_combout  = ( !\u1|jtag_uart|LessThan0~0_combout  & ( (!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & !\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) ) )

	.dataa(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\u1|jtag_uart|the_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|LessThan0~1 .extended_lut = "off";
defparam \u1|jtag_uart|LessThan0~1 .lut_mask = 64'h8080808000000000;
defparam \u1|jtag_uart|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \u1|jtag_uart|fifo_AE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|fifo_AE .is_wysiwyg = "true";
defparam \u1|jtag_uart|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \u1|jtag_uart|ien_AE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|ien_AE .is_wysiwyg = "true";
defparam \u1|jtag_uart|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N24
cyclonev_lcell_comb \u1|jtag_uart|av_readdata[9] (
// Equation(s):
// \u1|jtag_uart|av_readdata [9] = (\u1|jtag_uart|fifo_AE~q  & \u1|jtag_uart|ien_AE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|jtag_uart|fifo_AE~q ),
	.datad(!\u1|jtag_uart|ien_AE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|av_readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|av_readdata[9] .extended_lut = "off";
defparam \u1|jtag_uart|av_readdata[9] .lut_mask = 64'h000F000F000F000F;
defparam \u1|jtag_uart|av_readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N26
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N24
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[25]~feeder (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[25]~feeder_combout  = \u1|sys_clk_timer|internal_counter [25]

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[25]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|sys_clk_timer|counter_snapshot[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N26
dffeas \u1|sys_clk_timer|counter_snapshot[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[25] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N28
dffeas \u1|sys_clk_timer|counter_snapshot[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[9] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N54
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[9]~33 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[9]~33_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( ((\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((\u1|sys_clk_timer|counter_snapshot [9]))) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (\u1|sys_clk_timer|counter_snapshot [25]))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( ((!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((\u1|sys_clk_timer|period_l_register [9]))) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  
// & (\u1|sys_clk_timer|period_h_register [9]))))) ) )

	.dataa(!\u1|sys_clk_timer|counter_snapshot [25]),
	.datab(!\u1|sys_clk_timer|period_h_register [9]),
	.datac(!\u1|sys_clk_timer|period_l_register [9]),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(!\u1|sys_clk_timer|counter_snapshot [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[9]~33 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[9]~33 .lut_mask = 64'h000F0F0000553300;
defparam \u1|sys_clk_timer|read_mux_out[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N55
dffeas \u1|sys_clk_timer|readdata[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[9]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[9] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N44
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9] & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]) # 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [9]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N8
dffeas \u1|cpu|cpu|av_ld_byte2_data[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13_combout  = ( \u1|cpu|cpu|av_ld_aligning_data~q  & ( (!\u1|cpu|cpu|LessThan0~0_combout  & ((\u1|cpu|cpu|av_fill_bit~0_combout ))) # (\u1|cpu|cpu|LessThan0~0_combout  & (\u1|cpu|cpu|av_ld_byte2_data [1])) ) ) # ( 
// !\u1|cpu|cpu|av_ld_aligning_data~q  & ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datac(!\u1|cpu|cpu|av_ld_byte2_data [1]),
	.datad(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13 .lut_mask = 64'h5555555503CF03CF;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~2 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~2_combout  = ( \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout  & ( (((!\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12_combout ) # 
// (\u1|cpu|cpu|av_ld_aligning_data~q )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a9~portadataout )) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout  & ( (!\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12_combout  & !\u1|cpu|cpu|av_ld_aligning_data~q ) ) ) ) # ( \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout  & ( (!\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12_combout ) # (((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a9~portadataout )) # (\u1|cpu|cpu|av_ld_aligning_data~q )) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout  & ( 
// (!\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12_combout  & !\u1|cpu|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datac(!\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~12_combout ),
	.datad(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datae(!\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~13_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~2 .lut_mask = 64'hF000F2FFF000F7FF;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N55
dffeas \u1|cpu|cpu|av_ld_byte1_data[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte1_data_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[9]~6 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[9]~6_combout  = ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte1_data [1] ) ) # ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [9])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\u1|cpu|cpu|W_alu_result [9]),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[9]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[9]~6 .lut_mask = 64'h0808080800FF00FF;
defparam \u1|cpu|cpu|W_rf_wr_data[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N34
dffeas \u1|cpu|cpu|d_writedata[2]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N9
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[2]~5 (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[2]~5_combout  = !\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q 

	.dataa(!\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[2]~5 .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[2]~5 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u1|sys_clk_timer|period_l_register[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N10
dffeas \u1|sys_clk_timer|period_l_register[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[2] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N33
cyclonev_lcell_comb \u1|sys_clk_timer|internal_counter~5 (
// Equation(s):
// \u1|sys_clk_timer|internal_counter~5_combout  = ( \u1|sys_clk_timer|always0~0_combout  & ( \u1|sys_clk_timer|period_l_register [2] ) ) # ( !\u1|sys_clk_timer|always0~0_combout  & ( !\u1|sys_clk_timer|Add0~117_sumout  ) )

	.dataa(!\u1|sys_clk_timer|Add0~117_sumout ),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|period_l_register [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter~5 .extended_lut = "off";
defparam \u1|sys_clk_timer|internal_counter~5 .lut_mask = 64'hAAAAAAAA0F0F0F0F;
defparam \u1|sys_clk_timer|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N34
dffeas \u1|sys_clk_timer|internal_counter[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[2] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N9
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~69 (
// Equation(s):
// \u1|sys_clk_timer|Add0~69_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [3] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~118  ))
// \u1|sys_clk_timer|Add0~70  = CARRY(( \u1|sys_clk_timer|internal_counter [3] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~118  ))

	.dataa(!\u1|sys_clk_timer|internal_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~69_sumout ),
	.cout(\u1|sys_clk_timer|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~69 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~69 .lut_mask = 64'h0000000000005555;
defparam \u1|sys_clk_timer|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N39
cyclonev_lcell_comb \u1|sys_clk_timer|period_l_register[3]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_l_register[3]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_l_register[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[3]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_l_register[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_l_register[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N40
dffeas \u1|sys_clk_timer|period_l_register[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_l_register[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[3] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N10
dffeas \u1|sys_clk_timer|internal_counter[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~69_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[3] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N12
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~65 (
// Equation(s):
// \u1|sys_clk_timer|Add0~65_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [4] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~70  ))
// \u1|sys_clk_timer|Add0~66  = CARRY(( \u1|sys_clk_timer|internal_counter [4] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~70  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~65_sumout ),
	.cout(\u1|sys_clk_timer|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~65 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~65 .lut_mask = 64'h0000000000003333;
defparam \u1|sys_clk_timer|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N37
dffeas \u1|sys_clk_timer|period_l_register[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata[4]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[4] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \u1|sys_clk_timer|internal_counter[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~65_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[4] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N15
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~113 (
// Equation(s):
// \u1|sys_clk_timer|Add0~113_sumout  = SUM(( !\u1|sys_clk_timer|internal_counter[5]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~66  ))
// \u1|sys_clk_timer|Add0~114  = CARRY(( !\u1|sys_clk_timer|internal_counter[5]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~66  ))

	.dataa(!\u1|sys_clk_timer|internal_counter[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~113_sumout ),
	.cout(\u1|sys_clk_timer|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~113 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~113 .lut_mask = 64'h000000000000AAAA;
defparam \u1|sys_clk_timer|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N30
cyclonev_lcell_comb \u1|sys_clk_timer|internal_counter~4 (
// Equation(s):
// \u1|sys_clk_timer|internal_counter~4_combout  = ( \u1|sys_clk_timer|always0~0_combout  & ( \u1|sys_clk_timer|period_l_register [5] ) ) # ( !\u1|sys_clk_timer|always0~0_combout  & ( !\u1|sys_clk_timer|Add0~113_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|period_l_register [5]),
	.datad(!\u1|sys_clk_timer|Add0~113_sumout ),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter~4 .extended_lut = "off";
defparam \u1|sys_clk_timer|internal_counter~4 .lut_mask = 64'hFF00FF000F0F0F0F;
defparam \u1|sys_clk_timer|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \u1|sys_clk_timer|internal_counter[5]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N55
dffeas \u1|sys_clk_timer|period_l_register[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_l_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_l_register[6] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_l_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \u1|sys_clk_timer|internal_counter[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~61_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[6] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~3 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~3_combout  = ( !\u1|sys_clk_timer|internal_counter [4] & ( !\u1|sys_clk_timer|internal_counter [9] & ( (!\u1|sys_clk_timer|internal_counter [6] & (!\u1|sys_clk_timer|internal_counter[15]~DUPLICATE_q  & 
// (!\u1|sys_clk_timer|internal_counter [3] & !\u1|sys_clk_timer|internal_counter [16]))) ) ) )

	.dataa(!\u1|sys_clk_timer|internal_counter [6]),
	.datab(!\u1|sys_clk_timer|internal_counter[15]~DUPLICATE_q ),
	.datac(!\u1|sys_clk_timer|internal_counter [3]),
	.datad(!\u1|sys_clk_timer|internal_counter [16]),
	.datae(!\u1|sys_clk_timer|internal_counter [4]),
	.dataf(!\u1|sys_clk_timer|internal_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~3 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \u1|sys_clk_timer|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N20
dffeas \u1|sys_clk_timer|internal_counter[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~25_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[26] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N54
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~1 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~1_combout  = ( !\u1|sys_clk_timer|internal_counter[30]~DUPLICATE_q  & ( !\u1|sys_clk_timer|internal_counter [24] & ( (!\u1|sys_clk_timer|internal_counter [31] & (!\u1|sys_clk_timer|internal_counter [23] & 
// (!\u1|sys_clk_timer|internal_counter [26] & !\u1|sys_clk_timer|internal_counter [25]))) ) ) )

	.dataa(!\u1|sys_clk_timer|internal_counter [31]),
	.datab(!\u1|sys_clk_timer|internal_counter [23]),
	.datac(!\u1|sys_clk_timer|internal_counter [26]),
	.datad(!\u1|sys_clk_timer|internal_counter [25]),
	.datae(!\u1|sys_clk_timer|internal_counter[30]~DUPLICATE_q ),
	.dataf(!\u1|sys_clk_timer|internal_counter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \u1|sys_clk_timer|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N45
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~7 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~7_combout  = ( \u1|sys_clk_timer|internal_counter [1] & ( \u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q  & ( (!\u1|sys_clk_timer|internal_counter [28] & (!\u1|sys_clk_timer|internal_counter [12] & 
// (!\u1|sys_clk_timer|internal_counter [10] & !\u1|sys_clk_timer|internal_counter[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\u1|sys_clk_timer|internal_counter [28]),
	.datab(!\u1|sys_clk_timer|internal_counter [12]),
	.datac(!\u1|sys_clk_timer|internal_counter [10]),
	.datad(!\u1|sys_clk_timer|internal_counter[11]~DUPLICATE_q ),
	.datae(!\u1|sys_clk_timer|internal_counter [1]),
	.dataf(!\u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~7 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~7 .lut_mask = 64'h0000000000008000;
defparam \u1|sys_clk_timer|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N36
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~2 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~2_combout  = ( !\u1|sys_clk_timer|internal_counter[20]~DUPLICATE_q  & ( !\u1|sys_clk_timer|internal_counter [17] & ( (!\u1|sys_clk_timer|internal_counter [22] & (!\u1|sys_clk_timer|internal_counter [18] & 
// (!\u1|sys_clk_timer|internal_counter [21] & !\u1|sys_clk_timer|internal_counter [19]))) ) ) )

	.dataa(!\u1|sys_clk_timer|internal_counter [22]),
	.datab(!\u1|sys_clk_timer|internal_counter [18]),
	.datac(!\u1|sys_clk_timer|internal_counter [21]),
	.datad(!\u1|sys_clk_timer|internal_counter [19]),
	.datae(!\u1|sys_clk_timer|internal_counter[20]~DUPLICATE_q ),
	.dataf(!\u1|sys_clk_timer|internal_counter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~2 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \u1|sys_clk_timer|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N35
dffeas \u1|sys_clk_timer|internal_counter[2]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N32
dffeas \u1|sys_clk_timer|internal_counter[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[5] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \u1|sys_clk_timer|internal_counter[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[14] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N24
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~4 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~4_combout  = ( \u1|sys_clk_timer|internal_counter [8] & ( \u1|sys_clk_timer|internal_counter [7] & ( (\u1|sys_clk_timer|internal_counter[2]~DUPLICATE_q  & (\u1|sys_clk_timer|internal_counter [5] & 
// (\u1|sys_clk_timer|internal_counter [14] & \u1|sys_clk_timer|internal_counter[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\u1|sys_clk_timer|internal_counter[2]~DUPLICATE_q ),
	.datab(!\u1|sys_clk_timer|internal_counter [5]),
	.datac(!\u1|sys_clk_timer|internal_counter [14]),
	.datad(!\u1|sys_clk_timer|internal_counter[13]~DUPLICATE_q ),
	.datae(!\u1|sys_clk_timer|internal_counter [8]),
	.dataf(!\u1|sys_clk_timer|internal_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~4 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~4 .lut_mask = 64'h0000000000000001;
defparam \u1|sys_clk_timer|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N36
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~8 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~8_combout  = ( \u1|sys_clk_timer|Equal0~2_combout  & ( \u1|sys_clk_timer|Equal0~4_combout  & ( (\u1|sys_clk_timer|Equal0~3_combout  & (\u1|sys_clk_timer|Equal0~1_combout  & (\u1|sys_clk_timer|Equal0~7_combout  & 
// \u1|sys_clk_timer|Equal0~0_combout ))) ) ) )

	.dataa(!\u1|sys_clk_timer|Equal0~3_combout ),
	.datab(!\u1|sys_clk_timer|Equal0~1_combout ),
	.datac(!\u1|sys_clk_timer|Equal0~7_combout ),
	.datad(!\u1|sys_clk_timer|Equal0~0_combout ),
	.datae(!\u1|sys_clk_timer|Equal0~2_combout ),
	.dataf(!\u1|sys_clk_timer|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~8 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~8 .lut_mask = 64'h0000000000000001;
defparam \u1|sys_clk_timer|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N12
cyclonev_lcell_comb \u1|sys_clk_timer|counter_is_running~1 (
// Equation(s):
// \u1|sys_clk_timer|counter_is_running~1_combout  = ( \u1|sys_clk_timer|Equal0~8_combout  & ( \u1|cpu|cpu|d_writedata[2]~DUPLICATE_q  & ( ((\u1|sys_clk_timer|control_register [1] & \u1|sys_clk_timer|counter_is_running~0_combout )) # 
// (\u1|sys_clk_timer|control_wr_strobe~combout ) ) ) ) # ( !\u1|sys_clk_timer|Equal0~8_combout  & ( \u1|cpu|cpu|d_writedata[2]~DUPLICATE_q  & ( (\u1|sys_clk_timer|control_wr_strobe~combout ) # (\u1|sys_clk_timer|counter_is_running~0_combout ) ) ) ) # ( 
// \u1|sys_clk_timer|Equal0~8_combout  & ( !\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q  & ( (\u1|sys_clk_timer|control_register [1] & (\u1|sys_clk_timer|counter_is_running~0_combout  & ((!\u1|cpu|cpu|d_writedata [3]) # 
// (!\u1|sys_clk_timer|control_wr_strobe~combout )))) ) ) ) # ( !\u1|sys_clk_timer|Equal0~8_combout  & ( !\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q  & ( (\u1|sys_clk_timer|counter_is_running~0_combout  & ((!\u1|cpu|cpu|d_writedata [3]) # 
// (!\u1|sys_clk_timer|control_wr_strobe~combout ))) ) ) )

	.dataa(!\u1|sys_clk_timer|control_register [1]),
	.datab(!\u1|cpu|cpu|d_writedata [3]),
	.datac(!\u1|sys_clk_timer|counter_is_running~0_combout ),
	.datad(!\u1|sys_clk_timer|control_wr_strobe~combout ),
	.datae(!\u1|sys_clk_timer|Equal0~8_combout ),
	.dataf(!\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_is_running~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_is_running~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_is_running~1 .lut_mask = 64'h0F0C05040FFF05FF;
defparam \u1|sys_clk_timer|counter_is_running~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N14
dffeas \u1|sys_clk_timer|counter_is_running (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_is_running~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_is_running .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N57
cyclonev_lcell_comb \u1|sys_clk_timer|always0~1 (
// Equation(s):
// \u1|sys_clk_timer|always0~1_combout  = (\u1|sys_clk_timer|counter_is_running~q ) # (\u1|sys_clk_timer|force_reload~q )

	.dataa(!\u1|sys_clk_timer|force_reload~q ),
	.datab(!\u1|sys_clk_timer|counter_is_running~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|always0~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|always0~1 .lut_mask = 64'h7777777777777777;
defparam \u1|sys_clk_timer|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N22
dffeas \u1|sys_clk_timer|internal_counter[27]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~1_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[27]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \u1|sys_clk_timer|internal_counter[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~1_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[27] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N48
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~0 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~0_combout  = ( !\u1|sys_clk_timer|internal_counter [29] & ( !\u1|sys_clk_timer|internal_counter [27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|internal_counter [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u1|sys_clk_timer|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N51
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~5 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~5_combout  = (\u1|sys_clk_timer|internal_counter [1] & \u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q )

	.dataa(!\u1|sys_clk_timer|internal_counter [1]),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~5 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~5 .lut_mask = 64'h0505050505050505;
defparam \u1|sys_clk_timer|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N42
cyclonev_lcell_comb \u1|sys_clk_timer|Equal0~6 (
// Equation(s):
// \u1|sys_clk_timer|Equal0~6_combout  = ( \u1|sys_clk_timer|Equal0~4_combout  & ( \u1|sys_clk_timer|Equal0~5_combout  & ( (!\u1|sys_clk_timer|internal_counter [28] & (!\u1|sys_clk_timer|internal_counter [12] & 
// (!\u1|sys_clk_timer|internal_counter[11]~DUPLICATE_q  & !\u1|sys_clk_timer|internal_counter [10]))) ) ) )

	.dataa(!\u1|sys_clk_timer|internal_counter [28]),
	.datab(!\u1|sys_clk_timer|internal_counter [12]),
	.datac(!\u1|sys_clk_timer|internal_counter[11]~DUPLICATE_q ),
	.datad(!\u1|sys_clk_timer|internal_counter [10]),
	.datae(!\u1|sys_clk_timer|Equal0~4_combout ),
	.dataf(!\u1|sys_clk_timer|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal0~6 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal0~6 .lut_mask = 64'h0000000000008000;
defparam \u1|sys_clk_timer|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N6
cyclonev_lcell_comb \u1|sys_clk_timer|always0~0 (
// Equation(s):
// \u1|sys_clk_timer|always0~0_combout  = ( \u1|sys_clk_timer|Equal0~2_combout  & ( \u1|sys_clk_timer|force_reload~q  ) ) # ( !\u1|sys_clk_timer|Equal0~2_combout  & ( \u1|sys_clk_timer|force_reload~q  ) ) # ( \u1|sys_clk_timer|Equal0~2_combout  & ( 
// !\u1|sys_clk_timer|force_reload~q  & ( (\u1|sys_clk_timer|Equal0~0_combout  & (\u1|sys_clk_timer|Equal0~6_combout  & (\u1|sys_clk_timer|Equal0~3_combout  & \u1|sys_clk_timer|Equal0~1_combout ))) ) ) )

	.dataa(!\u1|sys_clk_timer|Equal0~0_combout ),
	.datab(!\u1|sys_clk_timer|Equal0~6_combout ),
	.datac(!\u1|sys_clk_timer|Equal0~3_combout ),
	.datad(!\u1|sys_clk_timer|Equal0~1_combout ),
	.datae(!\u1|sys_clk_timer|Equal0~2_combout ),
	.dataf(!\u1|sys_clk_timer|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|always0~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|always0~0 .lut_mask = 64'h00000001FFFFFFFF;
defparam \u1|sys_clk_timer|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N42
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~97 (
// Equation(s):
// \u1|sys_clk_timer|Add0~97_sumout  = SUM(( !\u1|sys_clk_timer|internal_counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~102  ))
// \u1|sys_clk_timer|Add0~98  = CARRY(( !\u1|sys_clk_timer|internal_counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|sys_clk_timer|internal_counter[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~97_sumout ),
	.cout(\u1|sys_clk_timer|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~97 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~97 .lut_mask = 64'h000000000000FF00;
defparam \u1|sys_clk_timer|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N21
cyclonev_lcell_comb \u1|sys_clk_timer|internal_counter~0 (
// Equation(s):
// \u1|sys_clk_timer|internal_counter~0_combout  = ( \u1|sys_clk_timer|period_l_register [14] & ( (!\u1|sys_clk_timer|Add0~97_sumout ) # (\u1|sys_clk_timer|always0~0_combout ) ) ) # ( !\u1|sys_clk_timer|period_l_register [14] & ( 
// (!\u1|sys_clk_timer|always0~0_combout  & !\u1|sys_clk_timer|Add0~97_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|always0~0_combout ),
	.datad(!\u1|sys_clk_timer|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|period_l_register [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|internal_counter~0 .lut_mask = 64'hF000F000FF0FFF0F;
defparam \u1|sys_clk_timer|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N22
dffeas \u1|sys_clk_timer|internal_counter[14]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N45
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~73 (
// Equation(s):
// \u1|sys_clk_timer|Add0~73_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [15] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~98  ))
// \u1|sys_clk_timer|Add0~74  = CARRY(( \u1|sys_clk_timer|internal_counter [15] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~98  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~73_sumout ),
	.cout(\u1|sys_clk_timer|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~73 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \u1|sys_clk_timer|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N47
dffeas \u1|sys_clk_timer|internal_counter[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~73_sumout ),
	.asdata(\u1|sys_clk_timer|period_l_register [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[15] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N48
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~77 (
// Equation(s):
// \u1|sys_clk_timer|Add0~77_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [16] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~74  ))
// \u1|sys_clk_timer|Add0~78  = CARRY(( \u1|sys_clk_timer|internal_counter [16] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~74  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~77_sumout ),
	.cout(\u1|sys_clk_timer|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~77 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~77 .lut_mask = 64'h0000000000003333;
defparam \u1|sys_clk_timer|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N33
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_register[0]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_h_register[0]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_register[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[0]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_register[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_h_register[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N34
dffeas \u1|sys_clk_timer|period_h_register[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[0] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N49
dffeas \u1|sys_clk_timer|internal_counter[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~77_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[16] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N51
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~33 (
// Equation(s):
// \u1|sys_clk_timer|Add0~33_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [17] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~78  ))
// \u1|sys_clk_timer|Add0~34  = CARRY(( \u1|sys_clk_timer|internal_counter [17] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~33_sumout ),
	.cout(\u1|sys_clk_timer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~33 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N36
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_register[1]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_h_register[1]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_register[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[1]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_register[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_h_register[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N37
dffeas \u1|sys_clk_timer|period_h_register[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[1] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N52
dffeas \u1|sys_clk_timer|internal_counter[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~33_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[17] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N54
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~37 (
// Equation(s):
// \u1|sys_clk_timer|Add0~37_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [18] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~34  ))
// \u1|sys_clk_timer|Add0~38  = CARRY(( \u1|sys_clk_timer|internal_counter [18] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~34  ))

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~37_sumout ),
	.cout(\u1|sys_clk_timer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~37 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \u1|sys_clk_timer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N33
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_register[2]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_h_register[2]~feeder_combout  = ( \u1|cpu|cpu|d_writedata[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_register[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[2]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_register[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_h_register[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N34
dffeas \u1|sys_clk_timer|period_h_register[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[2] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N55
dffeas \u1|sys_clk_timer|internal_counter[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~37_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[18] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N57
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~41 (
// Equation(s):
// \u1|sys_clk_timer|Add0~41_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [19] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~38  ))
// \u1|sys_clk_timer|Add0~42  = CARRY(( \u1|sys_clk_timer|internal_counter [19] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~38  ))

	.dataa(!\u1|sys_clk_timer|internal_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~41_sumout ),
	.cout(\u1|sys_clk_timer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~41 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~41 .lut_mask = 64'h0000000000005555;
defparam \u1|sys_clk_timer|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N51
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_register[3]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_h_register[3]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_register[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[3]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_register[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_h_register[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N52
dffeas \u1|sys_clk_timer|period_h_register[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[3] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N58
dffeas \u1|sys_clk_timer|internal_counter[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~41_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[19] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N0
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~45 (
// Equation(s):
// \u1|sys_clk_timer|Add0~45_sumout  = SUM(( \u1|sys_clk_timer|internal_counter[20]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~42  ))
// \u1|sys_clk_timer|Add0~46  = CARRY(( \u1|sys_clk_timer|internal_counter[20]~DUPLICATE_q  ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~45_sumout ),
	.cout(\u1|sys_clk_timer|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~45 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N28
dffeas \u1|sys_clk_timer|period_h_register[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata[4]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[4] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \u1|sys_clk_timer|internal_counter[20]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~45_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N3
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~49 (
// Equation(s):
// \u1|sys_clk_timer|Add0~49_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [21] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~46  ))
// \u1|sys_clk_timer|Add0~50  = CARRY(( \u1|sys_clk_timer|internal_counter [21] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~46  ))

	.dataa(!\u1|sys_clk_timer|internal_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~49_sumout ),
	.cout(\u1|sys_clk_timer|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~49 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~49 .lut_mask = 64'h0000000000005555;
defparam \u1|sys_clk_timer|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N46
dffeas \u1|sys_clk_timer|period_h_register[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[5] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \u1|sys_clk_timer|internal_counter[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~49_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[21] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N6
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~53 (
// Equation(s):
// \u1|sys_clk_timer|Add0~53_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [22] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~50  ))
// \u1|sys_clk_timer|Add0~54  = CARRY(( \u1|sys_clk_timer|internal_counter [22] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~53_sumout ),
	.cout(\u1|sys_clk_timer|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~53 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \u1|sys_clk_timer|period_h_register[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[6] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \u1|sys_clk_timer|internal_counter[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~53_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[22] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N9
cyclonev_lcell_comb \u1|sys_clk_timer|Add0~9 (
// Equation(s):
// \u1|sys_clk_timer|Add0~9_sumout  = SUM(( \u1|sys_clk_timer|internal_counter [23] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~54  ))
// \u1|sys_clk_timer|Add0~10  = CARRY(( \u1|sys_clk_timer|internal_counter [23] ) + ( VCC ) + ( \u1|sys_clk_timer|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|sys_clk_timer|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|sys_clk_timer|Add0~9_sumout ),
	.cout(\u1|sys_clk_timer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Add0~9 .extended_lut = "off";
defparam \u1|sys_clk_timer|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \u1|sys_clk_timer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N37
dffeas \u1|sys_clk_timer|period_h_register[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[7] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \u1|sys_clk_timer|internal_counter[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~9_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[23] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \u1|sys_clk_timer|period_h_register[8]~feeder (
// Equation(s):
// \u1|sys_clk_timer|period_h_register[8]~feeder_combout  = ( \u1|cpu|cpu|d_writedata [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|period_h_register[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[8]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|period_h_register[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|period_h_register[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \u1|sys_clk_timer|period_h_register[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[8] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N14
dffeas \u1|sys_clk_timer|internal_counter[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~13_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[24] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N9
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[24]~feeder (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[24]~feeder_combout  = ( \u1|sys_clk_timer|internal_counter [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|internal_counter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[24]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|sys_clk_timer|counter_snapshot[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \u1|sys_clk_timer|counter_snapshot[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[24] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[8]~2 (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[8]~2_combout  = !\u1|sys_clk_timer|internal_counter [8]

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[8]~2 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[8]~2 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u1|sys_clk_timer|counter_snapshot[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \u1|sys_clk_timer|counter_snapshot[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[8]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[8] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N24
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[8]~49 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[8]~49_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( (\u1|cpu|cpu|W_alu_result [4] & (((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((\u1|sys_clk_timer|counter_snapshot [8]))) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (\u1|sys_clk_timer|counter_snapshot [24]))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & (((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (!\u1|sys_clk_timer|period_l_register [8])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  
// & ((\u1|sys_clk_timer|period_h_register [8])))))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [4]),
	.datab(!\u1|sys_clk_timer|counter_snapshot [24]),
	.datac(!\u1|sys_clk_timer|period_l_register [8]),
	.datad(!\u1|sys_clk_timer|period_h_register [8]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(!\u1|sys_clk_timer|counter_snapshot [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[8]~49 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[8]~49 .lut_mask = 64'h0505A0A0111100AA;
defparam \u1|sys_clk_timer|read_mux_out[8]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \u1|sys_clk_timer|readdata[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[8]~49_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[8] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N2
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8] & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8])))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [8]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = ( \u1|cpu|cpu|d_writedata [8] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout  = ( \u1|cpu|cpu|av_ld_byte2_data [0] & ( \u1|cpu|cpu|av_fill_bit~0_combout  & ( (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) # (\u1|cpu|cpu|av_ld_aligning_data~q ) ) ) ) # ( 
// !\u1|cpu|cpu|av_ld_byte2_data [0] & ( \u1|cpu|cpu|av_fill_bit~0_combout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u1|cpu|cpu|av_ld_aligning_data~q  & ((!\u1|cpu|cpu|LessThan0~0_combout ))) 
// ) ) ) # ( \u1|cpu|cpu|av_ld_byte2_data [0] & ( !\u1|cpu|cpu|av_fill_bit~0_combout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// ((\u1|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( !\u1|cpu|cpu|av_ld_byte2_data [0] & ( !\u1|cpu|cpu|av_fill_bit~0_combout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u1|cpu|cpu|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|av_ld_byte2_data [0]),
	.dataf(!\u1|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9 .lut_mask = 64'h2222272772727777;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~0 (
// Equation(s):
// \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  = ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( ((!\u1|cpu|cpu|av_ld_aligning_data~q  & 
// !\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8_combout )) # (\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( 
// (!\u1|cpu|cpu|av_ld_aligning_data~q  & ((!\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8_combout ) # ((\u1|memory|the_altsyncram|auto_generated|ram_block1a8~portadataout  & \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout )))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (((\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout )))) ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & 
// (!\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8_combout )) # (\u1|cpu|cpu|av_ld_aligning_data~q  & ((\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout ))) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( (!\u1|cpu|cpu|av_ld_aligning_data~q  & ((!\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8_combout ) # ((\u1|memory|the_altsyncram|auto_generated|ram_block1a8~portadataout  & 
// \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout )))) # (\u1|cpu|cpu|av_ld_aligning_data~q  & (((\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout )))) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~8_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datad(!\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .lut_mask = 64'h88DF88DD88DF88FF;
defparam \u1|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \u1|cpu|cpu|av_ld_byte1_data[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[8]~7 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[8]~7_combout  = ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte1_data [0] ) ) # ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [8])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\u1|cpu|cpu|av_ld_byte1_data [0]),
	.datad(!\u1|cpu|cpu|W_alu_result [8]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[8]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[8]~7 .lut_mask = 64'h008800880F0F0F0F;
defparam \u1|cpu|cpu|W_rf_wr_data[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N55
dffeas \u1|cpu|cpu|E_src2[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[10]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[8]~4 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[8]~4_combout  = ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~17_sumout ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  
// & \u1|cpu|cpu|Add0~17_sumout ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Add0~17_sumout ),
	.datad(!\u1|cpu|cpu|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[8]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[8]~4 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \u1|cpu|cpu|F_pc[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [46] = ( \u1|cpu|cpu|W_alu_result [10] & ( \u1|cpu|cpu|F_pc [8] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) ) # ( !\u1|cpu|cpu|W_alu_result 
// [10] & ( \u1|cpu|cpu|F_pc [8] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) ) # ( \u1|cpu|cpu|W_alu_result [10] & ( !\u1|cpu|cpu|F_pc [8] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|W_alu_result [10]),
	.dataf(!\u1|cpu|cpu|F_pc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 64'h00000F0F55555F5F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N30
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N31
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N33
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N34
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N36
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N37
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N39
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N40
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N42
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N43
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N45
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N46
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N0
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N1
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N3
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N5
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N6
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N7
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N9
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N10
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N12
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N14
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N15
cyclonev_lcell_comb \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N16
dffeas \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|jtag_uart|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N26
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N34
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N31
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N28
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N37
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N13
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u1|jtag_uart|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(\CLK_25~inputCLKENA0_outclk ),
	.ena0(\u1|jtag_uart|wr_rfifo~combout ),
	.ena1(\u1|jtag_uart|rvalid~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [7],\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [6],
\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [5],\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [4],\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [3],\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [2],
\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [1],\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "system:u1|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X11_Y8_N37
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N46
dffeas \u1|sys_clk_timer|counter_snapshot[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[23] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N45
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[7]~1 (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[7]~1_combout  = !\u1|sys_clk_timer|internal_counter [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[7]~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[7]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u1|sys_clk_timer|counter_snapshot[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N47
dffeas \u1|sys_clk_timer|counter_snapshot[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[7] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N6
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[7]~53 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[7]~53_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( (\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|counter_snapshot [7])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (((\u1|sys_clk_timer|counter_snapshot [23])))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (!\u1|sys_clk_timer|period_l_register [7])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q 
//  & (((\u1|sys_clk_timer|period_h_register [7])))))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|W_alu_result [4]),
	.datac(!\u1|sys_clk_timer|period_l_register [7]),
	.datad(!\u1|sys_clk_timer|period_h_register [7]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|sys_clk_timer|counter_snapshot [23]),
	.datag(!\u1|sys_clk_timer|counter_snapshot [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[7]~53 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[7]~53 .lut_mask = 64'h020280C4131380C4;
defparam \u1|sys_clk_timer|read_mux_out[7]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N8
dffeas \u1|sys_clk_timer|readdata[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[7]~53_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[7] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N56
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[7]~9 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[7]~9_combout  = ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7] & ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7])))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7])))) ) ) ) # ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7])))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7])))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7])))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7])))) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [7]),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[7]~9 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[7]~9 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[7]~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[7]~1_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a7~portadataout  & ( (!\u1|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a39~portadataout )))) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a7~portadataout  & ( 
// (!\u1|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ) # ((\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a39~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) 
// )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ),
	.datae(gnd),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[7]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[7]~1 .lut_mask = 64'hFF01FF01FF0BFF0B;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N49
dffeas \u1|cpu|cpu|av_ld_byte0_data[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_data[7]~1_combout ),
	.asdata(\u1|cpu|cpu|av_ld_byte1_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N57
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[7]~0 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[7]~0_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte0_data [7] ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte0_data [7] ) ) 
// ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (\u1|cpu|cpu|W_alu_result [7] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte0_data [7]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_alu_result [7]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[7]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[7]~0 .lut_mask = 64'h0F00000055555555;
defparam \u1|cpu|cpu|W_rf_wr_data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[10]~6 (
// Equation(s):
// \u1|cpu|cpu|R_src1[10]~6_combout  = ( \u1|cpu|cpu|Add0~17_sumout  & ( ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10])) # (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [14])))) # 
// (\u1|cpu|cpu|R_src1~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~17_sumout  & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10])) # 
// (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [14]))))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[10]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[10]~6 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|R_src1[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \u1|cpu|cpu|E_src1[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[10]~4 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[10]~4_combout  = ( \u1|cpu|cpu|R_logic_op [1] & ( \u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|E_src1 [10] $ (!\u1|cpu|cpu|E_src2 [10]) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [1] & ( \u1|cpu|cpu|R_logic_op [0] & ( (\u1|cpu|cpu|E_src1 
// [10] & \u1|cpu|cpu|E_src2 [10]) ) ) ) # ( \u1|cpu|cpu|R_logic_op [1] & ( !\u1|cpu|cpu|R_logic_op [0] & ( (\u1|cpu|cpu|E_src2 [10]) # (\u1|cpu|cpu|E_src1 [10]) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [1] & ( !\u1|cpu|cpu|R_logic_op [0] & ( (!\u1|cpu|cpu|E_src1 
// [10] & !\u1|cpu|cpu|E_src2 [10]) ) ) )

	.dataa(!\u1|cpu|cpu|E_src1 [10]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [10]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_logic_op [1]),
	.dataf(!\u1|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[10]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[10]~4 .lut_mask = 64'hA0A05F5F05055A5A;
defparam \u1|cpu|cpu|E_logic_result[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[10]~5 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[10]~5_combout  = ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & (\u1|cpu|cpu|E_logic_result[10]~4_combout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((\u1|cpu|cpu|E_shift_rot_result [10]))) ) ) # ( 
// !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & (\u1|cpu|cpu|Add2~17_sumout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((\u1|cpu|cpu|E_shift_rot_result [10]))) ) )

	.dataa(!\u1|cpu|cpu|E_logic_result[10]~4_combout ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\u1|cpu|cpu|Add2~17_sumout ),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [10]),
	.datae(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[10]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[10]~5 .lut_mask = 64'h0C3F44770C3F4477;
defparam \u1|cpu|cpu|E_alu_result[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N4
dffeas \u1|cpu|cpu|W_alu_result[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[10]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [46] = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|F_pc [8] & ( (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u1|cpu|cpu|W_alu_result [10]) ) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|F_pc [8] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) ) # ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( !\u1|cpu|cpu|F_pc [8] & ( 
// \u1|cpu|cpu|W_alu_result [10] ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|W_alu_result [10]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|F_pc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[46] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[46] .lut_mask = 64'h000033330F0F3F3F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N8
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N40
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N4
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[8]~84 (
// Equation(s):
// \u1|cpu|cpu|F_iw[8]~84_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a8~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & 
// ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & 
// \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[8]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[8]~84 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[8]~84 .lut_mask = 64'h0537053700000000;
defparam \u1|cpu|cpu|F_iw[8]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N49
dffeas \u1|cpu|cpu|D_iw[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[8]~84_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_lo[2]~1 (
// Equation(s):
// \u1|cpu|cpu|R_src2_lo[2]~1_combout  = ( \u1|cpu|cpu|R_src2_lo~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) ) ) # ( 
// !\u1|cpu|cpu|R_src2_lo~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & \u1|cpu|cpu|D_iw [8])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\u1|cpu|cpu|D_iw [8]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_lo[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_lo[2]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_lo[2]~1 .lut_mask = 64'h0808080800880088;
defparam \u1|cpu|cpu|R_src2_lo[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N49
dffeas \u1|cpu|cpu|E_src2[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_lo[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \u1|cpu|cpu|Add2~1 (
// Equation(s):
// \u1|cpu|cpu|Add2~1_sumout  = SUM(( \u1|cpu|cpu|E_src1 [2] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [2]) ) + ( \u1|cpu|cpu|Add2~110  ))
// \u1|cpu|cpu|Add2~2  = CARRY(( \u1|cpu|cpu|E_src1 [2] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [2]) ) + ( \u1|cpu|cpu|Add2~110  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~1_sumout ),
	.cout(\u1|cpu|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~1 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~1 .lut_mask = 64'h0000CC3300000F0F;
defparam \u1|cpu|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \u1|cpu|cpu|Add2~13 (
// Equation(s):
// \u1|cpu|cpu|Add2~13_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [3]) ) + ( \u1|cpu|cpu|E_src1 [3] ) + ( \u1|cpu|cpu|Add2~2  ))
// \u1|cpu|cpu|Add2~14  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [3]) ) + ( \u1|cpu|cpu|E_src1 [3] ) + ( \u1|cpu|cpu|Add2~2  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src1 [3]),
	.datad(!\u1|cpu|cpu|E_src2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~13_sumout ),
	.cout(\u1|cpu|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~13 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~13 .lut_mask = 64'h0000F0F0000033CC;
defparam \u1|cpu|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \u1|cpu|cpu|Add2~9 (
// Equation(s):
// \u1|cpu|cpu|Add2~9_sumout  = SUM(( \u1|cpu|cpu|E_src1 [4] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2[4]~DUPLICATE_q ) ) + ( \u1|cpu|cpu|Add2~14  ))
// \u1|cpu|cpu|Add2~10  = CARRY(( \u1|cpu|cpu|E_src1 [4] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2[4]~DUPLICATE_q ) ) + ( \u1|cpu|cpu|Add2~14  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src2[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|E_src1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~9_sumout ),
	.cout(\u1|cpu|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~9 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~9 .lut_mask = 64'h0000C3C3000000FF;
defparam \u1|cpu|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \u1|cpu|cpu|Add2~5 (
// Equation(s):
// \u1|cpu|cpu|Add2~5_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [5]) ) + ( \u1|cpu|cpu|E_src1 [5] ) + ( \u1|cpu|cpu|Add2~10  ))
// \u1|cpu|cpu|Add2~6  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [5]) ) + ( \u1|cpu|cpu|E_src1 [5] ) + ( \u1|cpu|cpu|Add2~10  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_src2 [5]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [5]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~5_sumout ),
	.cout(\u1|cpu|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~5 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~5 .lut_mask = 64'h0000FF00000033CC;
defparam \u1|cpu|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \u1|cpu|cpu|Add2~33 (
// Equation(s):
// \u1|cpu|cpu|Add2~33_sumout  = SUM(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [6]) ) + ( \u1|cpu|cpu|E_src1 [6] ) + ( \u1|cpu|cpu|Add2~6  ))
// \u1|cpu|cpu|Add2~34  = CARRY(( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [6]) ) + ( \u1|cpu|cpu|E_src1 [6] ) + ( \u1|cpu|cpu|Add2~6  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src2 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [6]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~33_sumout ),
	.cout(\u1|cpu|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~33 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~33 .lut_mask = 64'h0000FF0000003C3C;
defparam \u1|cpu|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \u1|cpu|cpu|Add2~29 (
// Equation(s):
// \u1|cpu|cpu|Add2~29_sumout  = SUM(( \u1|cpu|cpu|E_src1 [7] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [7]) ) + ( \u1|cpu|cpu|Add2~34  ))
// \u1|cpu|cpu|Add2~30  = CARRY(( \u1|cpu|cpu|E_src1 [7] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [7]) ) + ( \u1|cpu|cpu|Add2~34  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(!\u1|cpu|cpu|E_src1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [7]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~29_sumout ),
	.cout(\u1|cpu|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~29 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~29 .lut_mask = 64'h0000CC3300000F0F;
defparam \u1|cpu|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \u1|cpu|cpu|Add2~25 (
// Equation(s):
// \u1|cpu|cpu|Add2~25_sumout  = SUM(( \u1|cpu|cpu|E_src1 [8] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [8]) ) + ( \u1|cpu|cpu|Add2~30  ))
// \u1|cpu|cpu|Add2~26  = CARRY(( \u1|cpu|cpu|E_src1 [8] ) + ( !\u1|cpu|cpu|E_alu_sub~q  $ (!\u1|cpu|cpu|E_src2 [8]) ) + ( \u1|cpu|cpu|Add2~30  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_src1 [8]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [8]),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~25_sumout ),
	.cout(\u1|cpu|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~25 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~25 .lut_mask = 64'h0000CC33000000FF;
defparam \u1|cpu|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[6]~6 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[6]~6_combout  = ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~25_sumout ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  
// & \u1|cpu|cpu|Add0~25_sumout ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Add0~25_sumout ),
	.datad(!\u1|cpu|cpu|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[6]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[6]~6 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N22
dffeas \u1|cpu|cpu|F_pc[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[8]~8 (
// Equation(s):
// \u1|cpu|cpu|R_src1[8]~8_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (((!\u1|cpu|cpu|R_src1~1_combout )) # (\u1|cpu|cpu|D_iw [12]))) # (\u1|cpu|cpu|R_src1~0_combout  & 
// (((\u1|cpu|cpu|Add0~25_sumout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|R_src1~1_combout ))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~25_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [12]),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|R_src1~0_combout ),
	.datad(!\u1|cpu|cpu|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[8]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[8]~8 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \u1|cpu|cpu|R_src1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N37
dffeas \u1|cpu|cpu|E_src1[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[7]~5 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[7]~5_combout  = ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~21_sumout ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  
// & \u1|cpu|cpu|Add0~21_sumout ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Add2~21_sumout ),
	.datad(!\u1|cpu|cpu|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[7]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[7]~5 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \u1|cpu|cpu|F_pc[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[9]~7 (
// Equation(s):
// \u1|cpu|cpu|R_src1[9]~7_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout ) # ((\u1|cpu|cpu|D_iw [13])))) # (\u1|cpu|cpu|R_src1~0_combout  & 
// (((\u1|cpu|cpu|Add0~21_sumout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|D_iw [13]))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~21_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|D_iw [13]),
	.datad(!\u1|cpu|cpu|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[9]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[9]~7 .lut_mask = 64'h025702578ADF8ADF;
defparam \u1|cpu|cpu|R_src1[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N52
dffeas \u1|cpu|cpu|E_src1[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \u1|cpu|cpu|E_shift_rot_result[9]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[9]~5_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[10]~4 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[10]~4_combout  = ( \u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q  & ( \u1|cpu|cpu|R_ctrl_shift_rot_right~q  ) ) # ( \u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q  & ( !\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( 
// \u1|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q  ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q  & ( !\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[10]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[10]~4 .lut_mask = 64'h333333330000FFFF;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \u1|cpu|cpu|E_shift_rot_result[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[10]~4_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[9]~5 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[9]~5_combout  = ( \u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [10] ) ) # ( !\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [8] ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [10]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[9]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[9]~5 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N10
dffeas \u1|cpu|cpu|E_shift_rot_result[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[9]~5_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[8]~6 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[8]~6_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result [7])) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result [9])))

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [7]),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[8]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[8]~6 .lut_mask = 64'h2727272727272727;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N37
dffeas \u1|cpu|cpu|E_shift_rot_result[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[7]~7 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[7]~7_combout  = ( \u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result [8] ) ) # ( !\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ( \u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [8]),
	.datad(!\u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[7]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[7]~7 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N41
dffeas \u1|cpu|cpu|E_shift_rot_result[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[7]~7_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[6]~8 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[6]~8_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result [5])) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result [7])))

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [5]),
	.datab(!\u1|cpu|cpu|E_shift_rot_result [7]),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[6]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[6]~8 .lut_mask = 64'h5353535353535353;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N55
dffeas \u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[6]~8_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[6]~9 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[6]~9_combout  = ( \u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q  & ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (\u1|cpu|cpu|E_logic_result[6]~8_combout ) # (\u1|cpu|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( 
// !\u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q  & ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & \u1|cpu|cpu|E_logic_result[6]~8_combout ) ) ) ) # ( \u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q  & ( 
// !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (\u1|cpu|cpu|Add2~33_sumout ) # (\u1|cpu|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q  & ( !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & 
// \u1|cpu|cpu|Add2~33_sumout ) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_logic_result[6]~8_combout ),
	.datad(!\u1|cpu|cpu|Add2~33_sumout ),
	.datae(!\u1|cpu|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[6]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[6]~9 .lut_mask = 64'h00AA55FF0A0A5F5F;
defparam \u1|cpu|cpu|E_alu_result[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N22
dffeas \u1|cpu|cpu|W_alu_result[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N52
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N22
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N27
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[22]~feeder (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[22]~feeder_combout  = \u1|sys_clk_timer|internal_counter [22]

	.dataa(!\u1|sys_clk_timer|internal_counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[22]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|sys_clk_timer|counter_snapshot[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \u1|sys_clk_timer|counter_snapshot[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[22] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N40
dffeas \u1|sys_clk_timer|counter_snapshot[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[6] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N12
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[6]~29 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[6]~29_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( ((\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((\u1|sys_clk_timer|counter_snapshot [6]))) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (\u1|sys_clk_timer|counter_snapshot [22]))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( ((!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((\u1|sys_clk_timer|period_l_register [6]))) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  
// & (\u1|sys_clk_timer|period_h_register [6]))))) ) )

	.dataa(!\u1|sys_clk_timer|counter_snapshot [22]),
	.datab(!\u1|sys_clk_timer|period_h_register [6]),
	.datac(!\u1|sys_clk_timer|period_l_register [6]),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(!\u1|sys_clk_timer|counter_snapshot [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[6]~29 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[6]~29 .lut_mask = 64'h000F0F0000553300;
defparam \u1|sys_clk_timer|read_mux_out[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \u1|sys_clk_timer|readdata[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[6]~29_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[6] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N20
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[6]~11 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[6]~11_combout  = ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6] & ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) ) ) ) # ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [6]),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[6]~11 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[6]~11 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = ( \u1|cpu|cpu|d_writedata [6] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[6]~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[6]~6_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( (!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # 
// ((!\u1|mm_interconnect_0|rsp_mux|src_data[6]~11_combout ) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a38~portadataout )) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( !\u1|mm_interconnect_0|rsp_mux|src_data[6]~11_combout  ) ) ) # ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( (!\u1|mm_interconnect_0|rsp_mux|src_data[6]~11_combout ) # ((\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a38~portadataout )) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( 
// !\u1|mm_interconnect_0|rsp_mux|src_data[6]~11_combout  ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|mm_interconnect_0|rsp_mux|src_data[6]~11_combout ),
	.datac(gnd),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datae(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[6]~6 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[6]~6 .lut_mask = 64'hCCCCCCDDCCCCEEFF;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N43
dffeas \u1|cpu|cpu|av_ld_byte0_data[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_data[6]~6_combout ),
	.asdata(\u1|cpu|cpu|av_ld_byte1_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N9
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[6]~8 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[6]~8_combout  = ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte0_data [6] ) ) # ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [6])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\u1|cpu|cpu|W_alu_result [6]),
	.datad(!\u1|cpu|cpu|av_ld_byte0_data [6]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[6]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[6]~8 .lut_mask = 64'h0808080800FF00FF;
defparam \u1|cpu|cpu|W_rf_wr_data[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[3]~7 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[3]~7_combout  = ( \u1|cpu|cpu|R_src2_use_imm~q  & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ((\u1|cpu|cpu|D_iw [21]))) # (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (\u1|cpu|cpu|D_iw [9])) ) ) # ( !\u1|cpu|cpu|R_src2_use_imm~q  & ( 
// (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) # (\u1|cpu|cpu|R_ctrl_hi_imm16~q  & (\u1|cpu|cpu|D_iw [9])) ) )

	.dataa(!\u1|cpu|cpu|D_iw [9]),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datac(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\u1|cpu|cpu|D_iw [21]),
	.datae(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[3]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[3]~7 .lut_mask = 64'h353505F5353505F5;
defparam \u1|cpu|cpu|R_src2_hi[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N14
dffeas \u1|cpu|cpu|E_src2[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[19]~19 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[19]~19_combout  = ( \u1|cpu|cpu|E_src1 [19] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [19]))) ) ) # ( !\u1|cpu|cpu|E_src1 [19] & ( (!\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src2 [19])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src2 [19]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(!\u1|cpu|cpu|E_src2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[19]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[19]~19 .lut_mask = 64'h8383838336363636;
defparam \u1|cpu|cpu|E_logic_result[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[19]~20 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[19]~20_combout  = ( \u1|cpu|cpu|E_shift_rot_result [19] & ( ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~77_sumout ))) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & (\u1|cpu|cpu|E_logic_result[19]~19_combout ))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [19] & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~77_sumout ))) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  
// & (\u1|cpu|cpu|E_logic_result[19]~19_combout )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_logic_result[19]~19_combout ),
	.datad(!\u1|cpu|cpu|Add2~77_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[19]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[19]~20 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|E_alu_result[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N59
dffeas \u1|cpu|cpu|W_alu_result[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[19]~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal1~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~2_combout  = ( !\u1|cpu|cpu|W_alu_result [20] & ( !\u1|cpu|cpu|W_alu_result [25] & ( (!\u1|cpu|cpu|W_alu_result [19] & (!\u1|cpu|cpu|W_alu_result [26] & (!\u1|cpu|cpu|W_alu_result [23] & !\u1|cpu|cpu|W_alu_result 
// [24]))) ) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [19]),
	.datab(!\u1|cpu|cpu|W_alu_result [26]),
	.datac(!\u1|cpu|cpu|W_alu_result [23]),
	.datad(!\u1|cpu|cpu|W_alu_result [24]),
	.datae(!\u1|cpu|cpu|W_alu_result [20]),
	.dataf(!\u1|cpu|cpu|W_alu_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \u1|mm_interconnect_0|router|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~1_combout  = ( !\u1|cpu|cpu|W_alu_result [16] & ( \u1|cpu|cpu|W_alu_result [27] & ( (!\u1|cpu|cpu|W_alu_result [17] & (!\u1|cpu|cpu|W_alu_result [14] & (!\u1|cpu|cpu|W_alu_result [18] & !\u1|cpu|cpu|W_alu_result [15]))) 
// ) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [17]),
	.datab(!\u1|cpu|cpu|W_alu_result [14]),
	.datac(!\u1|cpu|cpu|W_alu_result [18]),
	.datad(!\u1|cpu|cpu|W_alu_result [15]),
	.datae(!\u1|cpu|cpu|W_alu_result [16]),
	.dataf(!\u1|cpu|cpu|W_alu_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal1~1 .lut_mask = 64'h0000000080000000;
defparam \u1|mm_interconnect_0|router|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal1~3 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~3_combout  = ( !\u1|cpu|cpu|W_alu_result [12] & ( \u1|cpu|cpu|W_alu_result [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_alu_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~3 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal1~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u1|mm_interconnect_0|router|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & ( (!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) )

	.dataa(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = ( \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( (!\u1|mm_interconnect_0|router|Equal1~2_combout ) # ((!\u1|mm_interconnect_0|router|Equal1~1_combout ) # 
// ((!\u1|mm_interconnect_0|router|Equal1~3_combout ) # (!\u1|mm_interconnect_0|router|Equal1~0_combout ))) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal1~3_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 64'h00000000FFFEFFFE;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q  & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q  & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ) # (\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ))) ) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q  & ( 
// !\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q ),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~0 .lut_mask = 64'h000055550CCC5555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  & ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q  & (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q  & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q )) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 64'h00030003080B080B;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~1_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ) # 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q  & ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0_combout ))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q  & ( ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q ) # 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0_combout ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 64'hFFDDFFDDFFD1FFD1;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N25
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  = ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \u1|mm_interconnect_0|router|Equal1~0_combout  & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( (\u1|mm_interconnect_0|router|Equal1~2_combout  & 
// (\u1|mm_interconnect_0|router|Equal1~3_combout  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & \u1|mm_interconnect_0|router|Equal1~1_combout ))) ) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\u1|mm_interconnect_0|router|Equal1~3_combout ),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datae(!\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h0000000000000001;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = ( \u1|mm_interconnect_0|router|Equal2~1_combout  & ( \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u1|jtag_uart|av_waitrequest~DUPLICATE_q )) ) ) ) # ( !\u1|mm_interconnect_0|router|Equal2~1_combout  & ( \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( 
// (!\u1|mm_interconnect_0|router|Equal3~1_combout ) # ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u1|jtag_uart|av_waitrequest~DUPLICATE_q )) ) ) ) # ( \u1|mm_interconnect_0|router|Equal2~1_combout  & ( 
// !\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (\u1|mm_interconnect_0|router|Equal3~1_combout  & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u1|jtag_uart|av_waitrequest~DUPLICATE_q )) ) ) ) # ( 
// !\u1|mm_interconnect_0|router|Equal2~1_combout  & ( !\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (!\u1|mm_interconnect_0|router|Equal3~1_combout  & (\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout )) # 
// (\u1|mm_interconnect_0|router|Equal3~1_combout  & (((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u1|jtag_uart|av_waitrequest~DUPLICATE_q )))) ) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u1|jtag_uart|av_waitrequest~DUPLICATE_q ),
	.datae(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.dataf(!\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 64'h22720050AAFA0050;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  = ( \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( \u1|mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) # ( 
// !\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( \u1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// (!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & ((\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ) # (\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout )))) ) ) ) # ( 
// \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( !\u1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// (!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & ((\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ) # (\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout )))) ) ) ) # ( 
// !\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( !\u1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// (!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & ((\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ) # (\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout )))) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datae(!\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.dataf(!\u1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .lut_mask = 64'h105010501050FFFF;
defparam \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N14
dffeas \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = ( \u1|cpu|cpu|d_read~q  & ( (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ) ) 
// )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000050505050;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( 
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\u1|jtag_uart|av_waitrequest~q  & (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// \u1|mm_interconnect_0|router|Equal3~1_combout ))) # (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) # ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( 
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (\u1|jtag_uart|av_waitrequest~q  & (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// (\u1|mm_interconnect_0|router|Equal3~1_combout  & !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) ) # ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) # ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (\u1|jtag_uart|av_waitrequest~q  & (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// (\u1|mm_interconnect_0|router|Equal3~1_combout  & !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\u1|jtag_uart|av_waitrequest~q ),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0100FFFF010001FF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( 
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] ) ) ) # ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used 
// [1] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) # ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (\u1|jtag_uart|av_waitrequest~q  & (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// (\u1|mm_interconnect_0|router|Equal3~1_combout  & \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]))) ) ) )

	.dataa(!\u1|jtag_uart|av_waitrequest~q ),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datae(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0001FFFF0000FF00;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N56
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N51
cyclonev_lcell_comb \u1|jtag_uart|av_waitrequest~1 (
// Equation(s):
// \u1|jtag_uart|av_waitrequest~1_combout  = ( \u1|jtag_uart|av_waitrequest~0_combout  & ( \u1|mm_interconnect_0|router|Equal3~1_combout  & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|jtag_uart|av_waitrequest~0_combout ),
	.dataf(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|av_waitrequest~1 .extended_lut = "off";
defparam \u1|jtag_uart|av_waitrequest~1 .lut_mask = 64'h000000000000AAAA;
defparam \u1|jtag_uart|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N53
dffeas \u1|jtag_uart|av_waitrequest (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|jtag_uart|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|av_waitrequest .is_wysiwyg = "true";
defparam \u1|jtag_uart|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( (\u1|jtag_uart|av_waitrequest~q  & 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & \u1|mm_interconnect_0|router|Equal3~1_combout )) ) )

	.dataa(!\u1|jtag_uart|av_waitrequest~q ),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 64'h0101010100000000;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N37
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N58
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N46
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N4
dffeas \u1|sys_clk_timer|internal_counter[21]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~49_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[21]~feeder (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[21]~feeder_combout  = \u1|sys_clk_timer|internal_counter[21]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter[21]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[21]~feeder .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|sys_clk_timer|counter_snapshot[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N44
dffeas \u1|sys_clk_timer|counter_snapshot[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[21] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N36
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[5]~4 (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[5]~4_combout  = !\u1|sys_clk_timer|internal_counter [5]

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|internal_counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[5]~4 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[5]~4 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u1|sys_clk_timer|counter_snapshot[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N38
dffeas \u1|sys_clk_timer|counter_snapshot[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[5] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N48
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[5]~45 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[5]~45_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( (\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (((\u1|sys_clk_timer|counter_snapshot [5])))) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (\u1|sys_clk_timer|counter_snapshot [21])))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( ((!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (!\u1|sys_clk_timer|period_l_register [5])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// ((\u1|sys_clk_timer|period_h_register [5])))))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|sys_clk_timer|counter_snapshot [21]),
	.datac(!\u1|sys_clk_timer|period_l_register [5]),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|sys_clk_timer|period_h_register [5]),
	.datag(!\u1|sys_clk_timer|counter_snapshot [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[5]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[5]~45 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[5]~45 .lut_mask = 64'h001BA000001BF500;
defparam \u1|sys_clk_timer|read_mux_out[5]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N49
dffeas \u1|sys_clk_timer|readdata[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[5]~45_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[5] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N32
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N3
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N4
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[5]~12 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[5]~12_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]) # 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & ( (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [5]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[5]~12 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[5]~12 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[5]~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[5]~3_combout  = ( \u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout  & ( 
// (!\u1|mm_interconnect_0|rsp_mux|src_data[5]~12_combout ) # (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout  & ( (!\u1|mm_interconnect_0|rsp_mux|src_data[5]~12_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|memory|the_altsyncram|auto_generated|address_reg_a [0])) 
// ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout  & ( (!\u1|mm_interconnect_0|rsp_mux|src_data[5]~12_combout ) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0])) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout  & ( !\u1|mm_interconnect_0|rsp_mux|src_data[5]~12_combout  ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_mux|src_data[5]~12_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[5]~3 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[5]~3 .lut_mask = 64'hAAAABABAABABBBBB;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N22
dffeas \u1|cpu|cpu|av_ld_byte0_data[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_data[5]~3_combout ),
	.asdata(\u1|cpu|cpu|av_ld_byte1_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[5]~2 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[5]~2_combout  = ( \u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (\u1|cpu|cpu|av_ld_byte0_data [5] & \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( !\u1|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (((!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & \u1|cpu|cpu|W_alu_result [5])))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|av_ld_byte0_data [5])) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte0_data [5]),
	.datab(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\u1|cpu|cpu|W_alu_result [5]),
	.datad(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[5]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[5]~2 .lut_mask = 64'h0C550C5500550055;
defparam \u1|cpu|cpu|W_rf_wr_data[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[31]~4 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[31]~4_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # 
// (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|D_ctrl_mem16~1_combout ) # (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [15] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [31] & !\u1|cpu|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[31]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[31]~4 .lut_mask = 64'h55305530553F553F;
defparam \u1|cpu|cpu|E_st_data[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N26
dffeas \u1|cpu|cpu|d_writedata[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[31]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\u1|cpu|cpu|d_writedata [31] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(!\u1|cpu|cpu|d_writedata [31]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 64'h0505050505050505;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[31]~40 (
// Equation(s):
// \u1|cpu|cpu|F_iw[31]~40_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a31~portadataout  & ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a31~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (\u1|memory|the_altsyncram|auto_generated|ram_block1a63~portadataout  & 
// ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (((\u1|memory|the_altsyncram|auto_generated|ram_block1a63~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]))))) ) )

	.dataa(!\u1|cpu|cpu|intr_req~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[31]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[31]~40 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[31]~40 .lut_mask = 64'h002200220A2A0A2A;
defparam \u1|cpu|cpu|F_iw[31]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \u1|cpu|cpu|D_iw[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[31]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[7]~9 (
// Equation(s):
// \u1|cpu|cpu|R_src1[7]~9_combout  = ( \u1|cpu|cpu|Add0~29_sumout  & ( \u1|cpu|cpu|R_src1~0_combout  ) ) # ( \u1|cpu|cpu|Add0~29_sumout  & ( !\u1|cpu|cpu|R_src1~0_combout  & ( (!\u1|cpu|cpu|R_src1~1_combout  & 
// (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [11]))) ) ) ) # ( !\u1|cpu|cpu|Add0~29_sumout  & ( !\u1|cpu|cpu|R_src1~0_combout  & ( (!\u1|cpu|cpu|R_src1~1_combout  
// & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(!\u1|cpu|cpu|R_src1~1_combout ),
	.datae(!\u1|cpu|cpu|Add0~29_sumout ),
	.dataf(!\u1|cpu|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[7]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[7]~9 .lut_mask = 64'h550F550F0000FFFF;
defparam \u1|cpu|cpu|R_src1[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N7
dffeas \u1|cpu|cpu|E_src1[7] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[5]~7 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[5]~7_combout  = ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~29_sumout ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  
// & \u1|cpu|cpu|Add0~29_sumout ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\u1|cpu|cpu|Add0~29_sumout ),
	.datad(!\u1|cpu|cpu|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[5]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[5]~7 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \u1|cpu|cpu|F_pc[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [43] = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|W_alu_result [7] ) ) # ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|W_alu_result [7] & ( 
// (\u1|cpu|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) ) # ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( !\u1|cpu|cpu|W_alu_result [7] & ( (\u1|cpu|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant 
// [1]) ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( !\u1|cpu|cpu|W_alu_result [7] & ( (\u1|cpu|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc [5]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[43] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[43] .lut_mask = 64'h030303030303FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [7] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [5] ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [7] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [5] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [7] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [5] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 64'h00005555AAAAFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N55
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N40
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[30]~36 (
// Equation(s):
// \u1|cpu|cpu|F_iw[30]~36_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE_q  & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE_q  & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE_q  & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE_q  & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE_q ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[30]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[30]~36 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[30]~36 .lut_mask = 64'h111F111F00000000;
defparam \u1|cpu|cpu|F_iw[30]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N43
dffeas \u1|cpu|cpu|D_iw[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[30]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[4]~4 (
// Equation(s):
// \u1|cpu|cpu|R_src1[4]~4_combout  = ( \u1|cpu|cpu|Add0~9_sumout  & ( ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [8])))) # 
// (\u1|cpu|cpu|R_src1~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~9_sumout  & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # 
// (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [8]))))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\u1|cpu|cpu|D_iw [8]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[4]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[4]~4 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|R_src1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N10
dffeas \u1|cpu|cpu|E_src1[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N53
dffeas \u1|cpu|cpu|E_src2[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_lo[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[4]~2 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[4]~2_combout  = ( \u1|cpu|cpu|R_logic_op [1] & ( \u1|cpu|cpu|E_src2 [4] & ( (!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [4]) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [1] & ( \u1|cpu|cpu|E_src2 [4] & ( (\u1|cpu|cpu|R_logic_op 
// [0] & \u1|cpu|cpu|E_src1 [4]) ) ) ) # ( \u1|cpu|cpu|R_logic_op [1] & ( !\u1|cpu|cpu|E_src2 [4] & ( \u1|cpu|cpu|E_src1 [4] ) ) ) # ( !\u1|cpu|cpu|R_logic_op [1] & ( !\u1|cpu|cpu|E_src2 [4] & ( (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src1 [4]) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src1 [4]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_logic_op [1]),
	.dataf(!\u1|cpu|cpu|E_src2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[4]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[4]~2 .lut_mask = 64'hC0C00F0F0303FCFC;
defparam \u1|cpu|cpu|E_logic_result[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[4]~3 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[4]~3_combout  = ( \u1|cpu|cpu|E_logic_result[4]~2_combout  & ( \u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q  & ( ((\u1|cpu|cpu|Add2~9_sumout ) # (\u1|cpu|cpu|R_ctrl_shift_rot~q )) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) ) ) ) # 
// ( !\u1|cpu|cpu|E_logic_result[4]~2_combout  & ( \u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q  & ( ((!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & \u1|cpu|cpu|Add2~9_sumout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( 
// \u1|cpu|cpu|E_logic_result[4]~2_combout  & ( !\u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((\u1|cpu|cpu|Add2~9_sumout ) # (\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ))) ) ) ) # ( 
// !\u1|cpu|cpu|E_logic_result[4]~2_combout  & ( !\u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & \u1|cpu|cpu|Add2~9_sumout )) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\u1|cpu|cpu|Add2~9_sumout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|E_logic_result[4]~2_combout ),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[4]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[4]~3 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \u1|cpu|cpu|E_alu_result[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N49
dffeas \u1|cpu|cpu|W_alu_result[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [40] = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( ((\u1|cpu|cpu|F_pc [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\u1|cpu|cpu|W_alu_result [4]) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (\u1|cpu|cpu|F_pc [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [2]),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 64'h000F000F555F555F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N8
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N2
dffeas \u1|sys_clk_timer|internal_counter[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Add0~45_sumout ),
	.asdata(\u1|sys_clk_timer|period_h_register [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|sys_clk_timer|always0~0_combout ),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[20] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \u1|sys_clk_timer|counter_snapshot[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[20] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N28
dffeas \u1|sys_clk_timer|counter_snapshot[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[4] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N54
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[4]~41 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[4]~41_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( ((\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|counter_snapshot [4])) # (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & 
// ((\u1|sys_clk_timer|counter_snapshot [20])))))) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( (!\u1|cpu|cpu|W_alu_result [4] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (((\u1|sys_clk_timer|period_l_register [4])))) # 
// (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|sys_clk_timer|period_h_register [4])))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|sys_clk_timer|period_h_register [4]),
	.datac(!\u1|sys_clk_timer|period_l_register [4]),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|sys_clk_timer|counter_snapshot [20]),
	.datag(!\u1|sys_clk_timer|counter_snapshot [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[4]~41 .extended_lut = "on";
defparam \u1|sys_clk_timer|read_mux_out[4]~41 .lut_mask = 64'h000A1B00005F1B00;
defparam \u1|sys_clk_timer|read_mux_out[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N55
dffeas \u1|sys_clk_timer|readdata[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out[4]~41_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[4] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N38
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[4]~13 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[4]~13_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4])))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4] & ( (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [4]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[4]~13 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[4]~13 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[4]~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[4]~4_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u1|mm_interconnect_0|rsp_mux|src_data[4]~13_combout  & ( (!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ))) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a36~portadataout )) ) ) ) # ( 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u1|mm_interconnect_0|rsp_mux|src_data[4]~13_combout  ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u1|mm_interconnect_0|rsp_mux|src_data[4]~13_combout  ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\u1|mm_interconnect_0|rsp_mux|src_data[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[4]~4 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[4]~4 .lut_mask = 64'hFFFFFFFF00001B1B;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N55
dffeas \u1|cpu|cpu|av_ld_byte0_data[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_data[4]~4_combout ),
	.asdata(\u1|cpu|cpu|av_ld_byte1_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N45
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[4]~3_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte0_data [4] ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte0_data [4] ) ) 
// ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [4]) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte0_data [4]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h00F0000055555555;
defparam \u1|cpu|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[29]~6 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[29]~6_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # 
// (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((!\u1|cpu|cpu|D_ctrl_mem16~1_combout ) # (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [29] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [13] & \u1|cpu|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datac(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[29]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[29]~6 .lut_mask = 64'h5503550355F355F3;
defparam \u1|cpu|cpu|E_st_data[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \u1|cpu|cpu|d_writedata[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[29]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = ( \u1|cpu|cpu|d_writedata [29] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [29]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 64'h00000F0F00000F0F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[29]~32 (
// Equation(s):
// \u1|cpu|cpu|F_iw[29]~32_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a29~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a61~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|cpu|cpu|intr_req~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[29]~32 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[29]~32 .lut_mask = 64'h0404040404CC04CC;
defparam \u1|cpu|cpu|F_iw[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N32
dffeas \u1|cpu|cpu|D_iw[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[29]~32_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[6]~10 (
// Equation(s):
// \u1|cpu|cpu|R_src1[6]~10_combout  = ( \u1|cpu|cpu|D_iw [10] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (\u1|cpu|cpu|R_src1~1_combout ))) # (\u1|cpu|cpu|R_src1~0_combout  & 
// (((\u1|cpu|cpu|Add0~33_sumout )))) ) ) # ( !\u1|cpu|cpu|D_iw [10] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (!\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~33_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|Add0~33_sumout ),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[6]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[6]~10 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|R_src1[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N26
dffeas \u1|cpu|cpu|E_src1[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[6]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[4]~8 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[4]~8_combout  = ( \u1|cpu|cpu|Add0~33_sumout  & ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~33_sumout ) ) ) ) # ( !\u1|cpu|cpu|Add0~33_sumout  & ( 
// \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~33_sumout ) ) ) ) # ( \u1|cpu|cpu|Add0~33_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Add2~33_sumout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add0~33_sumout ),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[4]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[4]~8 .lut_mask = 64'h0000AAAA0A0A0A0A;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N46
dffeas \u1|cpu|cpu|F_pc[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [42] = ( \u1|cpu|cpu|W_alu_result [6] & ( ((\u1|cpu|cpu|F_pc [4] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|W_alu_result [6] & ( (\u1|cpu|cpu|F_pc [4] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u1|cpu|cpu|F_pc [4]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[42] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[42] .lut_mask = 64'h005500550F5F0F5F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [6] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [4] ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [4]),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 64'h3333333300FF00FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~4 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~4_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [6]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [6])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~4 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~4 .lut_mask = 64'h02570257AAFFAAFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N7
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [3]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N55
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~13 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~13_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [5] 
// & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [3])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [3])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [5] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [3])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [3]))))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~13 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~13 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~11 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~11_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [1] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [1])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [3])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [1] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [1])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [3])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [3]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~11 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~11 .lut_mask = 64'h034703478BCF8BCF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~12_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [4] 
// & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [2]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [2]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [4] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [2]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [2])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~12 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~12 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~9_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N8
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N40
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [0]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [0] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N46
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N52
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[28]~28 (
// Equation(s):
// \u1|cpu|cpu|F_iw[28]~28_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout  & (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout  & 
// (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & (((\u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datab(!\u1|cpu|cpu|intr_req~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[28]~28 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[28]~28 .lut_mask = 64'h000C000C444C444C;
defparam \u1|cpu|cpu|F_iw[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N37
dffeas \u1|cpu|cpu|D_iw[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[3]~5 (
// Equation(s):
// \u1|cpu|cpu|R_src1[3]~5_combout  = ( \u1|cpu|cpu|Add0~13_sumout  & ( ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3])) # (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [7])))) # 
// (\u1|cpu|cpu|R_src1~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~13_sumout  & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3])) # 
// (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [7]))))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|R_src1~0_combout ),
	.datad(!\u1|cpu|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[3]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[3]~5 .lut_mask = 64'h407040704F7F4F7F;
defparam \u1|cpu|cpu|R_src1[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N55
dffeas \u1|cpu|cpu|E_src1[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[3]~3 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[3]~3_combout  = ( \u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|E_src2 [3] & ((\u1|cpu|cpu|E_src1 [3]))) # (\u1|cpu|cpu|E_src2 [3] & ((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [3]))) ) ) # ( !\u1|cpu|cpu|R_logic_op [1] 
// & ( (!\u1|cpu|cpu|E_src2 [3] & (!\u1|cpu|cpu|R_logic_op [0] & !\u1|cpu|cpu|E_src1 [3])) # (\u1|cpu|cpu|E_src2 [3] & (\u1|cpu|cpu|R_logic_op [0] & \u1|cpu|cpu|E_src1 [3])) ) )

	.dataa(!\u1|cpu|cpu|E_src2 [3]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_logic_op [0]),
	.datad(!\u1|cpu|cpu|E_src1 [3]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[3]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[3]~3 .lut_mask = 64'hA005A00555FA55FA;
defparam \u1|cpu|cpu|E_logic_result[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[3]~4 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[3]~4_combout  = ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( \u1|cpu|cpu|E_logic_result[3]~3_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q ) # (\u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ) ) ) ) # ( 
// !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( \u1|cpu|cpu|E_logic_result[3]~3_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & (\u1|cpu|cpu|Add2~13_sumout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((\u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ))) ) ) ) # ( 
// \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( !\u1|cpu|cpu|E_logic_result[3]~3_combout  & ( (\u1|cpu|cpu|R_ctrl_shift_rot~q  & \u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ) ) ) ) # ( !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( 
// !\u1|cpu|cpu|E_logic_result[3]~3_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~q  & (\u1|cpu|cpu|Add2~13_sumout )) # (\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((\u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\u1|cpu|cpu|Add2~13_sumout ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datae(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|E_logic_result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[3]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[3]~4 .lut_mask = 64'h447700334477CCFF;
defparam \u1|cpu|cpu|E_alu_result[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N22
dffeas \u1|cpu|cpu|W_alu_result[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N34
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~3_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [16]))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~3 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~3 .lut_mask = 64'h0000000053535353;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~3_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N47
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N10
dffeas \u1|sys_clk_timer|control_register[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|control_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|control_register[3] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|control_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \u1|sys_clk_timer|counter_snapshot[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[19] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N27
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[3]~6 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[3]~6_combout  = ( !\u1|cpu|cpu|W_alu_result [3] & ( (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((!\u1|cpu|cpu|W_alu_result [4] & (\u1|sys_clk_timer|control_register [3])) # (\u1|cpu|cpu|W_alu_result [4] & 
// ((\u1|sys_clk_timer|counter_snapshot [19]))))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|W_alu_result [4]),
	.datac(!\u1|sys_clk_timer|control_register [3]),
	.datad(!\u1|sys_clk_timer|counter_snapshot [19]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[3]~6 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[3]~6 .lut_mask = 64'h0415041500000000;
defparam \u1|sys_clk_timer|read_mux_out[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N6
cyclonev_lcell_comb \u1|sys_clk_timer|Equal6~3 (
// Equation(s):
// \u1|sys_clk_timer|Equal6~3_combout  = (!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (!\u1|cpu|cpu|W_alu_result [3] & \u1|cpu|cpu|W_alu_result [4]))

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|W_alu_result [3]),
	.datac(!\u1|cpu|cpu|W_alu_result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|Equal6~3 .extended_lut = "off";
defparam \u1|sys_clk_timer|Equal6~3 .lut_mask = 64'h0808080808080808;
defparam \u1|sys_clk_timer|Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N32
dffeas \u1|sys_clk_timer|counter_snapshot[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[3] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N30
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[3]~5 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[3]~5_combout  = ( \u1|sys_clk_timer|period_l_register [3] & ( ((\u1|sys_clk_timer|Equal6~3_combout  & \u1|sys_clk_timer|counter_snapshot [3])) # (\u1|sys_clk_timer|Equal6~2_combout ) ) ) # ( 
// !\u1|sys_clk_timer|period_l_register [3] & ( (\u1|sys_clk_timer|Equal6~3_combout  & \u1|sys_clk_timer|counter_snapshot [3]) ) )

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|Equal6~3_combout ),
	.datac(!\u1|sys_clk_timer|Equal6~2_combout ),
	.datad(!\u1|sys_clk_timer|counter_snapshot [3]),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|period_l_register [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[3]~5 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[3]~5 .lut_mask = 64'h003300330F3F0F3F;
defparam \u1|sys_clk_timer|read_mux_out[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N15
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[3] (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out [3] = ( \u1|sys_clk_timer|read_mux_out[3]~5_combout  ) # ( !\u1|sys_clk_timer|read_mux_out[3]~5_combout  & ( ((\u1|sys_clk_timer|Equal6~1_combout  & \u1|sys_clk_timer|period_h_register [3])) # 
// (\u1|sys_clk_timer|read_mux_out[3]~6_combout ) ) )

	.dataa(!\u1|sys_clk_timer|Equal6~1_combout ),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|read_mux_out[3]~6_combout ),
	.datad(!\u1|sys_clk_timer|period_h_register [3]),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|read_mux_out[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[3] .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[3] .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \u1|sys_clk_timer|read_mux_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \u1|sys_clk_timer|readdata[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out [3]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[3] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N2
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[3]~14 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[3]~14_combout  = ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] & ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]) # ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]) # 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]) # ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]) # 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3] & ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]) # ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]) # 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [3]),
	.dataf(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[3]~14 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[3]~14 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = ( \u1|cpu|cpu|d_writedata [3] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 64'h0000000055555555;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[3]~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[3]~5_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (!\u1|mm_interconnect_0|rsp_mux|src_data[3]~14_combout ) # ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a3~portadataout )) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a35~portadataout )))) ) ) # ( 
// !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u1|mm_interconnect_0|rsp_mux|src_data[3]~14_combout  ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datac(!\u1|mm_interconnect_0|rsp_mux|src_data[3]~14_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datae(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[3]~5 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[3]~5 .lut_mask = 64'hF0F0F2F7F0F0F2F7;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \u1|cpu|cpu|av_ld_byte0_data[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_data[3]~5_combout ),
	.asdata(\u1|cpu|cpu|av_ld_byte1_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[3]~4 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[3]~4_combout  = ( \u1|cpu|cpu|av_ld_byte0_data [3] & ( ((!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|cpu|cpu|W_alu_result [3] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|av_ld_byte0_data [3] & ( (!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|W_alu_result [3] & !\u1|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [3]),
	.datad(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|av_ld_byte0_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[3]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[3]~4 .lut_mask = 64'h080008003B333B33;
defparam \u1|cpu|cpu|W_rf_wr_data[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N22
dffeas \u1|cpu|cpu|d_writedata[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = ( \u1|cpu|cpu|d_writedata [9] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [9]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[9]~76 (
// Equation(s):
// \u1|cpu|cpu|F_iw[9]~76_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a9~portadataout  & ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a9~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (\u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout  & 
// ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (((\u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]))))) ) )

	.dataa(!\u1|cpu|cpu|intr_req~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[9]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[9]~76 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[9]~76 .lut_mask = 64'h002200220A2A0A2A;
defparam \u1|cpu|cpu|F_iw[9]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \u1|cpu|cpu|D_iw[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[9]~76_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[5]~3 (
// Equation(s):
// \u1|cpu|cpu|R_src1[5]~3_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( \u1|cpu|cpu|R_src1~0_combout  & ( \u1|cpu|cpu|Add0~5_sumout  ) ) ) # ( 
// !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( \u1|cpu|cpu|R_src1~0_combout  & ( \u1|cpu|cpu|Add0~5_sumout  ) ) ) # ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( 
// !\u1|cpu|cpu|R_src1~0_combout  & ( (!\u1|cpu|cpu|R_src1~1_combout ) # (\u1|cpu|cpu|D_iw [9]) ) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( !\u1|cpu|cpu|R_src1~0_combout  & ( (\u1|cpu|cpu|R_src1~1_combout  
// & \u1|cpu|cpu|D_iw [9]) ) ) )

	.dataa(!\u1|cpu|cpu|Add0~5_sumout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|D_iw [9]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\u1|cpu|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[5]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[5]~3 .lut_mask = 64'h0303CFCF55555555;
defparam \u1|cpu|cpu|R_src1[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N26
dffeas \u1|cpu|cpu|E_src1[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt~1 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt~1_combout  = ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (\u1|cpu|cpu|Add2~5_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) # 
// (\u1|cpu|cpu|Add0~5_sumout ) ) )

	.dataa(!\u1|cpu|cpu|Add0~5_sumout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\u1|cpu|cpu|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt~1 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt~1 .lut_mask = 64'h777777773F3F3F3F;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N37
dffeas \u1|cpu|cpu|F_pc[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|R_ctrl_exception~q ),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [41] = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u1|cpu|cpu|F_pc [3])) # (\u1|cpu|cpu|W_alu_result [5]) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u1|cpu|cpu|F_pc [3]) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_alu_result [5]),
	.datad(!\u1|cpu|cpu|F_pc [3]),
	.datae(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[41] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[41] .lut_mask = 64'h00550F5F00550F5F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N40
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [5] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [3] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [3]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N58
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N16
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[10]~80 (
// Equation(s):
// \u1|cpu|cpu|F_iw[10]~80_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & 
// ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & 
// \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datad(!\u1|cpu|cpu|intr_req~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[10]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[10]~80 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[10]~80 .lut_mask = 64'h0500050037003700;
defparam \u1|cpu|cpu|F_iw[10]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \u1|cpu|cpu|D_iw[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[10]~80_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_lo[4]~2 (
// Equation(s):
// \u1|cpu|cpu|R_src2_lo[4]~2_combout  = ( \u1|cpu|cpu|R_src2_lo~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) ) ) # ( 
// !\u1|cpu|cpu|R_src2_lo~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & \u1|cpu|cpu|D_iw [10])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\u1|cpu|cpu|D_iw [10]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_lo[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_lo[4]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_lo[4]~2 .lut_mask = 64'h0808080800880088;
defparam \u1|cpu|cpu|R_src2_lo[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N52
dffeas \u1|cpu|cpu|E_src2[4]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_lo[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[2]~2 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[2]~2_combout  = ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~9_sumout ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & 
// \u1|cpu|cpu|Add0~9_sumout ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Add0~9_sumout ),
	.datad(!\u1|cpu|cpu|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[2]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[2]~2 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N58
dffeas \u1|cpu|cpu|F_pc[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [40] = ( \u1|cpu|cpu|W_alu_result [4] & ( ((\u1|cpu|cpu|F_pc [2] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|W_alu_result [4] & ( (\u1|cpu|cpu|F_pc [2] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u1|cpu|cpu|F_pc [2]),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[40] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[40] .lut_mask = 64'h111111111F1F1F1F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N58
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [6] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [4] & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [5] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [7]))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [4]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [5]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [7]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 64'h2000200000000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [3] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] & (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [1] & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [2] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ))) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [1]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [2]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [3]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 64'h0000000000400000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N52
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N47
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [23] & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & ( ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [23] & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~q ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 64'h03FF03FF03030303;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N26
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~2_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~q  & 
// ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [16]) ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~q  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [16] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~2 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~2 .lut_mask = 64'h000003030000F3F3;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N43
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~2_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N10
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N15
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[2]~3 (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[2]~3_combout  = !\u1|sys_clk_timer|internal_counter [2]

	.dataa(!\u1|sys_clk_timer|internal_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[2]~3 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[2]~3 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u1|sys_clk_timer|counter_snapshot[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N16
dffeas \u1|sys_clk_timer|counter_snapshot[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[2] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N3
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[2]~3 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[2]~3_combout  = ( \u1|sys_clk_timer|period_l_register [2] & ( (\u1|sys_clk_timer|Equal6~3_combout  & \u1|sys_clk_timer|counter_snapshot [2]) ) ) # ( !\u1|sys_clk_timer|period_l_register [2] & ( 
// ((\u1|sys_clk_timer|Equal6~3_combout  & \u1|sys_clk_timer|counter_snapshot [2])) # (\u1|sys_clk_timer|Equal6~2_combout ) ) )

	.dataa(!\u1|sys_clk_timer|Equal6~2_combout ),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|Equal6~3_combout ),
	.datad(!\u1|sys_clk_timer|counter_snapshot [2]),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|period_l_register [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[2]~3 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[2]~3 .lut_mask = 64'h555F555F000F000F;
defparam \u1|sys_clk_timer|read_mux_out[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N26
dffeas \u1|sys_clk_timer|counter_snapshot[18] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[18] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N31
dffeas \u1|sys_clk_timer|control_register[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata[2]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|control_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|control_register[2] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|control_register[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N24
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[2]~4 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[2]~4_combout  = ( \u1|sys_clk_timer|control_register [2] & ( (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (!\u1|cpu|cpu|W_alu_result [3] & ((!\u1|cpu|cpu|W_alu_result [4]) # (\u1|sys_clk_timer|counter_snapshot [18])))) ) ) # 
// ( !\u1|sys_clk_timer|control_register [2] & ( (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (\u1|cpu|cpu|W_alu_result [4] & (!\u1|cpu|cpu|W_alu_result [3] & \u1|sys_clk_timer|counter_snapshot [18]))) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|W_alu_result [4]),
	.datac(!\u1|cpu|cpu|W_alu_result [3]),
	.datad(!\u1|sys_clk_timer|counter_snapshot [18]),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|control_register [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[2]~4 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[2]~4 .lut_mask = 64'h0010001040504050;
defparam \u1|sys_clk_timer|read_mux_out[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N54
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[2] (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out [2] = ( \u1|sys_clk_timer|read_mux_out[2]~4_combout  ) # ( !\u1|sys_clk_timer|read_mux_out[2]~4_combout  & ( ((\u1|sys_clk_timer|Equal6~1_combout  & \u1|sys_clk_timer|period_h_register [2])) # 
// (\u1|sys_clk_timer|read_mux_out[2]~3_combout ) ) )

	.dataa(!\u1|sys_clk_timer|Equal6~1_combout ),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|period_h_register [2]),
	.datad(!\u1|sys_clk_timer|read_mux_out[2]~3_combout ),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|read_mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[2] .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[2] .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \u1|sys_clk_timer|read_mux_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N56
dffeas \u1|sys_clk_timer|readdata[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out [2]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[2] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N8
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[2]~10 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[2]~10_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2] & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2] & ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datad(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [2]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[2]~10 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[2]~10 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N35
dffeas \u1|cpu|cpu|d_writedata[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = ( \u1|cpu|cpu|d_writedata [2] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[2]~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[2]~2_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( ((!\u1|mm_interconnect_0|rsp_mux|src_data[2]~10_combout ) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a2~portadataout )) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( !\u1|mm_interconnect_0|rsp_mux|src_data[2]~10_combout  ) ) ) # ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( (!\u1|mm_interconnect_0|rsp_mux|src_data[2]~10_combout ) # ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a2~portadataout )) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( 
// !\u1|mm_interconnect_0|rsp_mux|src_data[2]~10_combout  ) ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|mm_interconnect_0|rsp_mux|src_data[2]~10_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[2]~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[2]~2 .lut_mask = 64'hCCCCCECECCCCDFDF;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \u1|cpu|cpu|av_ld_byte0_data[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_data[2]~2_combout ),
	.asdata(\u1|cpu|cpu|av_ld_byte1_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[2]~1_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte0_data [2] ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|R_ctrl_ld~q  & ( \u1|cpu|cpu|av_ld_byte0_data [2] ) ) 
// ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|R_ctrl_ld~q  & ( (!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ) ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\u1|cpu|cpu|av_ld_byte0_data [2]),
	.datac(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h0A0A000033333333;
defparam \u1|cpu|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \u1|cpu|cpu|d_writedata[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = ( \u1|cpu|cpu|d_writedata [1] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 64'h0000000055555555;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout  = ( \u1|jtag_uart|ien_AE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|ien_AE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N37
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N42
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[1]~7 (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[1]~7_combout  = !\u1|sys_clk_timer|internal_counter [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|internal_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[1]~7 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[1]~7 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u1|sys_clk_timer|counter_snapshot[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N44
dffeas \u1|sys_clk_timer|counter_snapshot[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[1] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N45
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[1]~7 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[1]~7_combout  = ( \u1|sys_clk_timer|Equal6~3_combout  & ( ((\u1|sys_clk_timer|Equal6~2_combout  & !\u1|sys_clk_timer|period_l_register [1])) # (\u1|sys_clk_timer|counter_snapshot [1]) ) ) # ( 
// !\u1|sys_clk_timer|Equal6~3_combout  & ( (\u1|sys_clk_timer|Equal6~2_combout  & !\u1|sys_clk_timer|period_l_register [1]) ) )

	.dataa(!\u1|sys_clk_timer|Equal6~2_combout ),
	.datab(!\u1|sys_clk_timer|period_l_register [1]),
	.datac(!\u1|sys_clk_timer|counter_snapshot [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|Equal6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[1]~7 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[1]~7 .lut_mask = 64'h444444444F4F4F4F;
defparam \u1|sys_clk_timer|read_mux_out[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N44
dffeas \u1|sys_clk_timer|counter_snapshot[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[17] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N42
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[1]~8 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[1]~8_combout  = ( \u1|sys_clk_timer|counter_snapshot [17] & ( \u1|sys_clk_timer|counter_is_running~q  & ( (!\u1|cpu|cpu|W_alu_result [3] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((!\u1|cpu|cpu|W_alu_result [4]))) # 
// (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ((\u1|cpu|cpu|W_alu_result [4]) # (\u1|sys_clk_timer|control_register [1]))))) ) ) ) # ( !\u1|sys_clk_timer|counter_snapshot [17] & ( \u1|sys_clk_timer|counter_is_running~q  & ( (!\u1|cpu|cpu|W_alu_result [4] & 
// (!\u1|cpu|cpu|W_alu_result [3] & ((!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ) # (\u1|sys_clk_timer|control_register [1])))) ) ) ) # ( \u1|sys_clk_timer|counter_snapshot [17] & ( !\u1|sys_clk_timer|counter_is_running~q  & ( 
// (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (!\u1|cpu|cpu|W_alu_result [3] & ((\u1|cpu|cpu|W_alu_result [4]) # (\u1|sys_clk_timer|control_register [1])))) ) ) ) # ( !\u1|sys_clk_timer|counter_snapshot [17] & ( !\u1|sys_clk_timer|counter_is_running~q  & ( 
// (\u1|sys_clk_timer|control_register [1] & (\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & (!\u1|cpu|cpu|W_alu_result [4] & !\u1|cpu|cpu|W_alu_result [3]))) ) ) )

	.dataa(!\u1|sys_clk_timer|control_register [1]),
	.datab(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [4]),
	.datad(!\u1|cpu|cpu|W_alu_result [3]),
	.datae(!\u1|sys_clk_timer|counter_snapshot [17]),
	.dataf(!\u1|sys_clk_timer|counter_is_running~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[1]~8 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[1]~8 .lut_mask = 64'h10001300D000D300;
defparam \u1|sys_clk_timer|read_mux_out[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N57
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[1] (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out [1] = ( \u1|sys_clk_timer|read_mux_out[1]~8_combout  ) # ( !\u1|sys_clk_timer|read_mux_out[1]~8_combout  & ( ((\u1|sys_clk_timer|Equal6~1_combout  & \u1|sys_clk_timer|period_h_register [1])) # 
// (\u1|sys_clk_timer|read_mux_out[1]~7_combout ) ) )

	.dataa(!\u1|sys_clk_timer|Equal6~1_combout ),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|read_mux_out[1]~7_combout ),
	.datad(!\u1|sys_clk_timer|period_h_register [1]),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|read_mux_out[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[1] .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[1] .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \u1|sys_clk_timer|read_mux_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N58
dffeas \u1|sys_clk_timer|readdata[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out [1]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[1] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout  = !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [1]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N34
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~1_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [1] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [1] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q )))) ) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address 
// [0] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [1] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ))) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [1] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q )))) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~1 .lut_mask = 64'h4447474744474444;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N34
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N41
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[1]~15 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[1]~15_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & ( 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]) # 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & ( 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]) # (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]) # (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1] & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & ( (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]) # 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [1]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[1]~15 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[1]~15 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[1]~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[1]~7_combout  = ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|mm_interconnect_0|rsp_mux|src_data[1]~15_combout  & ( (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a33~portadataout ) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|mm_interconnect_0|rsp_mux|src_data[1]~15_combout  & ( 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\u1|mm_interconnect_0|rsp_mux|src_data[1]~15_combout  ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|mm_interconnect_0|rsp_mux|src_data[1]~15_combout  ) )

	.dataa(gnd),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|rsp_mux|src_data[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[1]~7 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[1]~7 .lut_mask = 64'hFFFFFFFF0303000F;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N49
dffeas \u1|cpu|cpu|av_ld_byte0_data[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_data[1]~7_combout ),
	.asdata(\u1|cpu|cpu|av_ld_byte1_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~15 (
// Equation(s):
// \u1|cpu|cpu|Equal62~15_combout  = ( !\u1|cpu|cpu|D_iw [11] & ( \u1|cpu|cpu|D_iw [12] & ( (\u1|cpu|cpu|D_iw [13] & (!\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [16] & \u1|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [13]),
	.datab(!\u1|cpu|cpu|D_iw [15]),
	.datac(!\u1|cpu|cpu|D_iw [16]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(!\u1|cpu|cpu|D_iw [11]),
	.dataf(!\u1|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~15 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~15 .lut_mask = 64'h0000000000040000;
defparam \u1|cpu|cpu|Equal62~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|D_op_wrctl (
// Equation(s):
// \u1|cpu|cpu|D_op_wrctl~combout  = ( \u1|cpu|cpu|Equal0~0_combout  & ( \u1|cpu|cpu|Equal62~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|Equal62~15_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_op_wrctl .extended_lut = "off";
defparam \u1|cpu|cpu|D_op_wrctl .lut_mask = 64'h0000000000FF00FF;
defparam \u1|cpu|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \u1|cpu|cpu|R_ctrl_wrctl_inst (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|Equal134~0 (
// Equation(s):
// \u1|cpu|cpu|Equal134~0_combout  = ( !\u1|cpu|cpu|D_iw [9] & ( (!\u1|cpu|cpu|D_iw [10] & (\u1|cpu|cpu|D_iw [7] & !\u1|cpu|cpu|D_iw [8])) ) )

	.dataa(!\u1|cpu|cpu|D_iw [10]),
	.datab(!\u1|cpu|cpu|D_iw [7]),
	.datac(!\u1|cpu|cpu|D_iw [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal134~0 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal134~0 .lut_mask = 64'h2020202000000000;
defparam \u1|cpu|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[6]~72 (
// Equation(s):
// \u1|cpu|cpu|F_iw[6]~72_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a38~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datad(!\u1|cpu|cpu|intr_req~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[6]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[6]~72 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[6]~72 .lut_mask = 64'h0500050037003700;
defparam \u1|cpu|cpu|F_iw[6]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \u1|cpu|cpu|D_iw[6] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[6]~72_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|W_ienable_reg_nxt~0_combout  = ( \u1|cpu|cpu|D_iw [6] & ( (\u1|cpu|cpu|E_valid_from_R~q  & (\u1|cpu|cpu|R_ctrl_wrctl_inst~q  & \u1|cpu|cpu|Equal134~0_combout )) ) )

	.dataa(!\u1|cpu|cpu|E_valid_from_R~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datad(!\u1|cpu|cpu|Equal134~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_ienable_reg_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|W_ienable_reg_nxt~0 .lut_mask = 64'h0000000000050005;
defparam \u1|cpu|cpu|W_ienable_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N44
dffeas \u1|cpu|cpu|W_ienable_reg[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|E_src1 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \u1|sys_clk_timer|control_register[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|control_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|control_register[0] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|control_register[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N33
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out~0 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out~0_combout  = ( !\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( \u1|sys_clk_timer|Equal6~0_combout  ) )

	.dataa(!\u1|sys_clk_timer|Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out~0 .lut_mask = 64'h5555555500000000;
defparam \u1|sys_clk_timer|read_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N37
dffeas \u1|sys_clk_timer|delayed_unxcounter_is_zeroxx0 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|Equal0~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N18
cyclonev_lcell_comb \u1|sys_clk_timer|timeout_occurred~0 (
// Equation(s):
// \u1|sys_clk_timer|timeout_occurred~0_combout  = ( \u1|sys_clk_timer|Equal0~6_combout  & ( !\u1|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q  & ( (\u1|sys_clk_timer|Equal0~3_combout  & (\u1|sys_clk_timer|Equal0~1_combout  & 
// (\u1|sys_clk_timer|Equal0~0_combout  & \u1|sys_clk_timer|Equal0~2_combout ))) ) ) )

	.dataa(!\u1|sys_clk_timer|Equal0~3_combout ),
	.datab(!\u1|sys_clk_timer|Equal0~1_combout ),
	.datac(!\u1|sys_clk_timer|Equal0~0_combout ),
	.datad(!\u1|sys_clk_timer|Equal0~2_combout ),
	.datae(!\u1|sys_clk_timer|Equal0~6_combout ),
	.dataf(!\u1|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|timeout_occurred~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|timeout_occurred~0 .lut_mask = 64'h0000000100000000;
defparam \u1|sys_clk_timer|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N0
cyclonev_lcell_comb \u1|sys_clk_timer|timeout_occurred~1 (
// Equation(s):
// \u1|sys_clk_timer|timeout_occurred~1_combout  = ( \u1|sys_clk_timer|timeout_occurred~q  & ( \u1|sys_clk_timer|period_l_wr_strobe~2_combout  & ( (!\u1|sys_clk_timer|read_mux_out~0_combout ) # ((!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ) # 
// (!\u1|mm_interconnect_0|router|Equal2~1_combout )) ) ) ) # ( !\u1|sys_clk_timer|timeout_occurred~q  & ( \u1|sys_clk_timer|period_l_wr_strobe~2_combout  & ( (\u1|sys_clk_timer|timeout_occurred~0_combout  & ((!\u1|sys_clk_timer|read_mux_out~0_combout ) # 
// ((!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ) # (!\u1|mm_interconnect_0|router|Equal2~1_combout )))) ) ) ) # ( \u1|sys_clk_timer|timeout_occurred~q  & ( !\u1|sys_clk_timer|period_l_wr_strobe~2_combout  ) ) # ( !\u1|sys_clk_timer|timeout_occurred~q  
// & ( !\u1|sys_clk_timer|period_l_wr_strobe~2_combout  & ( \u1|sys_clk_timer|timeout_occurred~0_combout  ) ) )

	.dataa(!\u1|sys_clk_timer|read_mux_out~0_combout ),
	.datab(!\u1|sys_clk_timer|period_l_wr_strobe~1_combout ),
	.datac(!\u1|sys_clk_timer|timeout_occurred~0_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(!\u1|sys_clk_timer|timeout_occurred~q ),
	.dataf(!\u1|sys_clk_timer|period_l_wr_strobe~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|timeout_occurred~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|timeout_occurred~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|timeout_occurred~1 .lut_mask = 64'h0F0FFFFF0F0EFFEE;
defparam \u1|sys_clk_timer|timeout_occurred~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \u1|sys_clk_timer|timeout_occurred (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|timeout_occurred .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|W_ipending_reg_nxt[1] (
// Equation(s):
// \u1|cpu|cpu|W_ipending_reg_nxt [1] = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [1] & ( (\u1|sys_clk_timer|control_register [0] & (\u1|sys_clk_timer|timeout_occurred~q  & \u1|cpu|cpu|W_ienable_reg [1])) ) )

	.dataa(!\u1|sys_clk_timer|control_register [0]),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|timeout_occurred~q ),
	.datad(!\u1|cpu|cpu|W_ienable_reg [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_ipending_reg_nxt [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_ipending_reg_nxt[1] .extended_lut = "off";
defparam \u1|cpu|cpu|W_ipending_reg_nxt[1] .lut_mask = 64'h0005000500000000;
defparam \u1|cpu|cpu|W_ipending_reg_nxt[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N4
dffeas \u1|cpu|cpu|W_ipending_reg[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|W_ipending_reg_nxt [1]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_control_rd_data[1]~3 (
// Equation(s):
// \u1|cpu|cpu|E_control_rd_data[1]~3_combout  = ( !\u1|cpu|cpu|D_iw [7] & ( (!\u1|cpu|cpu|D_iw [10] & (!\u1|cpu|cpu|D_iw [9] & (\u1|cpu|cpu|W_ipending_reg [1] & (\u1|cpu|cpu|D_iw [8] & !\u1|cpu|cpu|D_iw [6])))) ) ) # ( \u1|cpu|cpu|D_iw [7] & ( 
// (!\u1|cpu|cpu|D_iw [10] & (!\u1|cpu|cpu|D_iw [9] & (\u1|cpu|cpu|W_ienable_reg [1] & (!\u1|cpu|cpu|D_iw [8] & \u1|cpu|cpu|D_iw [6])))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [10]),
	.datab(!\u1|cpu|cpu|D_iw [9]),
	.datac(!\u1|cpu|cpu|W_ienable_reg [1]),
	.datad(!\u1|cpu|cpu|D_iw [8]),
	.datae(!\u1|cpu|cpu|D_iw [7]),
	.dataf(!\u1|cpu|cpu|D_iw [6]),
	.datag(!\u1|cpu|cpu|W_ipending_reg [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_control_rd_data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_control_rd_data[1]~3 .extended_lut = "on";
defparam \u1|cpu|cpu|E_control_rd_data[1]~3 .lut_mask = 64'h0008000000000800;
defparam \u1|cpu|cpu|E_control_rd_data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \u1|cpu|cpu|W_control_rd_data[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|E_control_rd_data[1]~3_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[1]~26 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[1]~26_combout  = ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|W_control_rd_data [1] & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & ((!\u1|cpu|cpu|R_ctrl_br_cmp~q ))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (\u1|cpu|cpu|av_ld_byte0_data [1])) ) ) ) # ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( \u1|cpu|cpu|W_control_rd_data [1] & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (((!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [1])))) # 
// (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|av_ld_byte0_data [1])) ) ) ) # ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|W_control_rd_data [1] & ( (\u1|cpu|cpu|av_ld_byte0_data [1] & \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) ) # ( 
// !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( !\u1|cpu|cpu|W_control_rd_data [1] & ( (!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (((!\u1|cpu|cpu|R_ctrl_br_cmp~q  & \u1|cpu|cpu|W_alu_result [1])))) # (\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & (\u1|cpu|cpu|av_ld_byte0_data 
// [1])) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_byte0_data [1]),
	.datab(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|W_alu_result [1]),
	.datae(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\u1|cpu|cpu|W_control_rd_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[1]~26 .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wr_data[1]~26 .lut_mask = 64'h05C5050505C5C5C5;
defparam \u1|cpu|cpu|W_rf_wr_data[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[24]~1 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[24]~1_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # 
// (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((!\u1|cpu|cpu|D_ctrl_mem16~1_combout )) # (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [24] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [8] & ((\u1|cpu|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[24]~1 .lut_mask = 64'h303530353F353F35;
defparam \u1|cpu|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N31
dffeas \u1|cpu|cpu|d_writedata[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = ( \u1|cpu|cpu|d_writedata [24] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [24]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[24]~56 (
// Equation(s):
// \u1|cpu|cpu|F_iw[24]~56_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datad(!\u1|cpu|cpu|intr_req~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[24]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[24]~56 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[24]~56 .lut_mask = 64'h0500050037003700;
defparam \u1|cpu|cpu|F_iw[24]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \u1|cpu|cpu|D_iw[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[24]~56_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_st_data[27]~8 (
// Equation(s):
// \u1|cpu|cpu|E_st_data[27]~8_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # 
// (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((!\u1|cpu|cpu|D_ctrl_mem16~1_combout ) # (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [27] & ( (!\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (\u1|cpu|cpu|D_ctrl_mem8~1_combout  & (((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [11] & \u1|cpu|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(!\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_data[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_data[27]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_data[27]~8 .lut_mask = 64'h505350535F535F53;
defparam \u1|cpu|cpu|E_st_data[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \u1|cpu|cpu|d_writedata[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_st_data[27]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u1|cpu|cpu|d_writedata [27] ) )

	.dataa(!\u1|cpu|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 64'h0000555500005555;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[27]~24 (
// Equation(s):
// \u1|cpu|cpu|F_iw[27]~24_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|cpu|cpu|intr_req~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[27]~24 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[27]~24 .lut_mask = 64'h0404040404CC04CC;
defparam \u1|cpu|cpu|F_iw[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \u1|cpu|cpu|D_iw[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[27]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[0]~28 (
// Equation(s):
// \u1|cpu|cpu|R_src1[0]~28_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ( (!\u1|cpu|cpu|R_src1~0_combout  & !\u1|cpu|cpu|R_src1~1_combout ) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[0]~28 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[0]~28 .lut_mask = 64'h0000000088888888;
defparam \u1|cpu|cpu|R_src1[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N4
dffeas \u1|cpu|cpu|E_src1[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[0]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N59
dffeas \u1|cpu|cpu|E_shift_rot_result[0]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[0]~28_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N21
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_shift_logical~0_combout  = ( \u1|cpu|cpu|D_iw [15] & ( !\u1|cpu|cpu|D_iw [16] & ( (!\u1|cpu|cpu|D_iw [14] & (\u1|cpu|cpu|D_iw [12] & !\u1|cpu|cpu|D_iw [13])) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [14]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [13]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|D_iw [15]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h0000202000000000;
defparam \u1|cpu|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~2 (
// Equation(s):
// \u1|cpu|cpu|Equal62~2_combout  = ( !\u1|cpu|cpu|D_iw [13] & ( !\u1|cpu|cpu|D_iw [16] & ( (!\u1|cpu|cpu|D_iw [11] & (\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [15] & \u1|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(!\u1|cpu|cpu|D_iw [13]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~2 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~2 .lut_mask = 64'h0002000000000000;
defparam \u1|cpu|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~4 (
// Equation(s):
// \u1|cpu|cpu|Equal62~4_combout  = ( !\u1|cpu|cpu|D_iw [13] & ( !\u1|cpu|cpu|D_iw [16] & ( (\u1|cpu|cpu|D_iw [11] & (\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [15] & \u1|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(!\u1|cpu|cpu|D_iw [13]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~4 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~4 .lut_mask = 64'h0001000000000000;
defparam \u1|cpu|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_shift_logical~1_combout  = (\u1|cpu|cpu|Equal0~0_combout  & (((\u1|cpu|cpu|Equal62~4_combout ) # (\u1|cpu|cpu|Equal62~2_combout )) # (\u1|cpu|cpu|D_ctrl_shift_logical~0_combout )))

	.dataa(!\u1|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|Equal62~2_combout ),
	.datad(!\u1|cpu|cpu|Equal62~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_shift_logical~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_shift_logical~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_shift_logical~1 .lut_mask = 64'h1333133313331333;
defparam \u1|cpu|cpu|D_ctrl_shift_logical~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \u1|cpu|cpu|R_ctrl_shift_logical (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_shift_logical~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~3 (
// Equation(s):
// \u1|cpu|cpu|Equal62~3_combout  = ( !\u1|cpu|cpu|D_iw [13] & ( \u1|cpu|cpu|D_iw [12] & ( (!\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [14] & (!\u1|cpu|cpu|D_iw [15] & \u1|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [14]),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|D_iw [11]),
	.datae(!\u1|cpu|cpu|D_iw [13]),
	.dataf(!\u1|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~3 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~3 .lut_mask = 64'h0000000000200000;
defparam \u1|cpu|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \u1|cpu|cpu|R_ctrl_rot_right_nxt~combout  = ( \u1|cpu|cpu|Equal0~0_combout  & ( \u1|cpu|cpu|Equal62~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Equal62~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \u1|cpu|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|cpu|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N47
dffeas \u1|cpu|cpu|R_ctrl_rot_right (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N53
dffeas \u1|cpu|cpu|E_shift_rot_result[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[31]~30_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_fill_bit~0_combout  = ( \u1|cpu|cpu|E_shift_rot_result [31] & ( (!\u1|cpu|cpu|R_ctrl_shift_logical~q  & ((!\u1|cpu|cpu|R_ctrl_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q ))) ) ) # ( 
// !\u1|cpu|cpu|E_shift_rot_result [31] & ( (\u1|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_shift_logical~q  & \u1|cpu|cpu|R_ctrl_rot_right~q )) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_logical~q ),
	.datad(!\u1|cpu|cpu|R_ctrl_rot_right~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h00300030F030F030;
defparam \u1|cpu|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[0]~28 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[0]~28_combout  = ( \u1|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\u1|cpu|cpu|E_shift_rot_result [1]) ) ) # ( !\u1|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( 
// (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & \u1|cpu|cpu|E_shift_rot_result [1]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[0]~28 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[0]~28 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N58
dffeas \u1|cpu|cpu|E_shift_rot_result[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[0]~28_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[1]~26 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[1]~26_combout  = (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u1|cpu|cpu|E_shift_rot_result [0]))) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u1|cpu|cpu|E_shift_rot_result [2]))

	.dataa(!\u1|cpu|cpu|E_shift_rot_result [2]),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[1]~26 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[1]~26 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N55
dffeas \u1|cpu|cpu|E_shift_rot_result[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[1]~26_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N41
dffeas \u1|cpu|cpu|E_shift_rot_result[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[3]~3_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_result_nxt[2]~0 (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout  = ( \u1|cpu|cpu|E_shift_rot_result [3] & ( (\u1|cpu|cpu|E_shift_rot_result [1]) # (\u1|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\u1|cpu|cpu|E_shift_rot_result [3] & ( 
// (!\u1|cpu|cpu|R_ctrl_shift_rot_right~q  & \u1|cpu|cpu|E_shift_rot_result [1]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_shift_rot_result [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[2]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[2]~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \u1|cpu|cpu|E_shift_rot_result_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N37
dffeas \u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[2]~0 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[2]~0_combout  = ( \u1|cpu|cpu|E_src1 [2] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src2 [2]))) ) ) # ( !\u1|cpu|cpu|E_src1 [2] & ( (!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|R_logic_op 
// [0] & !\u1|cpu|cpu|E_src2 [2])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src2 [2]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_logic_op [1]),
	.datad(!\u1|cpu|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[2]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[2]~0 .lut_mask = 64'hA00FA00F0F5A0F5A;
defparam \u1|cpu|cpu|E_logic_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[2]~0 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[2]~0_combout  = ( \u1|cpu|cpu|E_logic_result[2]~0_combout  & ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) ) ) # ( 
// !\u1|cpu|cpu|E_logic_result[2]~0_combout  & ( \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (\u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q  & \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( \u1|cpu|cpu|E_logic_result[2]~0_combout  & ( 
// !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~1_sumout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q )) ) ) ) # ( 
// !\u1|cpu|cpu|E_logic_result[2]~0_combout  & ( !\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\u1|cpu|cpu|Add2~1_sumout ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q )) ) ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|Add2~1_sumout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|E_logic_result[2]~0_combout ),
	.dataf(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[2]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[2]~0 .lut_mask = 64'h1D1D1D1D1111DDDD;
defparam \u1|cpu|cpu|E_alu_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \u1|cpu|cpu|W_alu_result[2]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [38] = ( \u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( ((\u1|cpu|cpu|F_pc [0] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( (\u1|cpu|cpu|F_pc [0] & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|F_pc [0]),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[38] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[38] .lut_mask = 64'h000F000F333F333F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N52
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~11_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [11]))))) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [11]))))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.datag(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~11 .extended_lut = "on";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 64'h00080A0A555D5F5F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N31
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout  = (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u1|cpu|cpu|d_writedata [8])

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|d_writedata [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~23 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~23 .lut_mask = 64'h0303030303030303;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N55
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[8] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [8] ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [8] ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22 .lut_mask = 64'h0F0F0F0F33333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N53
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~39_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [22] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [20])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [20])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [22] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [20])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [20]))))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~39 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~39 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N26
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N17
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~40_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [19] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [19])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [21])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [19] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [19])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [21])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [21]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~40 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~40 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N10
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N14
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~38_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [17] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [17])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [19])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [17] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [17]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [19])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [19]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~38 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~38 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N11
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N44
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~25_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [16] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [16])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [18])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [16] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [16])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [18])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [18]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~25 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~25 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N50
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N44
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout  = SUM(( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [10] ) + ( VCC ) + ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~34  ))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout  & 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34]) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo 
// [35])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [35] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo 
// [34])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout ))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 64'h0323032303010301;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N31
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req~combout  = (!\u1|rst_controller|r_early_rst~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\u1|rst_controller|r_early_rst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_reset_req .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N20
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[23]~60 (
// Equation(s):
// \u1|cpu|cpu|F_iw[23]~60_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a23~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a23~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & (((\u1|memory|the_altsyncram|auto_generated|ram_block1a55~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & (((\u1|memory|the_altsyncram|auto_generated|ram_block1a55~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[23]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[23]~60 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[23]~60 .lut_mask = 64'h111F111F00000000;
defparam \u1|cpu|cpu|F_iw[23]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \u1|cpu|cpu|D_iw[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[23]~60_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[22]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[22]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \u1|cpu|cpu|d_writedata[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|cpu|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u1|cpu|cpu|d_writedata [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 64'h000F000F000F000F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[22]~64 (
// Equation(s):
// \u1|cpu|cpu|F_iw[22]~64_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[22]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[22]~64 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[22]~64 .lut_mask = 64'h0537053700000000;
defparam \u1|cpu|cpu|F_iw[22]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \u1|cpu|cpu|D_iw[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[22]~64_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N40
dffeas \u1|cpu|cpu|d_writedata[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = ( \u1|cpu|cpu|d_writedata [11] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [11]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N57
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[11]~13 (
// Equation(s):
// \u1|cpu|cpu|F_iw[11]~13_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11])

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[11]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[11]~13 .lut_mask = 64'h0055005500550055;
defparam \u1|cpu|cpu|F_iw[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[11]~0 (
// Equation(s):
// \u1|cpu|cpu|F_iw[11]~0_combout  = ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a43~portadataout )))) # (\u1|cpu|cpu|F_iw[11]~13_combout ) ) ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  ) ) # ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( 
// ((\u1|memory|the_altsyncram|auto_generated|ram_block1a43~portadataout  & (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|memory|the_altsyncram|auto_generated|address_reg_a [0]))) # (\u1|cpu|cpu|F_iw[11]~13_combout ) ) ) ) # ( 
// !\u1|cpu|cpu|D_iw[18]~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout  ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datab(!\u1|cpu|cpu|F_iw[11]~13_combout ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[11]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[11]~0 .lut_mask = 64'hFFFF3337FFFF3F37;
defparam \u1|cpu|cpu|F_iw[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N49
dffeas \u1|cpu|cpu|D_iw[11] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[11]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_shift_rot~0_combout  = ( !\u1|cpu|cpu|D_iw [13] & ( \u1|cpu|cpu|D_iw [16] & ( (\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [15] & \u1|cpu|cpu|D_iw [14])) ) ) ) # ( !\u1|cpu|cpu|D_iw [13] & ( !\u1|cpu|cpu|D_iw [16] & ( (\u1|cpu|cpu|D_iw 
// [12] & (((!\u1|cpu|cpu|D_iw [14]) # (\u1|cpu|cpu|D_iw [15])) # (\u1|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(!\u1|cpu|cpu|D_iw [13]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h3313000000030000;
defparam \u1|cpu|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_shift_rot~1_combout  = ( \u1|cpu|cpu|D_ctrl_shift_rot~0_combout  & ( \u1|cpu|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|cpu|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N52
dffeas \u1|cpu|cpu|E_shift_rot_result[5]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[5]~1 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[5]~1_combout  = ( \u1|cpu|cpu|E_src2 [5] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [5]))) ) ) # ( !\u1|cpu|cpu|E_src2 [5] & ( (!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|R_logic_op 
// [0] & !\u1|cpu|cpu|E_src1 [5])) # (\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [5]))) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_src2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[5]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[5]~1 .lut_mask = 64'h8585858556565656;
defparam \u1|cpu|cpu|E_logic_result[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[5]~2 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[5]~2_combout  = ( \u1|cpu|cpu|E_logic_result[5]~1_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|Add2~5_sumout )) # (\u1|cpu|cpu|R_ctrl_logic~q ))) # (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\u1|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) ) # ( !\u1|cpu|cpu|E_logic_result[5]~1_combout  & ( (!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\u1|cpu|cpu|R_ctrl_logic~q  & ((\u1|cpu|cpu|Add2~5_sumout )))) # 
// (\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\u1|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[5]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[5]~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \u1|cpu|cpu|E_alu_result[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N49
dffeas \u1|cpu|cpu|W_alu_result[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~0_combout  = ( !\u1|cpu|cpu|W_alu_result [11] & ( !\u1|cpu|cpu|W_alu_result [10] & ( (!\u1|cpu|cpu|W_alu_result [6] & (!\u1|cpu|cpu|W_alu_result [8] & (!\u1|cpu|cpu|W_alu_result [9] & !\u1|cpu|cpu|W_alu_result [7]))) ) 
// ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [6]),
	.datab(!\u1|cpu|cpu|W_alu_result [8]),
	.datac(!\u1|cpu|cpu|W_alu_result [9]),
	.datad(!\u1|cpu|cpu|W_alu_result [7]),
	.datae(!\u1|cpu|cpu|W_alu_result [11]),
	.dataf(!\u1|cpu|cpu|W_alu_result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \u1|mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~1_combout  = ( \u1|mm_interconnect_0|router|Equal1~0_combout  & ( \u1|cpu|cpu|W_alu_result [12] & ( (!\u1|cpu|cpu|W_alu_result [5] & (\u1|mm_interconnect_0|router|Equal1~1_combout  & 
// (\u1|mm_interconnect_0|router|Equal1~2_combout  & \u1|mm_interconnect_0|router|Equal2~0_combout ))) ) ) )

	.dataa(!\u1|cpu|cpu|W_alu_result [5]),
	.datab(!\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(!\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.dataf(!\u1|cpu|cpu|W_alu_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal2~1 .lut_mask = 64'h0000000000000002;
defparam \u1|mm_interconnect_0|router|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal1~4 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~4_combout  = ( \u1|mm_interconnect_0|router|Equal1~2_combout  & ( (\u1|mm_interconnect_0|router|Equal1~1_combout  & (\u1|mm_interconnect_0|router|Equal1~3_combout  & \u1|mm_interconnect_0|router|Equal1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal1~3_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~4 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal1~4 .lut_mask = 64'h0000000000030003;
defparam \u1|mm_interconnect_0|router|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0 (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout  = ( \u1|cpu|cpu|d_read~q  & ( (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & 
// ((!\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ) # ((!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q  & \u1|cpu|cpu|d_write~q )))) ) ) # ( !\u1|cpu|cpu|d_read~q  & ( 
// (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q  & \u1|cpu|cpu|d_write~q )) ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(!\u1|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE_q ),
	.datac(!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0 .lut_mask = 64'h0050005044544454;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( (!\u1|mm_interconnect_0|router|Equal2~1_combout  & (!\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// (\u1|mm_interconnect_0|router|Equal1~4_combout  & \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ))) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal1~4_combout ),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_valid~0 .lut_mask = 64'h0000000000080008;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~0_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q  & ( (!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|sys_clk_timer|period_l_wr_strobe~0_combout  & 
// (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ((\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ) # (\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ))))) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q  & ( 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ))) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q ),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~0 .extended_lut = "on";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~0 .lut_mask = 64'h00000F0F040C0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N49
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 64'h0000000033333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N37
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~q  ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q  & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8])) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess~q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 64'h1010101000FF00FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N28
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[26]~48 (
// Equation(s):
// \u1|cpu|cpu|F_iw[26]~48_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] & ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] & \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] & 
// ((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] & 
// \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datad(!\u1|cpu|cpu|intr_req~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[26]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[26]~48 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[26]~48 .lut_mask = 64'h0500050037003700;
defparam \u1|cpu|cpu|F_iw[26]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N37
dffeas \u1|cpu|cpu|D_iw[26] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[26]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[4]~8 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[4]~8_combout  = ( \u1|cpu|cpu|D_iw [21] & ( (!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (\u1|cpu|cpu|D_iw [26]) ) ) # ( !\u1|cpu|cpu|D_iw [21] & ( (\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & \u1|cpu|cpu|D_iw [26]) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|D_iw [26]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[4]~8 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[4]~8 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u1|cpu|cpu|D_dst_regnum[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~10 (
// Equation(s):
// \u1|cpu|cpu|Equal0~10_combout  = ( !\u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw [5] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\u1|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw [5]),
	.datac(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|D_iw [2]),
	.datae(!\u1|cpu|cpu|D_iw [1]),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~10 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~10 .lut_mask = 64'h8000000000000000;
defparam \u1|cpu|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[4]~9 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[4]~9_combout  = ( \u1|cpu|cpu|D_dst_regnum[4]~8_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_dst_regnum[4]~8_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( \u1|cpu|cpu|D_dst_regnum[4]~8_combout  & ( 
// !\u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_dst_regnum[4]~8_combout  & ( !\u1|cpu|cpu|Equal0~10_combout  & ( (!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # ((\u1|cpu|cpu|Equal0~0_combout  & 
// ((\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\u1|cpu|cpu|D_ctrl_exception~3_combout )))) ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(!\u1|cpu|cpu|D_ctrl_exception~3_combout ),
	.datac(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\u1|cpu|cpu|Equal0~0_combout ),
	.datae(!\u1|cpu|cpu|D_dst_regnum[4]~8_combout ),
	.dataf(!\u1|cpu|cpu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[4]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[4]~9 .lut_mask = 64'hAABFFFFFFFFFFFFF;
defparam \u1|cpu|cpu|D_dst_regnum[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N20
dffeas \u1|cpu|cpu|R_dst_regnum[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_dst_regnum[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[2]~2 (
// Equation(s):
// \u1|cpu|cpu|R_src1[2]~2_combout  = ( \u1|cpu|cpu|Add0~1_sumout  & ( ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [6])))) # 
// (\u1|cpu|cpu|R_src1~0_combout ) ) ) # ( !\u1|cpu|cpu|Add0~1_sumout  & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout  & (\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # 
// (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [6]))))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datad(!\u1|cpu|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[2]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[2]~2 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|R_src1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \u1|cpu|cpu|E_src1[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[0]~0 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[0]~0_combout  = ( \u1|cpu|cpu|Add2~1_sumout  & ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  ) ) ) # ( \u1|cpu|cpu|Add2~1_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// (\u1|cpu|cpu|Add0~1_sumout  & !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) ) ) # ( !\u1|cpu|cpu|Add2~1_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (\u1|cpu|cpu|Add0~1_sumout  & !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add2~1_sumout ),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[0]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[0]~0 .lut_mask = 64'h505050500000F0F0;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \u1|cpu|cpu|F_pc[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[1]~3 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[1]~3_combout  = ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( \u1|cpu|cpu|Add2~13_sumout  ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  
// & ( \u1|cpu|cpu|Add0~13_sumout  ) ) )

	.dataa(!\u1|cpu|cpu|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|Add2~13_sumout ),
	.datae(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[1]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[1]~3 .lut_mask = 64'h5555000000FF0000;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N16
dffeas \u1|cpu|cpu|F_pc[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_data [39] = ( \u1|cpu|cpu|W_alu_result [3] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u1|cpu|cpu|F_pc [1]) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u1|cpu|cpu|W_alu_result [3] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u1|cpu|cpu|F_pc [1] ) ) ) # ( \u1|cpu|cpu|W_alu_result [3] & ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc [1]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|W_alu_result [3]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[39] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[39] .lut_mask = 64'h000055550F0F5F5F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [1] & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [3] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [2])) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [1]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [3]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [2]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 64'h00000000C000C000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [16]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 .lut_mask = 64'h00000000000F000F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N4
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N34
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[25]~52 (
// Equation(s):
// \u1|cpu|cpu|F_iw[25]~52_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25] & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a25~portadataout  & ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25] & 
// (((\u1|memory|the_altsyncram|auto_generated|ram_block1a25~portadataout  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a57~portadataout  & 
// ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25] & (((\u1|memory|the_altsyncram|auto_generated|ram_block1a57~portadataout  & 
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.datab(!\u1|cpu|cpu|intr_req~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[25]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[25]~52 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[25]~52 .lut_mask = 64'h004400440C4C0C4C;
defparam \u1|cpu|cpu|F_iw[25]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \u1|cpu|cpu|D_iw[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[25]~52_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[3]~6 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[3]~6_combout  = ( \u1|cpu|cpu|D_iw [20] & ( (!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (\u1|cpu|cpu|D_iw [25]) ) ) # ( !\u1|cpu|cpu|D_iw [20] & ( (\u1|cpu|cpu|D_iw [25] & \u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [25]),
	.datad(!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[3]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[3]~6 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \u1|cpu|cpu|D_dst_regnum[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[3]~7 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[3]~7_combout  = ( \u1|cpu|cpu|D_dst_regnum[3]~6_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_dst_regnum[3]~6_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( \u1|cpu|cpu|D_dst_regnum[3]~6_combout  & ( 
// !\u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_dst_regnum[3]~6_combout  & ( !\u1|cpu|cpu|Equal0~10_combout  & ( (!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # ((\u1|cpu|cpu|Equal0~0_combout  & 
// ((\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\u1|cpu|cpu|D_ctrl_exception~3_combout )))) ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(!\u1|cpu|cpu|D_ctrl_exception~3_combout ),
	.datac(!\u1|cpu|cpu|Equal0~0_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\u1|cpu|cpu|D_dst_regnum[3]~6_combout ),
	.dataf(!\u1|cpu|cpu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[3]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[3]~7 .lut_mask = 64'hABAFFFFFFFFFFFFF;
defparam \u1|cpu|cpu|D_dst_regnum[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \u1|cpu|cpu|R_dst_regnum[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_dst_regnum[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[15]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[15]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N28
dffeas \u1|cpu|cpu|d_writedata[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = ( \u1|cpu|cpu|d_writedata [15] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [15]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[15]~19 (
// Equation(s):
// \u1|cpu|cpu|F_iw[15]~19_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15])

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[15]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[15]~19 .lut_mask = 64'h0033003300330033;
defparam \u1|cpu|cpu|F_iw[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[15]~2 (
// Equation(s):
// \u1|cpu|cpu|F_iw[15]~2_combout  = ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( \u1|cpu|cpu|F_iw[15]~19_combout  ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( \u1|cpu|cpu|F_iw[15]~19_combout  ) ) # ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( 
// !\u1|cpu|cpu|F_iw[15]~19_combout  & ( (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a15~portadataout ))) # 
// (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout )))) ) ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( !\u1|cpu|cpu|F_iw[15]~19_combout  ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.dataf(!\u1|cpu|cpu|F_iw[15]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[15]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[15]~2 .lut_mask = 64'hFFFF0511FFFFFFFF;
defparam \u1|cpu|cpu|F_iw[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N55
dffeas \u1|cpu|cpu|D_iw[15] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~0 (
// Equation(s):
// \u1|cpu|cpu|Equal62~0_combout  = ( \u1|cpu|cpu|D_iw [14] & ( !\u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [12] & (!\u1|cpu|cpu|D_iw [15] & \u1|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|D_iw [11]),
	.datae(!\u1|cpu|cpu|D_iw [14]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~0 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~0 .lut_mask = 64'h0000008000000000;
defparam \u1|cpu|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|D_op_bret (
// Equation(s):
// \u1|cpu|cpu|D_op_bret~combout  = (\u1|cpu|cpu|Equal0~0_combout  & \u1|cpu|cpu|Equal62~0_combout )

	.dataa(!\u1|cpu|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Equal62~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_op_bret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_op_bret .extended_lut = "off";
defparam \u1|cpu|cpu|D_op_bret .lut_mask = 64'h0505050505050505;
defparam \u1|cpu|cpu|D_op_bret .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~13 (
// Equation(s):
// \u1|cpu|cpu|Equal62~13_combout  = ( \u1|cpu|cpu|D_iw [13] & ( !\u1|cpu|cpu|D_iw [14] & ( (!\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [11] & !\u1|cpu|cpu|D_iw [15]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(!\u1|cpu|cpu|D_iw [15]),
	.datae(!\u1|cpu|cpu|D_iw [13]),
	.dataf(!\u1|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~13 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~13 .lut_mask = 64'h0000080000000000;
defparam \u1|cpu|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~12 (
// Equation(s):
// \u1|cpu|cpu|Equal62~12_combout  = ( \u1|cpu|cpu|D_iw [14] & ( !\u1|cpu|cpu|D_iw [16] & ( (\u1|cpu|cpu|D_iw [13] & (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [11] & \u1|cpu|cpu|D_iw [15]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [13]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(!\u1|cpu|cpu|D_iw [15]),
	.datae(!\u1|cpu|cpu|D_iw [14]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~12 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~12 .lut_mask = 64'h0000000400000000;
defparam \u1|cpu|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( \u1|cpu|cpu|Equal0~0_combout  & ( ((\u1|cpu|cpu|Equal62~12_combout ) # (\u1|cpu|cpu|Equal62~13_combout )) # (\u1|cpu|cpu|Equal62~14_combout ) ) )

	.dataa(!\u1|cpu|cpu|Equal62~14_combout ),
	.datab(!\u1|cpu|cpu|Equal62~13_combout ),
	.datac(!\u1|cpu|cpu|Equal62~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~1 (
// Equation(s):
// \u1|cpu|cpu|Equal62~1_combout  = ( !\u1|cpu|cpu|D_iw [13] & ( !\u1|cpu|cpu|D_iw [16] & ( (\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [12] & (!\u1|cpu|cpu|D_iw [15] & !\u1|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(!\u1|cpu|cpu|D_iw [13]),
	.dataf(!\u1|cpu|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~1 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~1 .lut_mask = 64'h4000000000000000;
defparam \u1|cpu|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|D_op_eret (
// Equation(s):
// \u1|cpu|cpu|D_op_eret~combout  = ( \u1|cpu|cpu|Equal62~1_combout  & ( \u1|cpu|cpu|Equal0~0_combout  ) )

	.dataa(!\u1|cpu|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_op_eret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_op_eret .extended_lut = "off";
defparam \u1|cpu|cpu|D_op_eret .lut_mask = 64'h0000000055555555;
defparam \u1|cpu|cpu|D_op_eret .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \u1|cpu|cpu|D_ctrl_jmp_direct~0_combout  ) # ( !\u1|cpu|cpu|D_ctrl_jmp_direct~0_combout  & ( ((\u1|cpu|cpu|D_op_eret~combout ) # (\u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout )) # 
// (\u1|cpu|cpu|D_op_bret~combout ) ) )

	.dataa(!\u1|cpu|cpu|D_op_bret~combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datad(!\u1|cpu|cpu|D_op_eret~combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \u1|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N22
dffeas \u1|cpu|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|F_pc_sel_nxt~0_combout  = ( !\u1|cpu|cpu|R_ctrl_uncond_cti_non_br~q  & ( (!\u1|cpu|cpu|R_ctrl_br_uncond~q  & ((!\u1|cpu|cpu|R_ctrl_br~q ) # (!\u1|cpu|cpu|W_cmp_result~q ))) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|R_ctrl_br~q ),
	.datac(!\u1|cpu|cpu|W_cmp_result~q ),
	.datad(!\u1|cpu|cpu|R_ctrl_br_uncond~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hFC00FC0000000000;
defparam \u1|cpu|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  = ( !\u1|cpu|cpu|F_pc_sel_nxt~0_combout  & ( \u1|cpu|cpu|F_pc_sel_nxt.10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u1|cpu|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[19]~19 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[19]~19_combout  = ( \u1|cpu|cpu|Add0~77_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ) # (\u1|cpu|cpu|Add2~41_sumout ))) ) ) # ( !\u1|cpu|cpu|Add0~77_sumout  & ( 
// (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add2~41_sumout )) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datad(!\u1|cpu|cpu|Add2~41_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[19]~19 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[19]~19 .lut_mask = 64'h00300030C0F0C0F0;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N56
dffeas \u1|cpu|cpu|F_pc[19] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[19] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N20
dffeas \u1|cpu|cpu|F_pc[17] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[17] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N41
dffeas \u1|cpu|cpu|F_pc[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~1_combout  = ( !\u1|cpu|cpu|F_pc [20] & ( !\u1|cpu|cpu|F_pc [16] & ( (!\u1|cpu|cpu|F_pc [19] & (\u1|cpu|cpu|F_pc [24] & (!\u1|cpu|cpu|F_pc [17] & !\u1|cpu|cpu|F_pc [18]))) ) ) )

	.dataa(!\u1|cpu|cpu|F_pc [19]),
	.datab(!\u1|cpu|cpu|F_pc [24]),
	.datac(!\u1|cpu|cpu|F_pc [17]),
	.datad(!\u1|cpu|cpu|F_pc [18]),
	.datae(!\u1|cpu|cpu|F_pc [20]),
	.dataf(!\u1|cpu|cpu|F_pc [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .lut_mask = 64'h2000000000000000;
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \u1|cpu|cpu|F_pc[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[14]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_valid~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout  = ( \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ( !\u1|cpu|cpu|F_pc [14] & ( (\u1|mm_interconnect_0|router_001|Equal1~0_combout  & 
// (\u1|mm_interconnect_0|router_001|Equal1~2_combout  & (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]))) ) ) )

	.dataa(!\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\u1|mm_interconnect_0|router_001|Equal1~2_combout ),
	.datac(!\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(!\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.dataf(!\u1|cpu|cpu|F_pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_valid~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_valid~1 .lut_mask = 64'h0000000100000000;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N9
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & ((\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ) # (\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout )))) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000001050105;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N11
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N32
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q  ) ) # ( 
// !\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ( (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]) ) ) # ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0F0F0F0F03030303;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( ((\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// ((\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ) # (\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout )))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) # ( 
// !\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h0F0F0F0F1F5F1F5F;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'hFF33FF33FF33FF33;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N29
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  = (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q )))

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0 .lut_mask = 64'h3330333033303330;
defparam \u1|mm_interconnect_0|rsp_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'hA000A00000000000;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|d_read_nxt (
// Equation(s):
// \u1|cpu|cpu|d_read_nxt~combout  = ( \u1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\u1|cpu|cpu|d_read~q ) # (\u1|cpu|cpu|E_ld_stall~0_combout ) ) ) # ( !\u1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \u1|cpu|cpu|E_ld_stall~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_ld_stall~0_combout ),
	.datad(!\u1|cpu|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_read_nxt .extended_lut = "off";
defparam \u1|cpu|cpu|d_read_nxt .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \u1|cpu|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \u1|cpu|cpu|d_read (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_read .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \u1|mm_interconnect_0|router|Equal3~1_combout  & ( (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u1|jtag_uart|av_waitrequest~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u1|jtag_uart|av_waitrequest~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000000F000F0;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  = ( !\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q  & ( (!\u1|sys_clk_timer|period_l_wr_strobe~0_combout  & 
// !\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|period_l_wr_strobe~0_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .lut_mask = 64'hF000F00000000000;
defparam \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout  = ( !\u1|mm_interconnect_0|router|Equal2~1_combout  & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( (!\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// ((!\u1|mm_interconnect_0|router|Equal1~4_combout  & ((\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ))) # (\u1|mm_interconnect_0|router|Equal1~4_combout  & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\u1|mm_interconnect_0|router|Equal2~1_combout  & ( !\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( (!\u1|mm_interconnect_0|router|Equal3~1_combout  & (\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & 
// !\u1|mm_interconnect_0|router|Equal1~4_combout )) ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal1~4_combout ),
	.datae(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~4 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 64'h0C0000000C440000;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout  = ( \u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( (!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & 
// !\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ) ) ) # ( !\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( (!\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  & 
// ((!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ) # ((!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout  & !\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))) ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .lut_mask = 64'hEA00EA00AA00AA00;
defparam \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  = ( \u1|cpu|cpu|d_write~q  & ( \u1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (!\u1|cpu|cpu|d_read~q  & (((\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & 
// \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q )) # (\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ))) ) ) ) # ( \u1|cpu|cpu|d_write~q  & ( !\u1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( 
// (((\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q )) # (\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q )) # (\u1|cpu|cpu|d_read~q ) ) ) ) # ( 
// !\u1|cpu|cpu|d_write~q  & ( !\u1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \u1|cpu|cpu|d_read~q  ) ) )

	.dataa(!\u1|cpu|cpu|d_read~q ),
	.datab(!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datae(!\u1|cpu|cpu|d_write~q ),
	.dataf(!\u1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .lut_mask = 64'h5555777F0000222A;
defparam \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_st~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_st~0_combout  = ( \u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\u1|cpu|cpu|D_iw [1] & \u1|cpu|cpu|D_iw [0])) ) ) # ( !\u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [1] & \u1|cpu|cpu|D_iw [0]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [1]),
	.datad(!\u1|cpu|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_st~0 .lut_mask = 64'h00F000F000C000C0;
defparam \u1|cpu|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N4
dffeas \u1|cpu|cpu|R_ctrl_st (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\u1|cpu|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \u1|cpu|cpu|d_write_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|d_write_nxt~0_combout  = ( \u1|cpu|cpu|E_new_inst~q  & ( \u1|cpu|cpu|R_ctrl_st~q  ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_st~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|d_write_nxt~0 .lut_mask = 64'h0000000055555555;
defparam \u1|cpu|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  = ( !\u1|cpu|cpu|d_read~q  & ( !\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|E_st_stall (
// Equation(s):
// \u1|cpu|cpu|E_st_stall~combout  = ( \u1|cpu|cpu|d_write~q  & ( \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & ( (!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ) # 
// (((!\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout  & !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout )) # (\u1|cpu|cpu|d_write_nxt~0_combout )) ) ) ) # ( !\u1|cpu|cpu|d_write~q  & ( 
// \u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & ( \u1|cpu|cpu|d_write_nxt~0_combout  ) ) ) # ( \u1|cpu|cpu|d_write~q  & ( !\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & ( 
// (!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ) # (\u1|cpu|cpu|d_write_nxt~0_combout ) ) ) ) # ( !\u1|cpu|cpu|d_write~q  & ( !\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & ( 
// \u1|cpu|cpu|d_write_nxt~0_combout  ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datac(!\u1|cpu|cpu|d_write_nxt~0_combout ),
	.datad(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(!\u1|cpu|cpu|d_write~q ),
	.dataf(!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_st_stall .extended_lut = "off";
defparam \u1|cpu|cpu|E_st_stall .lut_mask = 64'h0F0FAFAF0F0FEFAF;
defparam \u1|cpu|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N59
dffeas \u1|cpu|cpu|d_write (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|E_st_stall~combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_write .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout  = ( !\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout  & !\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~5 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~5 .lut_mask = 64'hF000F00000000000;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout  = ( !\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & ( ((\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & (\u1|cpu|cpu|d_write~q  & 
// !\u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ))) # (\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) ) )

	.dataa(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datab(!\u1|cpu|cpu|d_write~q ),
	.datac(!\u1|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .lut_mask = 64'h10FF10FF00000000;
defparam \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N50
dffeas \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \u1|memory|wren~0 (
// Equation(s):
// \u1|memory|wren~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & (!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q  & \u1|cpu|cpu|d_write~q )) 
// ) )

	.dataa(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|memory|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|memory|wren~0 .extended_lut = "off";
defparam \u1|memory|wren~0 .lut_mask = 64'h0000000000A000A0;
defparam \u1|memory|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \u1|memory|the_altsyncram|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0] = ( \u1|memory|wren~0_combout  & ( (!\u1|mm_interconnect_0|cmd_mux_002|src_data [51] & (((\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_002|saved_grant 
// [0])) # (\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ))) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|src_data [51]),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u1|memory|wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|decode3|eq_node[0] .extended_lut = "off";
defparam \u1|memory|the_altsyncram|auto_generated|decode3|eq_node[0] .lut_mask = 64'h0000000030703070;
defparam \u1|memory|the_altsyncram|auto_generated|decode3|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[3]~21 (
// Equation(s):
// \u1|cpu|cpu|F_iw[3]~21_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3])

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[3]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[3]~21 .lut_mask = 64'h0033003300330033;
defparam \u1|cpu|cpu|F_iw[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[3]~5 (
// Equation(s):
// \u1|cpu|cpu|F_iw[3]~5_combout  = ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( \u1|cpu|cpu|F_iw[3]~21_combout  ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( \u1|cpu|cpu|F_iw[3]~21_combout  ) ) # ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( !\u1|cpu|cpu|F_iw[3]~21_combout 
//  & ( (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|memory|the_altsyncram|auto_generated|ram_block1a3~portadataout )) # 
// (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a35~portadataout ))))) ) ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( !\u1|cpu|cpu|F_iw[3]~21_combout  ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datae(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.dataf(!\u1|cpu|cpu|F_iw[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[3]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[3]~5 .lut_mask = 64'hFFFF1015FFFFFFFF;
defparam \u1|cpu|cpu|F_iw[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N37
dffeas \u1|cpu|cpu|D_iw[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  = ( \u1|cpu|cpu|D_iw [1] & ( \u1|cpu|cpu|D_iw [3] & ( (\u1|cpu|cpu|D_iw [0] & ((!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (!\u1|cpu|cpu|D_iw [2]))) ) ) ) # ( !\u1|cpu|cpu|D_iw [1] & ( \u1|cpu|cpu|D_iw [3] & ( 
// (!\u1|cpu|cpu|D_iw [0] & ((!\u1|cpu|cpu|D_iw [5]) # ((!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (\u1|cpu|cpu|D_iw [2])))) ) ) ) # ( \u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw [3] & ( \u1|cpu|cpu|D_iw [0] ) ) ) # ( !\u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw 
// [3] & ( (!\u1|cpu|cpu|D_iw [0] & ((!\u1|cpu|cpu|D_iw [5]) # ((!\u1|cpu|cpu|D_iw [2]) # (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q )))) # (\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw [5] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\u1|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw [5]),
	.datac(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|D_iw [2]),
	.datae(!\u1|cpu|cpu|D_iw [1]),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hEA8A5555A8AA5550;
defparam \u1|cpu|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[2]~2 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[2]~2_combout  = ( \u1|cpu|cpu|D_iw [19] & ( (!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (\u1|cpu|cpu|D_iw [24]) ) ) # ( !\u1|cpu|cpu|D_iw [19] & ( (\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & \u1|cpu|cpu|D_iw [24]) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|D_iw [24]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[2]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[2]~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u1|cpu|cpu|D_dst_regnum[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N21
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[2]~3 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[2]~3_combout  = ( \u1|cpu|cpu|D_dst_regnum[2]~2_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_dst_regnum[2]~2_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( \u1|cpu|cpu|D_dst_regnum[2]~2_combout  & ( 
// !\u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_dst_regnum[2]~2_combout  & ( !\u1|cpu|cpu|Equal0~10_combout  & ( (!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # ((\u1|cpu|cpu|Equal0~0_combout  & 
// ((\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\u1|cpu|cpu|D_ctrl_exception~3_combout )))) ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(!\u1|cpu|cpu|D_ctrl_exception~3_combout ),
	.datac(!\u1|cpu|cpu|Equal0~0_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\u1|cpu|cpu|D_dst_regnum[2]~2_combout ),
	.dataf(!\u1|cpu|cpu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[2]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[2]~3 .lut_mask = 64'hABAFFFFFFFFFFFFF;
defparam \u1|cpu|cpu|D_dst_regnum[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \u1|cpu|cpu|R_dst_regnum[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \u1|cpu|cpu|d_writedata[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = ( \u1|cpu|cpu|d_writedata [13] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [13]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N18
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[13]~18 (
// Equation(s):
// \u1|cpu|cpu|F_iw[13]~18_combout  = ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[13]~18 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[13]~18 .lut_mask = 64'h0000000000FF00FF;
defparam \u1|cpu|cpu|F_iw[13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[13]~1 (
// Equation(s):
// \u1|cpu|cpu|F_iw[13]~1_combout  = ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # 
// (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|memory|the_altsyncram|auto_generated|ram_block1a45~portadataout )) # (\u1|cpu|cpu|F_iw[13]~18_combout )) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( ((!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|cpu|cpu|F_iw[13]~18_combout )) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a45~portadataout )) # (\u1|cpu|cpu|F_iw[13]~18_combout )) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout  & 
// ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|cpu|cpu|F_iw[13]~18_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datac(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.datad(!\u1|cpu|cpu|F_iw[13]~18_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[13]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[13]~1 .lut_mask = 64'hF0FFF1FFF5FFF1FF;
defparam \u1|cpu|cpu|F_iw[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N37
dffeas \u1|cpu|cpu|D_iw[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[13]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( \u1|cpu|cpu|D_iw [14] & ( !\u1|cpu|cpu|D_iw [15] & ( (\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [13] & (!\u1|cpu|cpu|D_iw [11] & !\u1|cpu|cpu|D_iw [12]))) ) ) ) # ( !\u1|cpu|cpu|D_iw [14] & ( 
// !\u1|cpu|cpu|D_iw [15] & ( (\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [13] & ((!\u1|cpu|cpu|D_iw [12]) # (\u1|cpu|cpu|D_iw [11])))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [13]),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(!\u1|cpu|cpu|D_iw [12]),
	.datae(!\u1|cpu|cpu|D_iw [14]),
	.dataf(!\u1|cpu|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h1101100000000000;
defparam \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N57
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[1]~0_combout  = (!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & (\u1|cpu|cpu|D_iw [18])) # (\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ((\u1|cpu|cpu|D_iw [23])))

	.dataa(!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [18]),
	.datad(!\u1|cpu|cpu|D_iw [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \u1|cpu|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[1]~1_combout  = ( \u1|cpu|cpu|D_ctrl_exception~3_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_ctrl_exception~3_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( \u1|cpu|cpu|D_ctrl_exception~3_combout  & ( 
// !\u1|cpu|cpu|Equal0~10_combout  & ( (\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & (!\u1|cpu|cpu|Equal0~0_combout  & \u1|cpu|cpu|D_dst_regnum[1]~0_combout )) ) ) ) # ( !\u1|cpu|cpu|D_ctrl_exception~3_combout  & ( !\u1|cpu|cpu|Equal0~10_combout  & 
// ( (\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & (\u1|cpu|cpu|D_dst_regnum[1]~0_combout  & ((!\u1|cpu|cpu|Equal0~0_combout ) # (!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\u1|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datae(!\u1|cpu|cpu|D_ctrl_exception~3_combout ),
	.dataf(!\u1|cpu|cpu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h00540044FFFFFFFF;
defparam \u1|cpu|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N50
dffeas \u1|cpu|cpu|R_dst_regnum[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \u1|cpu|cpu|d_writedata[12]~feeder (
// Equation(s):
// \u1|cpu|cpu|d_writedata[12]~feeder_combout  = \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|d_writedata[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|cpu|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N10
dffeas \u1|cpu|cpu|d_writedata[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = ( \u1|cpu|cpu|d_writedata [12] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [12]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[12]~100 (
// Equation(s):
// \u1|cpu|cpu|F_iw[12]~100_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a44~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[12]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[12]~100 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[12]~100 .lut_mask = 64'h0537053700000000;
defparam \u1|cpu|cpu|F_iw[12]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \u1|cpu|cpu|D_iw[12] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[12]~100_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_exception~3 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_exception~3_combout  = ( \u1|cpu|cpu|D_iw [11] & ( \u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [16] & (((!\u1|cpu|cpu|D_iw [14] & \u1|cpu|cpu|D_iw [15])) # (\u1|cpu|cpu|D_iw [12]))) # (\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [12] & 
// ((\u1|cpu|cpu|D_iw [15]) # (\u1|cpu|cpu|D_iw [14])))) ) ) ) # ( !\u1|cpu|cpu|D_iw [11] & ( \u1|cpu|cpu|D_iw [13] & ( (\u1|cpu|cpu|D_iw [15] & ((!\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [12] & !\u1|cpu|cpu|D_iw [14])) # (\u1|cpu|cpu|D_iw [16] & 
// ((\u1|cpu|cpu|D_iw [14]))))) ) ) ) # ( \u1|cpu|cpu|D_iw [11] & ( !\u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [12] & ((\u1|cpu|cpu|D_iw [15])))) # (\u1|cpu|cpu|D_iw [16] & ((!\u1|cpu|cpu|D_iw [12] & (!\u1|cpu|cpu|D_iw [14] & 
// !\u1|cpu|cpu|D_iw [15])) # (\u1|cpu|cpu|D_iw [12] & ((!\u1|cpu|cpu|D_iw [14]) # (!\u1|cpu|cpu|D_iw [15]))))) ) ) ) # ( !\u1|cpu|cpu|D_iw [11] & ( !\u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [15] & (!\u1|cpu|cpu|D_iw [12] $ 
// (\u1|cpu|cpu|D_iw [14])))) # (\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [12] $ (((!\u1|cpu|cpu|D_iw [14]) # (!\u1|cpu|cpu|D_iw [15]))))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [14]),
	.datad(!\u1|cpu|cpu|D_iw [15]),
	.datae(!\u1|cpu|cpu|D_iw [11]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_exception~3 .lut_mask = 64'h93145198008523B3;
defparam \u1|cpu|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N3
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[0]~4 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[0]~4_combout  = ( \u1|cpu|cpu|D_iw [17] & ( (!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ) # (\u1|cpu|cpu|D_iw [22]) ) ) # ( !\u1|cpu|cpu|D_iw [17] & ( (\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout  & \u1|cpu|cpu|D_iw [22]) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|D_iw [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[0]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[0]~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u1|cpu|cpu|D_dst_regnum[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \u1|cpu|cpu|D_dst_regnum[0]~5 (
// Equation(s):
// \u1|cpu|cpu|D_dst_regnum[0]~5_combout  = ( \u1|cpu|cpu|D_dst_regnum[0]~4_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_dst_regnum[0]~4_combout  & ( \u1|cpu|cpu|Equal0~10_combout  ) ) # ( \u1|cpu|cpu|D_dst_regnum[0]~4_combout  & ( 
// !\u1|cpu|cpu|Equal0~10_combout  ) ) # ( !\u1|cpu|cpu|D_dst_regnum[0]~4_combout  & ( !\u1|cpu|cpu|Equal0~10_combout  & ( (!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # ((\u1|cpu|cpu|Equal0~0_combout  & 
// ((\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\u1|cpu|cpu|D_ctrl_exception~3_combout )))) ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(!\u1|cpu|cpu|D_ctrl_exception~3_combout ),
	.datac(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\u1|cpu|cpu|Equal0~0_combout ),
	.datae(!\u1|cpu|cpu|D_dst_regnum[0]~4_combout ),
	.dataf(!\u1|cpu|cpu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_dst_regnum[0]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|D_dst_regnum[0]~5 .lut_mask = 64'hAABFFFFFFFFFFFFF;
defparam \u1|cpu|cpu|D_dst_regnum[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N8
dffeas \u1|cpu|cpu|R_dst_regnum[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N4
dffeas \u1|cpu|cpu|d_writedata[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_writedata [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~4 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N44
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [3] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [3] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N35
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u1|cpu|cpu|wait_for_one_post_bret_inst~0_combout  = ( \u1|cpu|cpu|F_valid~0_combout  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q  & \u1|cpu|cpu|hbreak_enabled~q ) ) ) # ( 
// !\u1|cpu|cpu|F_valid~0_combout  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\u1|cpu|cpu|wait_for_one_post_bret_inst~q ) # (\u1|cpu|cpu|hbreak_enabled~q ))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|hbreak_enabled~q ),
	.datad(!\u1|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|wait_for_one_post_bret_inst~0 .extended_lut = "off";
defparam \u1|cpu|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 64'h0555055505050505;
defparam \u1|cpu|cpu|wait_for_one_post_bret_inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N16
dffeas \u1|cpu|cpu|wait_for_one_post_bret_inst (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \u1|cpu|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [18]) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo 
// [19]) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [19] ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 64'h5555F5F55555F5F5;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N44
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [20]) # 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21])) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21]))) ) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [20]) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21])))) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q  & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21] & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 64'h000FCCAF330FFFAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N12
cyclonev_lcell_comb \u1|cpu|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|hbreak_pending_nxt~0_combout  = ( \u1|cpu|cpu|hbreak_pending~q  & ( \u1|cpu|cpu|hbreak_req~0_combout  & ( !\u1|cpu|cpu|hbreak_enabled~q  ) ) ) # ( !\u1|cpu|cpu|hbreak_pending~q  & ( \u1|cpu|cpu|hbreak_req~0_combout  ) ) # ( 
// \u1|cpu|cpu|hbreak_pending~q  & ( !\u1|cpu|cpu|hbreak_req~0_combout  & ( !\u1|cpu|cpu|hbreak_enabled~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|hbreak_enabled~q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|hbreak_pending~q ),
	.dataf(!\u1|cpu|cpu|hbreak_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|hbreak_pending_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|hbreak_pending_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|hbreak_pending_nxt~0 .lut_mask = 64'h0000F0F0FFFFF0F0;
defparam \u1|cpu|cpu|hbreak_pending_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N14
dffeas \u1|cpu|cpu|hbreak_pending (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \u1|cpu|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N21
cyclonev_lcell_comb \u1|cpu|cpu|hbreak_req~0 (
// Equation(s):
// \u1|cpu|cpu|hbreak_req~0_combout  = ( \u1|cpu|cpu|hbreak_pending~q  & ( (!\u1|cpu|cpu|hbreak_enabled~q  & ((!\u1|cpu|cpu|wait_for_one_post_bret_inst~q ) # (\u1|cpu|cpu|W_valid~q ))) ) ) # ( !\u1|cpu|cpu|hbreak_pending~q  & ( (!\u1|cpu|cpu|hbreak_enabled~q 
//  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q  & ((!\u1|cpu|cpu|wait_for_one_post_bret_inst~q ) # (\u1|cpu|cpu|W_valid~q )))) ) )

	.dataa(!\u1|cpu|cpu|hbreak_enabled~q ),
	.datab(!\u1|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datac(!\u1|cpu|cpu|W_valid~q ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|hbreak_pending~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|hbreak_req~0 .extended_lut = "off";
defparam \u1|cpu|cpu|hbreak_req~0 .lut_mask = 64'h008A008A8A8A8A8A;
defparam \u1|cpu|cpu|hbreak_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \u1|cpu|cpu|D_iw[18]~0 (
// Equation(s):
// \u1|cpu|cpu|D_iw[18]~0_combout  = (!\u1|cpu|cpu|hbreak_req~0_combout  & !\u1|cpu|cpu|intr_req~0_combout )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|hbreak_req~0_combout ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|intr_req~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_iw[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[18]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_iw[18]~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \u1|cpu|cpu|D_iw[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[20]~16 (
// Equation(s):
// \u1|cpu|cpu|F_iw[20]~16_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[20]~16 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[20]~16 .lut_mask = 64'h0000000033333333;
defparam \u1|cpu|cpu|F_iw[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[20]~11 (
// Equation(s):
// \u1|cpu|cpu|F_iw[20]~11_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # 
// (((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # (\u1|cpu|cpu|F_iw[20]~16_combout )) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a52~portadataout )) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|cpu|cpu|F_iw[20]~16_combout ) ) ) ) # ( \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (((\u1|memory|the_altsyncram|auto_generated|ram_block1a52~portadataout  & \u1|memory|the_altsyncram|auto_generated|address_reg_a [0])) # 
// (\u1|cpu|cpu|F_iw[20]~16_combout )) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|cpu|cpu|F_iw[20]~16_combout ) 
// ) ) )

	.dataa(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u1|cpu|cpu|F_iw[20]~16_combout ),
	.datae(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[20]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[20]~11 .lut_mask = 64'hAAFFABFFAAFFFBFF;
defparam \u1|cpu|cpu|F_iw[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \u1|cpu|cpu|D_iw[20] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[20]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \u1|cpu|cpu|E_src2[14]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_src2[14]~feeder_combout  = \u1|cpu|cpu|D_iw [20]

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|D_iw [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_src2[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|cpu|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \u1|cpu|cpu|E_src2[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_src2[14]~feeder_combout ),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_src2[6]~0_combout ),
	.sload(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[12]~11 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[12]~11_combout  = ( \u1|cpu|cpu|Add0~45_sumout  & ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (\u1|cpu|cpu|Add2~57_sumout  & !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) ) ) # ( !\u1|cpu|cpu|Add0~45_sumout  & ( 
// \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (\u1|cpu|cpu|Add2~57_sumout  & !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) ) ) # ( \u1|cpu|cpu|Add0~45_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|Add2~57_sumout ),
	.datac(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add0~45_sumout ),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[12]~11 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[12]~11 .lut_mask = 64'h0000F0F030303030;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N37
dffeas \u1|cpu|cpu|F_pc[12]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[13]~10 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[13]~10_combout  = ( \u1|cpu|cpu|Add2~61_sumout  & ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  ) ) ) # ( \u1|cpu|cpu|Add2~61_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add0~41_sumout ) ) ) ) # ( !\u1|cpu|cpu|Add2~61_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & \u1|cpu|cpu|Add0~41_sumout ) ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|Add0~41_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add2~61_sumout ),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[13]~10 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[13]~10 .lut_mask = 64'h222222220000AAAA;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N22
dffeas \u1|cpu|cpu|F_pc[13]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[51] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [51] = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( ((\u1|cpu|cpu|F_pc[13]~DUPLICATE_q  & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\u1|cpu|cpu|W_alu_result [15]) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (\u1|cpu|cpu|F_pc[13]~DUPLICATE_q  & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|F_pc[13]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|W_alu_result [15]),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [51]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[51] .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[51] .lut_mask = 64'h003300330F3F0F3F;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[51] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N56
dffeas \u1|memory|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u1|memory|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[1]~20 (
// Equation(s):
// \u1|cpu|cpu|F_iw[1]~20_combout  = (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1])

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[1]~20 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[1]~20 .lut_mask = 64'h0033003300330033;
defparam \u1|cpu|cpu|F_iw[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[1]~4 (
// Equation(s):
// \u1|cpu|cpu|F_iw[1]~4_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( (!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (((!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a33~portadataout )) # (\u1|cpu|cpu|F_iw[1]~20_combout )) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|cpu|cpu|F_iw[1]~20_combout ) ) ) ) # ( \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( ((!\u1|cpu|cpu|D_iw[18]~0_combout ) # ((\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & \u1|memory|the_altsyncram|auto_generated|ram_block1a33~portadataout ))) # 
// (\u1|cpu|cpu|F_iw[1]~20_combout ) ) ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|cpu|cpu|F_iw[1]~20_combout ) ) ) 
// )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\u1|cpu|cpu|F_iw[1]~20_combout ),
	.datac(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datae(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[1]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[1]~4 .lut_mask = 64'hF3F3F3F7F3F3FBFF;
defparam \u1|cpu|cpu|F_iw[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \u1|cpu|cpu|D_iw[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~0 (
// Equation(s):
// \u1|cpu|cpu|Equal0~0_combout  = ( !\u1|cpu|cpu|D_iw [2] & ( \u1|cpu|cpu|D_iw [5] & ( (\u1|cpu|cpu|D_iw [1] & (!\u1|cpu|cpu|D_iw [0] & (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & \u1|cpu|cpu|D_iw [3]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [1]),
	.datab(!\u1|cpu|cpu|D_iw [0]),
	.datac(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(!\u1|cpu|cpu|D_iw [2]),
	.dataf(!\u1|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~0 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~0 .lut_mask = 64'h0000000000040000;
defparam \u1|cpu|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \u1|cpu|cpu|D_logic_op_raw[1]~0_combout  = ( \u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\u1|cpu|cpu|Equal0~0_combout ) # (\u1|cpu|cpu|D_iw [15]) ) ) # ( !\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (\u1|cpu|cpu|Equal0~0_combout  & \u1|cpu|cpu|D_iw [15]) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u1|cpu|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N43
dffeas \u1|cpu|cpu|R_compare_op[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N41
dffeas \u1|cpu|cpu|R_compare_op[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~0 (
// Equation(s):
// \u1|cpu|cpu|Equal127~0_combout  = ( !\u1|cpu|cpu|E_logic_result[2]~0_combout  & ( (!\u1|cpu|cpu|E_logic_result[0]~30_combout  & (!\u1|cpu|cpu|E_logic_result[1]~31_combout  & !\u1|cpu|cpu|E_logic_result[4]~2_combout )) ) )

	.dataa(!\u1|cpu|cpu|E_logic_result[0]~30_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_logic_result[1]~31_combout ),
	.datad(!\u1|cpu|cpu|E_logic_result[4]~2_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~0 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~0 .lut_mask = 64'hA000A00000000000;
defparam \u1|cpu|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~1 (
// Equation(s):
// \u1|cpu|cpu|Equal127~1_combout  = ( !\u1|cpu|cpu|E_logic_result[28]~26_combout  & ( (!\u1|cpu|cpu|E_logic_result[30]~28_combout  & (!\u1|cpu|cpu|E_logic_result[29]~27_combout  & (\u1|cpu|cpu|Equal127~0_combout  & !\u1|cpu|cpu|E_logic_result[31]~29_combout 
// ))) ) )

	.dataa(!\u1|cpu|cpu|E_logic_result[30]~28_combout ),
	.datab(!\u1|cpu|cpu|E_logic_result[29]~27_combout ),
	.datac(!\u1|cpu|cpu|Equal127~0_combout ),
	.datad(!\u1|cpu|cpu|E_logic_result[31]~29_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_logic_result[28]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~1 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~1 .lut_mask = 64'h0800080000000000;
defparam \u1|cpu|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \u1|cpu|cpu|Add2~113 (
// Equation(s):
// \u1|cpu|cpu|Add2~113_sumout  = SUM(( \u1|cpu|cpu|E_alu_sub~q  ) + ( GND ) + ( \u1|cpu|cpu|Add2~122  ))

	.dataa(!\u1|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|cpu|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|cpu|cpu|Add2~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add2~113 .extended_lut = "off";
defparam \u1|cpu|cpu|Add2~113 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|cpu|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~11 (
// Equation(s):
// \u1|cpu|cpu|Equal127~11_combout  = ( !\u1|cpu|cpu|E_logic_result[11]~25_combout  & ( !\u1|cpu|cpu|E_logic_result[12]~9_combout  & ( (!\u1|cpu|cpu|E_logic_result[13]~12_combout  & (!\u1|cpu|cpu|E_logic_result[22]~11_combout  & 
// (!\u1|cpu|cpu|E_logic_result[6]~8_combout  & !\u1|cpu|cpu|E_logic_result[21]~10_combout ))) ) ) )

	.dataa(!\u1|cpu|cpu|E_logic_result[13]~12_combout ),
	.datab(!\u1|cpu|cpu|E_logic_result[22]~11_combout ),
	.datac(!\u1|cpu|cpu|E_logic_result[6]~8_combout ),
	.datad(!\u1|cpu|cpu|E_logic_result[21]~10_combout ),
	.datae(!\u1|cpu|cpu|E_logic_result[11]~25_combout ),
	.dataf(!\u1|cpu|cpu|E_logic_result[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~11 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~11 .lut_mask = 64'h8000000000000000;
defparam \u1|cpu|cpu|Equal127~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~3 (
// Equation(s):
// \u1|cpu|cpu|Equal127~3_combout  = ( \u1|cpu|cpu|E_src2 [24] & ( \u1|cpu|cpu|E_src2 [25] & ( (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|R_logic_op [0]) # ((!\u1|cpu|cpu|E_src1 [25] & !\u1|cpu|cpu|E_src1 [24])))) # (\u1|cpu|cpu|R_logic_op [1] & 
// (\u1|cpu|cpu|R_logic_op [0] & (\u1|cpu|cpu|E_src1 [25] & \u1|cpu|cpu|E_src1 [24]))) ) ) ) # ( !\u1|cpu|cpu|E_src2 [24] & ( \u1|cpu|cpu|E_src2 [25] & ( (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|R_logic_op [0] & ((\u1|cpu|cpu|E_src1 [24]))) # 
// (\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|E_src1 [25])))) # (\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|R_logic_op [0] & (\u1|cpu|cpu|E_src1 [25] & !\u1|cpu|cpu|E_src1 [24]))) ) ) ) # ( \u1|cpu|cpu|E_src2 [24] & ( !\u1|cpu|cpu|E_src2 [25] & ( 
// (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|R_logic_op [0] & (\u1|cpu|cpu|E_src1 [25])) # (\u1|cpu|cpu|R_logic_op [0] & ((!\u1|cpu|cpu|E_src1 [24]))))) # (\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|E_src1 [25] & 
// \u1|cpu|cpu|E_src1 [24]))) ) ) ) # ( !\u1|cpu|cpu|E_src2 [24] & ( !\u1|cpu|cpu|E_src2 [25] & ( (!\u1|cpu|cpu|R_logic_op [1] & (((\u1|cpu|cpu|E_src1 [25] & \u1|cpu|cpu|E_src1 [24])) # (\u1|cpu|cpu|R_logic_op [0]))) # (\u1|cpu|cpu|R_logic_op [1] & 
// (((!\u1|cpu|cpu|E_src1 [25] & !\u1|cpu|cpu|E_src1 [24])))) ) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src1 [25]),
	.datad(!\u1|cpu|cpu|E_src1 [24]),
	.datae(!\u1|cpu|cpu|E_src2 [24]),
	.dataf(!\u1|cpu|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~3 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~3 .lut_mask = 64'h722A2A1821A8A889;
defparam \u1|cpu|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~6 (
// Equation(s):
// \u1|cpu|cpu|Equal127~6_combout  = ( \u1|cpu|cpu|E_src1 [14] & ( \u1|cpu|cpu|E_src1 [27] & ( (!\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|R_logic_op [1])) # (\u1|cpu|cpu|R_logic_op [0] & ((!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src2 [27] & 
// !\u1|cpu|cpu|E_src2 [14])) # (\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src2 [27] & \u1|cpu|cpu|E_src2 [14])))) ) ) ) # ( !\u1|cpu|cpu|E_src1 [14] & ( \u1|cpu|cpu|E_src1 [27] & ( (!\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|R_logic_op [1] & 
// ((\u1|cpu|cpu|E_src2 [14])))) # (\u1|cpu|cpu|R_logic_op [0] & ((!\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src2 [27])) # (\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src2 [27] & !\u1|cpu|cpu|E_src2 [14])))) ) ) ) # ( \u1|cpu|cpu|E_src1 [14] & ( 
// !\u1|cpu|cpu|E_src1 [27] & ( (!\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src2 [27]))) # (\u1|cpu|cpu|R_logic_op [0] & ((!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|E_src2 [14]))) # (\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|E_src2 [27] & \u1|cpu|cpu|E_src2 [14])))) ) ) ) # ( !\u1|cpu|cpu|E_src1 [14] & ( !\u1|cpu|cpu|E_src1 [27] & ( (!\u1|cpu|cpu|R_logic_op [1] & (((\u1|cpu|cpu|E_src2 [27] & \u1|cpu|cpu|E_src2 [14])) # (\u1|cpu|cpu|R_logic_op [0]))) # 
// (\u1|cpu|cpu|R_logic_op [1] & (((!\u1|cpu|cpu|E_src2 [27] & !\u1|cpu|cpu|E_src2 [14])))) ) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(!\u1|cpu|cpu|E_src2 [27]),
	.datad(!\u1|cpu|cpu|E_src2 [14]),
	.datae(!\u1|cpu|cpu|E_src1 [14]),
	.dataf(!\u1|cpu|cpu|E_src1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~6 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~6 .lut_mask = 64'h744C4C1841C8C889;
defparam \u1|cpu|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~5 (
// Equation(s):
// \u1|cpu|cpu|Equal127~5_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( \u1|cpu|cpu|E_src2 [18] & ( (!\u1|cpu|cpu|E_src1 [18] & (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|E_src2 [17]) # (!\u1|cpu|cpu|E_src1 [17])))) # (\u1|cpu|cpu|E_src1 [18] & 
// (\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src2 [17] $ (\u1|cpu|cpu|E_src1 [17])))) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [0] & ( \u1|cpu|cpu|E_src2 [18] & ( (!\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [17]) # (\u1|cpu|cpu|E_src2 [17]))) ) ) ) # ( 
// \u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|E_src2 [18] & ( (!\u1|cpu|cpu|R_logic_op [1] & (((!\u1|cpu|cpu|E_src2 [17]) # (!\u1|cpu|cpu|E_src1 [17])))) # (\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src1 [18] & (!\u1|cpu|cpu|E_src2 [17] $ 
// (\u1|cpu|cpu|E_src1 [17])))) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|E_src2 [18] & ( (!\u1|cpu|cpu|E_src1 [18] & (\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src2 [17] & !\u1|cpu|cpu|E_src1 [17]))) # (\u1|cpu|cpu|E_src1 [18] & 
// (!\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [17]) # (\u1|cpu|cpu|E_src2 [17])))) ) ) )

	.dataa(!\u1|cpu|cpu|E_src1 [18]),
	.datab(!\u1|cpu|cpu|R_logic_op [1]),
	.datac(!\u1|cpu|cpu|E_src2 [17]),
	.datad(!\u1|cpu|cpu|E_src1 [17]),
	.datae(!\u1|cpu|cpu|R_logic_op [0]),
	.dataf(!\u1|cpu|cpu|E_src2 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~5 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~5 .lut_mask = 64'h2444ECC20CCC9881;
defparam \u1|cpu|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~4 (
// Equation(s):
// \u1|cpu|cpu|Equal127~4_combout  = ( \u1|cpu|cpu|E_src2 [26] & ( \u1|cpu|cpu|R_logic_op [1] & ( (\u1|cpu|cpu|R_logic_op [0] & (\u1|cpu|cpu|E_src1 [26] & (!\u1|cpu|cpu|E_src2 [19] $ (\u1|cpu|cpu|E_src1 [19])))) ) ) ) # ( !\u1|cpu|cpu|E_src2 [26] & ( 
// \u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|E_src1 [26] & ((!\u1|cpu|cpu|E_src2 [19] & ((!\u1|cpu|cpu|E_src1 [19]))) # (\u1|cpu|cpu|E_src2 [19] & (\u1|cpu|cpu|R_logic_op [0] & \u1|cpu|cpu|E_src1 [19])))) ) ) ) # ( \u1|cpu|cpu|E_src2 [26] & ( 
// !\u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|R_logic_op [0] & (((\u1|cpu|cpu|E_src1 [19])) # (\u1|cpu|cpu|E_src2 [19]))) # (\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|E_src1 [26] & ((!\u1|cpu|cpu|E_src2 [19]) # (!\u1|cpu|cpu|E_src1 [19])))) ) ) ) # ( 
// !\u1|cpu|cpu|E_src2 [26] & ( !\u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|R_logic_op [0] & (\u1|cpu|cpu|E_src1 [26] & ((\u1|cpu|cpu|E_src1 [19]) # (\u1|cpu|cpu|E_src2 [19])))) # (\u1|cpu|cpu|R_logic_op [0] & ((!\u1|cpu|cpu|E_src2 [19]) # 
// ((!\u1|cpu|cpu|E_src1 [19])))) ) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [0]),
	.datab(!\u1|cpu|cpu|E_src2 [19]),
	.datac(!\u1|cpu|cpu|E_src1 [19]),
	.datad(!\u1|cpu|cpu|E_src1 [26]),
	.datae(!\u1|cpu|cpu|E_src2 [26]),
	.dataf(!\u1|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~4 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~4 .lut_mask = 64'h547E7E2AC1000041;
defparam \u1|cpu|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~7 (
// Equation(s):
// \u1|cpu|cpu|Equal127~7_combout  = ( !\u1|cpu|cpu|E_logic_result[15]~15_combout  & ( !\u1|cpu|cpu|E_logic_result[16]~16_combout  & ( (\u1|cpu|cpu|Equal127~3_combout  & (\u1|cpu|cpu|Equal127~6_combout  & (\u1|cpu|cpu|Equal127~5_combout  & 
// \u1|cpu|cpu|Equal127~4_combout ))) ) ) )

	.dataa(!\u1|cpu|cpu|Equal127~3_combout ),
	.datab(!\u1|cpu|cpu|Equal127~6_combout ),
	.datac(!\u1|cpu|cpu|Equal127~5_combout ),
	.datad(!\u1|cpu|cpu|Equal127~4_combout ),
	.datae(!\u1|cpu|cpu|E_logic_result[15]~15_combout ),
	.dataf(!\u1|cpu|cpu|E_logic_result[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~7 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~7 .lut_mask = 64'h0001000000000000;
defparam \u1|cpu|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~8 (
// Equation(s):
// \u1|cpu|cpu|Equal127~8_combout  = ( \u1|cpu|cpu|R_logic_op [1] & ( \u1|cpu|cpu|E_src2 [10] & ( (!\u1|cpu|cpu|E_logic_result[3]~3_combout  & (\u1|cpu|cpu|R_logic_op [0] & \u1|cpu|cpu|E_src1 [10])) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [1] & ( 
// \u1|cpu|cpu|E_src2 [10] & ( (!\u1|cpu|cpu|E_logic_result[3]~3_combout  & ((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [10]))) ) ) ) # ( \u1|cpu|cpu|R_logic_op [1] & ( !\u1|cpu|cpu|E_src2 [10] & ( (!\u1|cpu|cpu|E_logic_result[3]~3_combout  & 
// !\u1|cpu|cpu|E_src1 [10]) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [1] & ( !\u1|cpu|cpu|E_src2 [10] & ( (!\u1|cpu|cpu|E_logic_result[3]~3_combout  & ((\u1|cpu|cpu|E_src1 [10]) # (\u1|cpu|cpu|R_logic_op [0]))) ) ) )

	.dataa(!\u1|cpu|cpu|E_logic_result[3]~3_combout ),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|E_src1 [10]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_logic_op [1]),
	.dataf(!\u1|cpu|cpu|E_src2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~8 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~8 .lut_mask = 64'h2A2AA0A0A8A80202;
defparam \u1|cpu|cpu|Equal127~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~9 (
// Equation(s):
// \u1|cpu|cpu|Equal127~9_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( \u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|E_src2 [8] & (!\u1|cpu|cpu|E_src1 [8] & (!\u1|cpu|cpu|E_src1 [9] $ (\u1|cpu|cpu|E_src2 [9])))) # (\u1|cpu|cpu|E_src2 [8] & (\u1|cpu|cpu|E_src1 
// [8] & (!\u1|cpu|cpu|E_src1 [9] $ (\u1|cpu|cpu|E_src2 [9])))) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [0] & ( \u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|E_src2 [8] & (!\u1|cpu|cpu|E_src1 [9] & (!\u1|cpu|cpu|E_src2 [9] & !\u1|cpu|cpu|E_src1 [8]))) ) ) ) # ( 
// \u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|E_src2 [8] & ((!\u1|cpu|cpu|E_src1 [9]) # ((!\u1|cpu|cpu|E_src2 [9])))) # (\u1|cpu|cpu|E_src2 [8] & (!\u1|cpu|cpu|E_src1 [8] & ((!\u1|cpu|cpu|E_src1 [9]) # (!\u1|cpu|cpu|E_src2 
// [9])))) ) ) ) # ( !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] & ( (!\u1|cpu|cpu|E_src2 [8] & (\u1|cpu|cpu|E_src1 [8] & ((\u1|cpu|cpu|E_src2 [9]) # (\u1|cpu|cpu|E_src1 [9])))) # (\u1|cpu|cpu|E_src2 [8] & (((\u1|cpu|cpu|E_src2 [9])) # 
// (\u1|cpu|cpu|E_src1 [9]))) ) ) )

	.dataa(!\u1|cpu|cpu|E_src2 [8]),
	.datab(!\u1|cpu|cpu|E_src1 [9]),
	.datac(!\u1|cpu|cpu|E_src2 [9]),
	.datad(!\u1|cpu|cpu|E_src1 [8]),
	.datae(!\u1|cpu|cpu|R_logic_op [0]),
	.dataf(!\u1|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~9 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~9 .lut_mask = 64'h153FFCA880008241;
defparam \u1|cpu|cpu|Equal127~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~2 (
// Equation(s):
// \u1|cpu|cpu|Equal127~2_combout  = ( \u1|cpu|cpu|E_src2 [20] & ( \u1|cpu|cpu|E_src1 [20] & ( (!\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|R_logic_op [1] & ((\u1|cpu|cpu|E_src1 [23]) # (\u1|cpu|cpu|E_src2 [23])))) # (\u1|cpu|cpu|R_logic_op [0] & 
// (\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src2 [23] $ (\u1|cpu|cpu|E_src1 [23])))) ) ) ) # ( !\u1|cpu|cpu|E_src2 [20] & ( \u1|cpu|cpu|E_src1 [20] & ( (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|E_src2 [23] & ((\u1|cpu|cpu|E_src1 [23]) # 
// (\u1|cpu|cpu|R_logic_op [0]))) # (\u1|cpu|cpu|E_src2 [23] & ((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [23]))))) ) ) ) # ( \u1|cpu|cpu|E_src2 [20] & ( !\u1|cpu|cpu|E_src1 [20] & ( (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|E_src2 [23] & 
// ((\u1|cpu|cpu|E_src1 [23]) # (\u1|cpu|cpu|R_logic_op [0]))) # (\u1|cpu|cpu|E_src2 [23] & ((!\u1|cpu|cpu|R_logic_op [0]) # (!\u1|cpu|cpu|E_src1 [23]))))) ) ) ) # ( !\u1|cpu|cpu|E_src2 [20] & ( !\u1|cpu|cpu|E_src1 [20] & ( (!\u1|cpu|cpu|E_src2 [23] & 
// ((!\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|R_logic_op [0])) # (\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|E_src1 [23]))))) # (\u1|cpu|cpu|E_src2 [23] & (\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|R_logic_op [1] $ (\u1|cpu|cpu|E_src1 [23])))) ) ) )

	.dataa(!\u1|cpu|cpu|E_src2 [23]),
	.datab(!\u1|cpu|cpu|R_logic_op [0]),
	.datac(!\u1|cpu|cpu|R_logic_op [1]),
	.datad(!\u1|cpu|cpu|E_src1 [23]),
	.datae(!\u1|cpu|cpu|E_src2 [20]),
	.dataf(!\u1|cpu|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~2 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~2 .lut_mask = 64'h3A2170E070E042C1;
defparam \u1|cpu|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~10 (
// Equation(s):
// \u1|cpu|cpu|Equal127~10_combout  = ( \u1|cpu|cpu|E_src1 [5] & ( \u1|cpu|cpu|E_src1 [7] & ( (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|R_logic_op [0]) # ((!\u1|cpu|cpu|E_src2 [7] & !\u1|cpu|cpu|E_src2 [5])))) # (\u1|cpu|cpu|R_logic_op [1] & 
// (\u1|cpu|cpu|E_src2 [7] & (\u1|cpu|cpu|E_src2 [5] & \u1|cpu|cpu|R_logic_op [0]))) ) ) ) # ( !\u1|cpu|cpu|E_src1 [5] & ( \u1|cpu|cpu|E_src1 [7] & ( (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|R_logic_op [0] & ((\u1|cpu|cpu|E_src2 [5]))) # 
// (\u1|cpu|cpu|R_logic_op [0] & (!\u1|cpu|cpu|E_src2 [7])))) # (\u1|cpu|cpu|R_logic_op [1] & (\u1|cpu|cpu|E_src2 [7] & (!\u1|cpu|cpu|E_src2 [5] & \u1|cpu|cpu|R_logic_op [0]))) ) ) ) # ( \u1|cpu|cpu|E_src1 [5] & ( !\u1|cpu|cpu|E_src1 [7] & ( 
// (!\u1|cpu|cpu|R_logic_op [1] & ((!\u1|cpu|cpu|R_logic_op [0] & (\u1|cpu|cpu|E_src2 [7])) # (\u1|cpu|cpu|R_logic_op [0] & ((!\u1|cpu|cpu|E_src2 [5]))))) # (\u1|cpu|cpu|R_logic_op [1] & (!\u1|cpu|cpu|E_src2 [7] & (\u1|cpu|cpu|E_src2 [5] & 
// \u1|cpu|cpu|R_logic_op [0]))) ) ) ) # ( !\u1|cpu|cpu|E_src1 [5] & ( !\u1|cpu|cpu|E_src1 [7] & ( (!\u1|cpu|cpu|R_logic_op [1] & (((\u1|cpu|cpu|E_src2 [7] & \u1|cpu|cpu|E_src2 [5])) # (\u1|cpu|cpu|R_logic_op [0]))) # (\u1|cpu|cpu|R_logic_op [1] & 
// (!\u1|cpu|cpu|E_src2 [7] & (!\u1|cpu|cpu|E_src2 [5]))) ) ) )

	.dataa(!\u1|cpu|cpu|R_logic_op [1]),
	.datab(!\u1|cpu|cpu|E_src2 [7]),
	.datac(!\u1|cpu|cpu|E_src2 [5]),
	.datad(!\u1|cpu|cpu|R_logic_op [0]),
	.datae(!\u1|cpu|cpu|E_src1 [5]),
	.dataf(!\u1|cpu|cpu|E_src1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~10 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~10 .lut_mask = 64'h42EA22A40A98AA81;
defparam \u1|cpu|cpu|Equal127~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \u1|cpu|cpu|Equal127~12 (
// Equation(s):
// \u1|cpu|cpu|Equal127~12_combout  = ( \u1|cpu|cpu|Equal127~2_combout  & ( \u1|cpu|cpu|Equal127~10_combout  & ( (\u1|cpu|cpu|Equal127~11_combout  & (\u1|cpu|cpu|Equal127~7_combout  & (\u1|cpu|cpu|Equal127~8_combout  & \u1|cpu|cpu|Equal127~9_combout ))) ) ) 
// )

	.dataa(!\u1|cpu|cpu|Equal127~11_combout ),
	.datab(!\u1|cpu|cpu|Equal127~7_combout ),
	.datac(!\u1|cpu|cpu|Equal127~8_combout ),
	.datad(!\u1|cpu|cpu|Equal127~9_combout ),
	.datae(!\u1|cpu|cpu|Equal127~2_combout ),
	.dataf(!\u1|cpu|cpu|Equal127~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal127~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal127~12 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal127~12 .lut_mask = 64'h0000000000000001;
defparam \u1|cpu|cpu|Equal127~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_cmp_result~0 (
// Equation(s):
// \u1|cpu|cpu|E_cmp_result~0_combout  = ( \u1|cpu|cpu|Equal127~12_combout  & ( (!\u1|cpu|cpu|R_compare_op [1] & ((!\u1|cpu|cpu|R_compare_op [0] & (\u1|cpu|cpu|Equal127~1_combout )) # (\u1|cpu|cpu|R_compare_op [0] & ((!\u1|cpu|cpu|Add2~113_sumout ))))) # 
// (\u1|cpu|cpu|R_compare_op [1] & ((!\u1|cpu|cpu|R_compare_op [0] & ((\u1|cpu|cpu|Add2~113_sumout ))) # (\u1|cpu|cpu|R_compare_op [0] & (!\u1|cpu|cpu|Equal127~1_combout )))) ) ) # ( !\u1|cpu|cpu|Equal127~12_combout  & ( (!\u1|cpu|cpu|Add2~113_sumout  & 
// ((\u1|cpu|cpu|R_compare_op [0]))) # (\u1|cpu|cpu|Add2~113_sumout  & (\u1|cpu|cpu|R_compare_op [1])) ) )

	.dataa(!\u1|cpu|cpu|R_compare_op [1]),
	.datab(!\u1|cpu|cpu|R_compare_op [0]),
	.datac(!\u1|cpu|cpu|Equal127~1_combout ),
	.datad(!\u1|cpu|cpu|Add2~113_sumout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal127~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_cmp_result~0 .lut_mask = 64'h335533553A5C3A5C;
defparam \u1|cpu|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N37
dffeas \u1|cpu|cpu|W_cmp_result (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = ( \u1|cpu|cpu|d_writedata [0] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [0]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 64'h000000000000FFFF;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout 
//  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0])) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & (((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [0]) # (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0])))) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0])) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8] & 
// (((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [0] & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0])))) ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q  & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q  & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [8]),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~0 .lut_mask = 64'h55005500550C55FC;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N49
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N10
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N52
dffeas \u1|jtag_uart|ien_AF~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|d_writedata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|jtag_uart|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|ien_AF~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|ien_AF~DUPLICATE .is_wysiwyg = "true";
defparam \u1|jtag_uart|ien_AF~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout  = ( \u1|jtag_uart|ien_AF~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|ien_AF~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N28
dffeas \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(\u1|jtag_uart|the_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N35
dffeas \u1|sys_clk_timer|period_h_register[0]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|period_h_register[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|period_h_register[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|period_h_register[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|period_h_register[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N38
dffeas \u1|sys_clk_timer|counter_snapshot[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|internal_counter [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[16] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N36
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[0]~2 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[0]~2_combout  = ( \u1|sys_clk_timer|counter_snapshot [16] & ( \u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( (!\u1|cpu|cpu|W_alu_result [3] & ((\u1|cpu|cpu|W_alu_result [4]) # (\u1|sys_clk_timer|control_register [0]))) ) ) ) # 
// ( !\u1|sys_clk_timer|counter_snapshot [16] & ( \u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( (\u1|sys_clk_timer|control_register [0] & (!\u1|cpu|cpu|W_alu_result [3] & !\u1|cpu|cpu|W_alu_result [4])) ) ) ) # ( \u1|sys_clk_timer|counter_snapshot [16] & ( 
// !\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( (\u1|sys_clk_timer|timeout_occurred~q  & (!\u1|cpu|cpu|W_alu_result [3] & !\u1|cpu|cpu|W_alu_result [4])) ) ) ) # ( !\u1|sys_clk_timer|counter_snapshot [16] & ( !\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q  & ( 
// (\u1|sys_clk_timer|timeout_occurred~q  & (!\u1|cpu|cpu|W_alu_result [3] & !\u1|cpu|cpu|W_alu_result [4])) ) ) )

	.dataa(!\u1|sys_clk_timer|timeout_occurred~q ),
	.datab(!\u1|sys_clk_timer|control_register [0]),
	.datac(!\u1|cpu|cpu|W_alu_result [3]),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(!\u1|sys_clk_timer|counter_snapshot [16]),
	.dataf(!\u1|cpu|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[0]~2 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[0]~2 .lut_mask = 64'h50005000300030F0;
defparam \u1|sys_clk_timer|read_mux_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N20
dffeas \u1|sys_clk_timer|internal_counter[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|internal_counter[0] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N48
cyclonev_lcell_comb \u1|sys_clk_timer|counter_snapshot[0]~0 (
// Equation(s):
// \u1|sys_clk_timer|counter_snapshot[0]~0_combout  = !\u1|sys_clk_timer|internal_counter [0]

	.dataa(!\u1|sys_clk_timer|internal_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|counter_snapshot[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[0]~0 .extended_lut = "off";
defparam \u1|sys_clk_timer|counter_snapshot[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u1|sys_clk_timer|counter_snapshot[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N49
dffeas \u1|sys_clk_timer|counter_snapshot[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|counter_snapshot[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|sys_clk_timer|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|counter_snapshot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|counter_snapshot[0] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|counter_snapshot[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N33
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[0]~1 (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out[0]~1_combout  = ( \u1|sys_clk_timer|Equal6~2_combout  & ( (!\u1|sys_clk_timer|period_l_register [0]) # ((\u1|sys_clk_timer|Equal6~3_combout  & \u1|sys_clk_timer|counter_snapshot [0])) ) ) # ( 
// !\u1|sys_clk_timer|Equal6~2_combout  & ( (\u1|sys_clk_timer|Equal6~3_combout  & \u1|sys_clk_timer|counter_snapshot [0]) ) )

	.dataa(gnd),
	.datab(!\u1|sys_clk_timer|Equal6~3_combout ),
	.datac(!\u1|sys_clk_timer|counter_snapshot [0]),
	.datad(!\u1|sys_clk_timer|period_l_register [0]),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[0]~1 .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[0]~1 .lut_mask = 64'h03030303FF03FF03;
defparam \u1|sys_clk_timer|read_mux_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N12
cyclonev_lcell_comb \u1|sys_clk_timer|read_mux_out[0] (
// Equation(s):
// \u1|sys_clk_timer|read_mux_out [0] = ( \u1|sys_clk_timer|read_mux_out[0]~1_combout  ) # ( !\u1|sys_clk_timer|read_mux_out[0]~1_combout  & ( ((\u1|sys_clk_timer|Equal6~1_combout  & \u1|sys_clk_timer|period_h_register[0]~DUPLICATE_q )) # 
// (\u1|sys_clk_timer|read_mux_out[0]~2_combout ) ) )

	.dataa(!\u1|sys_clk_timer|Equal6~1_combout ),
	.datab(gnd),
	.datac(!\u1|sys_clk_timer|period_h_register[0]~DUPLICATE_q ),
	.datad(!\u1|sys_clk_timer|read_mux_out[0]~2_combout ),
	.datae(gnd),
	.dataf(!\u1|sys_clk_timer|read_mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|sys_clk_timer|read_mux_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|sys_clk_timer|read_mux_out[0] .extended_lut = "off";
defparam \u1|sys_clk_timer|read_mux_out[0] .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \u1|sys_clk_timer|read_mux_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \u1|sys_clk_timer|readdata[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|sys_clk_timer|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sys_clk_timer|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sys_clk_timer|readdata[0] .is_wysiwyg = "true";
defparam \u1|sys_clk_timer|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N8
dffeas \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|sys_clk_timer|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~8 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~8_combout  = ( \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]) # 
// (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0] & ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( 
// \u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0] & 
// ((!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0] & ( 
// !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]) # (!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datab(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u1|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datae(!\u1|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre [0]),
	.dataf(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~8 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~8 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \u1|mm_interconnect_0|rsp_mux|src_data[0]~8_combout  & ( (!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a0~portadataout )) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ))) ) ) ) # ( 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u1|mm_interconnect_0|rsp_mux|src_data[0]~8_combout  ) ) # ( !\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\u1|mm_interconnect_0|rsp_mux|src_data[0]~8_combout  ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\u1|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'hFFFFFFFF00004747;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N37
dffeas \u1|cpu|cpu|av_ld_byte0_data[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.asdata(\u1|cpu|cpu|av_ld_byte1_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\u1|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \u1|cpu|cpu|Equal133~0 (
// Equation(s):
// \u1|cpu|cpu|Equal133~0_combout  = ( !\u1|cpu|cpu|D_iw [9] & ( (\u1|cpu|cpu|D_iw [6] & (!\u1|cpu|cpu|D_iw [7] & (!\u1|cpu|cpu|D_iw [8] & !\u1|cpu|cpu|D_iw [10]))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [6]),
	.datab(!\u1|cpu|cpu|D_iw [7]),
	.datac(!\u1|cpu|cpu|D_iw [8]),
	.datad(!\u1|cpu|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal133~0 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal133~0 .lut_mask = 64'h4000400000000000;
defparam \u1|cpu|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \u1|cpu|cpu|Equal133~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_wrctl_inst~q  & ((\u1|cpu|cpu|W_estatus_reg~q ))) # (\u1|cpu|cpu|R_ctrl_wrctl_inst~q  & (\u1|cpu|cpu|E_src1 [0])) ) ) # ( 
// !\u1|cpu|cpu|Equal133~0_combout  & ( \u1|cpu|cpu|W_estatus_reg~q  ) )

	.dataa(!\u1|cpu|cpu|E_src1 [0]),
	.datab(!\u1|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|W_estatus_reg~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h00FF00FF11DD11DD;
defparam \u1|cpu|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \u1|cpu|cpu|W_estatus_reg (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(\u1|cpu|cpu|W_status_reg_pie~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|R_ctrl_exception~q ),
	.ena(\u1|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|Equal132~0 (
// Equation(s):
// \u1|cpu|cpu|Equal132~0_combout  = ( !\u1|cpu|cpu|D_iw [8] & ( (!\u1|cpu|cpu|D_iw [6] & (!\u1|cpu|cpu|D_iw [7] & (!\u1|cpu|cpu|D_iw [9] & !\u1|cpu|cpu|D_iw [10]))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [6]),
	.datab(!\u1|cpu|cpu|D_iw [7]),
	.datac(!\u1|cpu|cpu|D_iw [9]),
	.datad(!\u1|cpu|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal132~0 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal132~0 .lut_mask = 64'h8000800000000000;
defparam \u1|cpu|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \u1|cpu|cpu|W_status_reg_pie~q  & ( ((!\u1|cpu|cpu|R_ctrl_wrctl_inst~q ) # (!\u1|cpu|cpu|Equal132~0_combout )) # (\u1|cpu|cpu|E_src1 [0]) ) ) # ( !\u1|cpu|cpu|W_status_reg_pie~q  & ( (\u1|cpu|cpu|E_src1 
// [0] & (\u1|cpu|cpu|R_ctrl_wrctl_inst~q  & \u1|cpu|cpu|Equal132~0_combout )) ) )

	.dataa(!\u1|cpu|cpu|E_src1 [0]),
	.datab(!\u1|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\u1|cpu|cpu|Equal132~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h01010101FDFDFDFD;
defparam \u1|cpu|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \u1|cpu|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( !\u1|cpu|cpu|R_ctrl_break~q  & ( (!\u1|cpu|cpu|D_iw [6] & ((!\u1|cpu|cpu|R_ctrl_wrctl_inst~q  & (((\u1|cpu|cpu|W_bstatus_reg~q )))) # (\u1|cpu|cpu|R_ctrl_wrctl_inst~q  & ((!\u1|cpu|cpu|Equal134~0_combout  
// & ((\u1|cpu|cpu|W_bstatus_reg~q ))) # (\u1|cpu|cpu|Equal134~0_combout  & (\u1|cpu|cpu|E_src1 [0])))))) # (\u1|cpu|cpu|D_iw [6] & ((((\u1|cpu|cpu|W_bstatus_reg~q ))))) ) ) # ( \u1|cpu|cpu|R_ctrl_break~q  & ( (((\u1|cpu|cpu|W_status_reg_pie~q ))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [6]),
	.datab(!\u1|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\u1|cpu|cpu|W_status_reg_pie~q ),
	.datad(!\u1|cpu|cpu|E_src1 [0]),
	.datae(!\u1|cpu|cpu|R_ctrl_break~q ),
	.dataf(!\u1|cpu|cpu|W_bstatus_reg~q ),
	.datag(!\u1|cpu|cpu|Equal134~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "on";
defparam \u1|cpu|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h00020F0FFDFF0F0F;
defparam \u1|cpu|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \u1|cpu|cpu|W_bstatus_reg (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u1|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( \u1|cpu|cpu|D_op_bret~combout  & ( \u1|cpu|cpu|W_bstatus_reg~q  & ( (\u1|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\u1|cpu|cpu|D_op_eret~combout ) # (\u1|cpu|cpu|W_estatus_reg~q ))) ) ) ) # ( 
// !\u1|cpu|cpu|D_op_bret~combout  & ( \u1|cpu|cpu|W_bstatus_reg~q  & ( (\u1|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\u1|cpu|cpu|D_op_eret~combout  & ((\u1|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # (\u1|cpu|cpu|D_op_eret~combout  & 
// (\u1|cpu|cpu|W_estatus_reg~q )))) ) ) ) # ( \u1|cpu|cpu|D_op_bret~combout  & ( !\u1|cpu|cpu|W_bstatus_reg~q  & ( (\u1|cpu|cpu|W_estatus_reg~q  & (\u1|cpu|cpu|D_op_eret~combout  & \u1|cpu|cpu|F_pc_sel_nxt.10~0_combout )) ) ) ) # ( 
// !\u1|cpu|cpu|D_op_bret~combout  & ( !\u1|cpu|cpu|W_bstatus_reg~q  & ( (\u1|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\u1|cpu|cpu|D_op_eret~combout  & ((\u1|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # (\u1|cpu|cpu|D_op_eret~combout  & 
// (\u1|cpu|cpu|W_estatus_reg~q )))) ) ) )

	.dataa(!\u1|cpu|cpu|W_estatus_reg~q ),
	.datab(!\u1|cpu|cpu|D_op_eret~combout ),
	.datac(!\u1|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datad(!\u1|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(!\u1|cpu|cpu|D_op_bret~combout ),
	.dataf(!\u1|cpu|cpu|W_bstatus_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "off";
defparam \u1|cpu|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h001D0011001D00DD;
defparam \u1|cpu|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \u1|cpu|cpu|W_status_reg_pie (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \u1|cpu|cpu|E_control_rd_data[0]~0_combout  = ( !\u1|cpu|cpu|D_iw [10] & ( \u1|cpu|cpu|W_ipending_reg [0] & ( (!\u1|cpu|cpu|D_iw [6] & (!\u1|cpu|cpu|D_iw [9] & (\u1|cpu|cpu|D_iw [8] & !\u1|cpu|cpu|D_iw [7]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [6]),
	.datab(!\u1|cpu|cpu|D_iw [9]),
	.datac(!\u1|cpu|cpu|D_iw [8]),
	.datad(!\u1|cpu|cpu|D_iw [7]),
	.datae(!\u1|cpu|cpu|D_iw [10]),
	.dataf(!\u1|cpu|cpu|W_ipending_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h0000000008000000;
defparam \u1|cpu|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N37
dffeas \u1|cpu|cpu|W_ienable_reg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|E_src1 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \u1|cpu|cpu|E_control_rd_data[0]~1_combout  = ( \u1|cpu|cpu|D_iw [6] & ( (!\u1|cpu|cpu|E_control_rd_data[0]~0_combout  & ((!\u1|cpu|cpu|Equal134~0_combout ) # (!\u1|cpu|cpu|W_ienable_reg [0]))) ) ) # ( !\u1|cpu|cpu|D_iw [6] & ( 
// (!\u1|cpu|cpu|Equal134~0_combout  & (!\u1|cpu|cpu|E_control_rd_data[0]~0_combout )) # (\u1|cpu|cpu|Equal134~0_combout  & ((!\u1|cpu|cpu|W_bstatus_reg~q ))) ) )

	.dataa(!\u1|cpu|cpu|Equal134~0_combout ),
	.datab(!\u1|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.datac(!\u1|cpu|cpu|W_bstatus_reg~q ),
	.datad(!\u1|cpu|cpu|W_ienable_reg [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|E_control_rd_data[0]~1 .lut_mask = 64'hD8D8D8D8CC88CC88;
defparam \u1|cpu|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \u1|cpu|cpu|E_control_rd_data[0]~2_combout  = ( \u1|cpu|cpu|W_estatus_reg~q  & ( (!\u1|cpu|cpu|Equal132~0_combout  & (((!\u1|cpu|cpu|E_control_rd_data[0]~1_combout ) # (\u1|cpu|cpu|Equal133~0_combout )))) # (\u1|cpu|cpu|Equal132~0_combout  & 
// (\u1|cpu|cpu|W_status_reg_pie~q )) ) ) # ( !\u1|cpu|cpu|W_estatus_reg~q  & ( (!\u1|cpu|cpu|Equal132~0_combout  & (((!\u1|cpu|cpu|E_control_rd_data[0]~1_combout  & !\u1|cpu|cpu|Equal133~0_combout )))) # (\u1|cpu|cpu|Equal132~0_combout  & 
// (\u1|cpu|cpu|W_status_reg_pie~q )) ) )

	.dataa(!\u1|cpu|cpu|W_status_reg_pie~q ),
	.datab(!\u1|cpu|cpu|Equal132~0_combout ),
	.datac(!\u1|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.datad(!\u1|cpu|cpu|Equal133~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_estatus_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_control_rd_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_control_rd_data[0]~2 .extended_lut = "off";
defparam \u1|cpu|cpu|E_control_rd_data[0]~2 .lut_mask = 64'hD111D111D1DDD1DD;
defparam \u1|cpu|cpu|E_control_rd_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \u1|cpu|cpu|W_control_rd_data[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_control_rd_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \u1|cpu|cpu|W_rf_wr_data[0]~31_combout  = ( !\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~q  & (((!\u1|cpu|cpu|R_ctrl_br_cmp~q  & ((\u1|cpu|cpu|W_alu_result [0]))) # (\u1|cpu|cpu|R_ctrl_br_cmp~q  & (\u1|cpu|cpu|W_cmp_result~q ))))) # 
// (\u1|cpu|cpu|R_ctrl_ld~q  & (((\u1|cpu|cpu|av_ld_byte0_data [0])))) ) ) # ( \u1|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\u1|cpu|cpu|R_ctrl_ld~q  & (((!\u1|cpu|cpu|R_ctrl_br_cmp~q  & ((\u1|cpu|cpu|W_control_rd_data [0]))) # (\u1|cpu|cpu|R_ctrl_br_cmp~q  & 
// (\u1|cpu|cpu|W_cmp_result~q ))))) # (\u1|cpu|cpu|R_ctrl_ld~q  & (((\u1|cpu|cpu|av_ld_byte0_data [0])))) ) )

	.dataa(!\u1|cpu|cpu|W_cmp_result~q ),
	.datab(!\u1|cpu|cpu|av_ld_byte0_data [0]),
	.datac(!\u1|cpu|cpu|W_control_rd_data [0]),
	.datad(!\u1|cpu|cpu|R_ctrl_ld~q ),
	.datae(!\u1|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(!\u1|cpu|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \u1|cpu|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h0F330F3355335533;
defparam \u1|cpu|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \u1|cpu|cpu|d_writedata[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = ( \u1|cpu|cpu|d_writedata [5] & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 64'h0000000033333333;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[5]~23 (
// Equation(s):
// \u1|cpu|cpu|F_iw[5]~23_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5] & ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[5]~23 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[5]~23 .lut_mask = 64'h000000000000FFFF;
defparam \u1|cpu|cpu|F_iw[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[5]~7 (
// Equation(s):
// \u1|cpu|cpu|F_iw[5]~7_combout  = ( \u1|cpu|cpu|F_iw[5]~23_combout  & ( \u1|cpu|cpu|D_iw[18]~0_combout  ) ) # ( !\u1|cpu|cpu|F_iw[5]~23_combout  & ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ))) # (\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout )))) ) ) ) # ( \u1|cpu|cpu|F_iw[5]~23_combout  & ( !\u1|cpu|cpu|D_iw[18]~0_combout  ) ) # ( !\u1|cpu|cpu|F_iw[5]~23_combout  & ( !\u1|cpu|cpu|D_iw[18]~0_combout  ) )

	.dataa(!\u1|memory|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u1|memory|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datae(!\u1|cpu|cpu|F_iw[5]~23_combout ),
	.dataf(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[5]~7 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[5]~7 .lut_mask = 64'hFFFFFFFF0131FFFF;
defparam \u1|cpu|cpu|F_iw[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N4
dffeas \u1|cpu|cpu|D_iw[5] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_hi_imm16~0_combout  = ( !\u1|cpu|cpu|D_iw [1] & ( \u1|cpu|cpu|D_iw [3] & ( (\u1|cpu|cpu|D_iw [5] & (!\u1|cpu|cpu|D_iw [0] & \u1|cpu|cpu|D_iw [2])) ) ) ) # ( !\u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw [3] & ( 
// (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\u1|cpu|cpu|D_iw [5] & (!\u1|cpu|cpu|D_iw [0] & \u1|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|D_iw [5]),
	.datac(!\u1|cpu|cpu|D_iw [0]),
	.datad(!\u1|cpu|cpu|D_iw [2]),
	.datae(!\u1|cpu|cpu|D_iw [1]),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0010000000300000;
defparam \u1|cpu|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \u1|cpu|cpu|R_ctrl_hi_imm16 (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_hi[0]~4 (
// Equation(s):
// \u1|cpu|cpu|R_src2_hi[0]~4_combout  = ( \u1|cpu|cpu|D_iw [6] & ( ((!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))) # (\u1|cpu|cpu|R_src2_use_imm~q  & (\u1|cpu|cpu|D_iw [21]))) # 
// (\u1|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\u1|cpu|cpu|D_iw [6] & ( (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\u1|cpu|cpu|R_src2_use_imm~q  & ((\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))) # (\u1|cpu|cpu|R_src2_use_imm~q 
//  & (\u1|cpu|cpu|D_iw [21])))) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\u1|cpu|cpu|D_iw [21]),
	.datac(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datad(!\u1|cpu|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_hi[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_hi[0]~4 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_hi[0]~4 .lut_mask = 64'h0A220A225F775F77;
defparam \u1|cpu|cpu|R_src2_hi[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N49
dffeas \u1|cpu|cpu|E_src2[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_hi[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[14]~9 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[14]~9_combout  = ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ( \u1|cpu|cpu|Add0~37_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ) # (\u1|cpu|cpu|Add2~65_sumout ) ) ) ) # ( !\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ( 
// !\u1|cpu|cpu|Add0~37_sumout  & ( (\u1|cpu|cpu|Add2~65_sumout  & \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|Add2~65_sumout ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datae(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.dataf(!\u1|cpu|cpu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[14]~9 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[14]~9 .lut_mask = 64'h00330000FF330000;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \u1|cpu|cpu|F_pc[14]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[14]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  = ( \u1|mm_interconnect_0|router_001|Equal1~2_combout  & ( \u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// (\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ((!\u1|mm_interconnect_0|router_001|Equal1~1_combout ) # (\u1|cpu|cpu|F_pc[14]~DUPLICATE_q )))) ) ) ) # ( !\u1|mm_interconnect_0|router_001|Equal1~2_combout  & ( 
// \u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ) ) ) ) # ( \u1|mm_interconnect_0|router_001|Equal1~2_combout  & ( 
// !\u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ) ) ) ) # ( !\u1|mm_interconnect_0|router_001|Equal1~2_combout  & ( 
// !\u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|F_pc[14]~DUPLICATE_q ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(!\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datae(!\u1|mm_interconnect_0|router_001|Equal1~2_combout ),
	.dataf(!\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|src_valid~0 .lut_mask = 64'h0303030303030301;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \u1|memory|wren~1 (
// Equation(s):
// \u1|memory|wren~1_combout  = ( \u1|memory|wren~0_combout  & ( (!\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  & ((!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # (!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ))) ) ) # ( 
// !\u1|memory|wren~0_combout  )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|memory|wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|memory|wren~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|memory|wren~1 .extended_lut = "off";
defparam \u1|memory|wren~1 .lut_mask = 64'hFFFFFFFFC8C8C8C8;
defparam \u1|memory|wren~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[0]~92 (
// Equation(s):
// \u1|cpu|cpu|F_iw[0]~92_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|cpu|cpu|intr_req~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[0]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[0]~92 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[0]~92 .lut_mask = 64'h0404040404CC04CC;
defparam \u1|cpu|cpu|F_iw[0]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N49
dffeas \u1|cpu|cpu|D_iw[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[0]~92_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_alu_subtract~2_combout  = ( \u1|cpu|cpu|D_iw [3] & ( (!\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\u1|cpu|cpu|D_iw [2] $ (\u1|cpu|cpu|D_iw [1])))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw [2]),
	.datac(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\u1|cpu|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0000000080208020;
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N57
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_alu_subtract~0_combout  = ( \u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\u1|cpu|cpu|D_iw [0] & (!\u1|cpu|cpu|D_iw [3] & (!\u1|cpu|cpu|D_iw [2] $ (\u1|cpu|cpu|D_iw [1])))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [0]),
	.datab(!\u1|cpu|cpu|D_iw [2]),
	.datac(!\u1|cpu|cpu|D_iw [3]),
	.datad(!\u1|cpu|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0000000080208020;
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N42
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_alu_subtract~1_combout  = ( \u1|cpu|cpu|D_iw [16] & ( !\u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [12] & ((!\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [14] & !\u1|cpu|cpu|D_iw [11])) # (\u1|cpu|cpu|D_iw [15] & (!\u1|cpu|cpu|D_iw [14] $ 
// (\u1|cpu|cpu|D_iw [11]))))) ) ) ) # ( !\u1|cpu|cpu|D_iw [16] & ( !\u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [12] & (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [15] $ (!\u1|cpu|cpu|D_iw [14])))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [15]),
	.datab(!\u1|cpu|cpu|D_iw [14]),
	.datac(!\u1|cpu|cpu|D_iw [12]),
	.datad(!\u1|cpu|cpu|D_iw [11]),
	.datae(!\u1|cpu|cpu|D_iw [16]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h6000601000000000;
defparam \u1|cpu|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N3
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_sub~0 (
// Equation(s):
// \u1|cpu|cpu|E_alu_sub~0_combout  = ( \u1|cpu|cpu|R_valid~q  & ( (((\u1|cpu|cpu|Equal0~0_combout  & \u1|cpu|cpu|D_ctrl_alu_subtract~1_combout )) # (\u1|cpu|cpu|D_ctrl_alu_subtract~0_combout )) # (\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(!\u1|cpu|cpu|Equal0~0_combout ),
	.datac(!\u1|cpu|cpu|D_ctrl_alu_subtract~0_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_alu_subtract~1_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_sub~0 .lut_mask = 64'h000000005F7F5F7F;
defparam \u1|cpu|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N4
dffeas \u1|cpu|cpu|E_alu_sub (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[9]~14 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[9]~14_combout  = ( \u1|cpu|cpu|Add0~57_sumout  & ( \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (\u1|cpu|cpu|Add2~101_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) ) ) # ( !\u1|cpu|cpu|Add0~57_sumout  & ( 
// \u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( (\u1|cpu|cpu|Add2~101_sumout ) # (\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ) ) ) ) # ( \u1|cpu|cpu|Add0~57_sumout  & ( !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  ) ) # ( !\u1|cpu|cpu|Add0~57_sumout  & ( 
// !\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ( \u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  ) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|Add2~101_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|Add0~57_sumout ),
	.dataf(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[9]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[9]~14 .lut_mask = 64'h5555FFFF77777777;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \u1|cpu|cpu|F_pc[9] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \u1|cpu|cpu|F_pc[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~0_combout  = ( !\u1|cpu|cpu|F_pc [11] & ( (\u1|cpu|cpu|F_pc [9] & (!\u1|cpu|cpu|F_pc [10] & (!\u1|cpu|cpu|F_pc [12] & !\u1|cpu|cpu|F_pc [13]))) ) )

	.dataa(!\u1|cpu|cpu|F_pc [9]),
	.datab(!\u1|cpu|cpu|F_pc [10]),
	.datac(!\u1|cpu|cpu|F_pc [12]),
	.datad(!\u1|cpu|cpu|F_pc [13]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .lut_mask = 64'h4000400000000000;
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .lut_mask = 64'h0000000055555555;
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( !\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout  = ( \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout  & ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout  ) ) # ( 
// !\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout  & ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout  & ( (!\u1|mm_interconnect_0|router_001|Equal1~0_combout ) # 
// (((!\u1|mm_interconnect_0|router_001|Equal1~1_combout ) # (!\u1|mm_interconnect_0|router_001|Equal1~2_combout )) # (\u1|cpu|cpu|F_pc [14])) ) ) ) # ( \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout  & ( 
// !\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout  & ( (\u1|mm_interconnect_0|router_001|Equal1~0_combout  & (!\u1|cpu|cpu|F_pc [14] & (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & \u1|mm_interconnect_0|router_001|Equal1~2_combout ))) 
// ) ) )

	.dataa(!\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc [14]),
	.datac(!\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(!\u1|mm_interconnect_0|router_001|Equal1~2_combout ),
	.datae(!\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ),
	.dataf(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .lut_mask = 64'h00000004FFFBFFFF;
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout  = ( \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & ( \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout  & ( 
// (!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & !\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( !\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & ( 
// \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout  & ( (!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  & (!\u1|cpu|cpu|i_read~q  & 
// !\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) ) ) ) # ( \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & ( !\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout  & ( 
// (!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & !\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(!\u1|cpu|cpu|i_read~q ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.dataf(!\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .lut_mask = 64'h0000AA002000AA00;
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N50
dffeas \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  = ( !\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & ( (!\u1|cpu|cpu|i_read~q  & \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ) ) )

	.dataa(!\u1|cpu|cpu|i_read~q ),
	.datab(gnd),
	.datac(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N21
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = ( \u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( (\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ((!\u1|mm_interconnect_0|router_001|Equal1~1_combout ) # 
// ((!\u1|mm_interconnect_0|router_001|Equal1~2_combout ) # (\u1|cpu|cpu|F_pc[14]~DUPLICATE_q )))) ) ) # ( !\u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  ) )

	.dataa(!\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(!\u1|cpu|cpu|F_pc[14]~DUPLICATE_q ),
	.datad(!\u1|mm_interconnect_0|router_001|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 64'h5555555555455545;
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = ( !\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ( ((!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ) # 
// ((\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))) # (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ) ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( 
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ( (!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ) # ((\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])) ) ) ) # ( 
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ( (!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & (!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & 
// ((!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) # (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ( 
// (!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & ((!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) # (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))) ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 64'hF0C0A080F0F3F5F7;
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N32
dffeas \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  = ( \u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) ) ) # ( !\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & ( (!\u1|cpu|cpu|i_read~q  & (((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// \u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))) # (\u1|cpu|cpu|i_read~q  & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// ((\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))) ) )

	.dataa(!\u1|cpu|cpu|i_read~q ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h0A3B0A3B00330033;
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0] & ( (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0] & ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00FF00FF000F000F;
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ( \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( 
// ((\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1_combout ) 
// ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ( \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1_combout  ) ) ) # ( 
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ( !\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( ((\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & \u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout )) # 
// (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1_combout ) ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ( !\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( 
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1_combout  ) ) )

	.dataa(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout ),
	.datab(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.dataf(!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h3333337733333777;
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N43
dffeas \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  = ( \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( \u1|mm_interconnect_0|router|Equal1~4_combout  & ( !\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  
// ) ) ) # ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( \u1|mm_interconnect_0|router|Equal1~4_combout  & ( !\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  ) ) ) # ( 
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( !\u1|mm_interconnect_0|router|Equal1~4_combout  & ( (!\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  & ((!\u1|mm_interconnect_0|cmd_mux_002|saved_grant 
// [0]) # ((\u1|mm_interconnect_0|router|Equal3~1_combout ) # (\u1|mm_interconnect_0|router|Equal2~1_combout )))) ) ) ) # ( !\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( 
// !\u1|mm_interconnect_0|router|Equal1~4_combout  & ( !\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datae(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.dataf(!\u1|mm_interconnect_0|router|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 64'hAAAA8AAAAAAAAAAA;
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & ( 
// (!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0]) # (!\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & ( 
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & ( (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  
// & \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ))) ) ) ) # ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & ( !\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & ( 
// (!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0]) # (!\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datae(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000EEEE0040EEEE;
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = ( !\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1] & ( \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 64'h00FF00FF00000000;
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & 
// (((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout )) # (\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ))) ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & ( 
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ((!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # 
// (\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout )))) # (\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (((\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout )))) ) ) ) # ( \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q 
//  & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout )) ) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & (((\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout )))) # 
// (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ((!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout )))) ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 64'h23EF0101230F010F;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2_combout  = ( \u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( ((!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & !\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout )) # 
// (\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datac(!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2 .lut_mask = 64'h00000000B3B3B3B3;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = ( !\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N20
dffeas \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = ( \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ( \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1] & ( (!\u1|cpu|cpu|F_pc[14]~DUPLICATE_q  & 
// (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (\u1|mm_interconnect_0|router_001|Equal1~2_combout  & \u1|mm_interconnect_0|router_001|Equal1~0_combout ))) ) ) ) # ( !\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ( 
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1] ) )

	.dataa(!\u1|cpu|cpu|F_pc[14]~DUPLICATE_q ),
	.datab(!\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(!\u1|mm_interconnect_0|router_001|Equal1~2_combout ),
	.datad(!\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datae(!\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 64'h00000000FFFF0002;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout  = ( !\u1|mm_interconnect_0|router|Equal3~1_combout  & ( !\u1|mm_interconnect_0|router|Equal2~1_combout  & ( (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout  
// & (!\u1|mm_interconnect_0|router|Equal1~4_combout  & ((!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]) # (\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout )))) ) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.datad(!\u1|mm_interconnect_0|router|Equal1~4_combout ),
	.datae(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.dataf(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 .lut_mask = 64'h2300000000000000;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N50
dffeas \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \u1|memory|the_altsyncram|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1] = ( \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( (\u1|memory|wren~0_combout  & (\u1|mm_interconnect_0|cmd_mux_002|src_data [51] & 
// ((\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) ) ) # ( !\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( (\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  & 
// (\u1|memory|wren~0_combout  & \u1|mm_interconnect_0|cmd_mux_002|src_data [51])) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datac(!\u1|memory|wren~0_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|src_data [51]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|decode3|eq_node[1] .extended_lut = "off";
defparam \u1|memory|the_altsyncram|auto_generated|decode3|eq_node[1] .lut_mask = 64'h0003000300070007;
defparam \u1|memory|the_altsyncram|auto_generated|decode3|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \u1|memory|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u1|memory|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|memory|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_25~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_002|src_data [50],\u1|mm_interconnect_0|cmd_mux_002|src_data [49],\u1|mm_interconnect_0|cmd_mux_002|src_data [48],\u1|mm_interconnect_0|cmd_mux_002|src_data [47],\u1|mm_interconnect_0|cmd_mux_002|src_data [46],
\u1|mm_interconnect_0|cmd_mux_002|src_data [45],\u1|mm_interconnect_0|cmd_mux_002|src_data [44],\u1|mm_interconnect_0|cmd_mux_002|src_data [43],\u1|mm_interconnect_0|cmd_mux_002|src_data [42],\u1|mm_interconnect_0|cmd_mux_002|src_data [41],
\u1|mm_interconnect_0|cmd_mux_002|src_data [40],\u1|mm_interconnect_0|cmd_mux_002|src_data [39],\u1|mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .init_file = "system_memory.hex";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "system:u1|system_memory:memory|altsyncram:the_altsyncram|altsyncram_sfm1:auto_generated|ALTSYNCRAM";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "dont_care";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u1|memory|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N6
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[4]~22 (
// Equation(s):
// \u1|cpu|cpu|F_iw[4]~22_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[4]~22 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[4]~22 .lut_mask = 64'h000000000000FFFF;
defparam \u1|cpu|cpu|F_iw[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[4]~6 (
// Equation(s):
// \u1|cpu|cpu|F_iw[4]~6_combout  = ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout  & ( ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a36~portadataout )))) # (\u1|cpu|cpu|F_iw[4]~22_combout ) ) ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout  ) ) # ( \u1|cpu|cpu|D_iw[18]~0_combout  & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout  & ( ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a36~portadataout  & \u1|memory|the_altsyncram|auto_generated|address_reg_a [0]))) # (\u1|cpu|cpu|F_iw[4]~22_combout ) ) ) ) # ( !\u1|cpu|cpu|D_iw[18]~0_combout  & ( 
// !\u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout  ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u1|cpu|cpu|F_iw[4]~22_combout ),
	.datae(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[4]~6 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[4]~6 .lut_mask = 64'hFFFF01FFFFFF51FF;
defparam \u1|cpu|cpu|F_iw[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \u1|cpu|cpu|D_iw[4]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_use_imm~5 (
// Equation(s):
// \u1|cpu|cpu|R_src2_use_imm~5_combout  = ( !\u1|cpu|cpu|D_iw [1] & ( (\u1|cpu|cpu|D_iw [2] & (\u1|cpu|cpu|D_iw [0] & ((!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (!\u1|cpu|cpu|D_iw [3])))) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [3]),
	.datad(!\u1|cpu|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_use_imm~5 .lut_mask = 64'h0054005400000000;
defparam \u1|cpu|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~11 (
// Equation(s):
// \u1|cpu|cpu|Equal0~11_combout  = ( \u1|cpu|cpu|D_iw [0] & ( !\u1|cpu|cpu|D_iw [1] & ( (!\u1|cpu|cpu|D_iw [3] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\u1|cpu|cpu|D_iw [2] & !\u1|cpu|cpu|D_iw [5]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [3]),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [2]),
	.datad(!\u1|cpu|cpu|D_iw [5]),
	.datae(!\u1|cpu|cpu|D_iw [0]),
	.dataf(!\u1|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~11 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~11 .lut_mask = 64'h0000800000000000;
defparam \u1|cpu|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \u1|cpu|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \u1|cpu|cpu|D_wr_dst_reg~0_combout  = ( !\u1|cpu|cpu|R_ctrl_br_nxt~2_combout  & ( (!\u1|cpu|cpu|R_src2_use_imm~5_combout  & !\u1|cpu|cpu|Equal0~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_src2_use_imm~5_combout ),
	.datad(!\u1|cpu|cpu|Equal0~11_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_ctrl_br_nxt~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_wr_dst_reg~0 .lut_mask = 64'hF000F00000000000;
defparam \u1|cpu|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|D_wr_dst_reg (
// Equation(s):
// \u1|cpu|cpu|D_wr_dst_reg~combout  = ( \u1|cpu|cpu|D_dst_regnum[2]~3_combout  & ( \u1|cpu|cpu|D_dst_regnum[1]~1_combout  & ( \u1|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\u1|cpu|cpu|D_dst_regnum[2]~3_combout  & ( \u1|cpu|cpu|D_dst_regnum[1]~1_combout  & 
// ( \u1|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \u1|cpu|cpu|D_dst_regnum[2]~3_combout  & ( !\u1|cpu|cpu|D_dst_regnum[1]~1_combout  & ( \u1|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\u1|cpu|cpu|D_dst_regnum[2]~3_combout  & ( 
// !\u1|cpu|cpu|D_dst_regnum[1]~1_combout  & ( (\u1|cpu|cpu|D_wr_dst_reg~0_combout  & (((\u1|cpu|cpu|D_dst_regnum[0]~5_combout ) # (\u1|cpu|cpu|D_dst_regnum[4]~9_combout )) # (\u1|cpu|cpu|D_dst_regnum[3]~7_combout ))) ) ) )

	.dataa(!\u1|cpu|cpu|D_wr_dst_reg~0_combout ),
	.datab(!\u1|cpu|cpu|D_dst_regnum[3]~7_combout ),
	.datac(!\u1|cpu|cpu|D_dst_regnum[4]~9_combout ),
	.datad(!\u1|cpu|cpu|D_dst_regnum[0]~5_combout ),
	.datae(!\u1|cpu|cpu|D_dst_regnum[2]~3_combout ),
	.dataf(!\u1|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \u1|cpu|cpu|D_wr_dst_reg .lut_mask = 64'h1555555555555555;
defparam \u1|cpu|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \u1|cpu|cpu|R_wr_dst_reg (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N27
cyclonev_lcell_comb \u1|cpu|cpu|W_rf_wren (
// Equation(s):
// \u1|cpu|cpu|W_rf_wren~combout  = ((\u1|cpu|cpu|R_wr_dst_reg~q  & \u1|cpu|cpu|W_valid~q )) # (\u1|rst_controller|r_sync_rst~q )

	.dataa(!\u1|cpu|cpu|R_wr_dst_reg~q ),
	.datab(gnd),
	.datac(!\u1|rst_controller|r_sync_rst~q ),
	.datad(!\u1|cpu|cpu|W_valid~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_rf_wren .extended_lut = "off";
defparam \u1|cpu|cpu|W_rf_wren .lut_mask = 64'h0F5F0F5F0F5F0F5F;
defparam \u1|cpu|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N55
dffeas \u1|cpu|cpu|d_writedata[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|d_writedata [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|d_writedata [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N32
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \u1|cpu|cpu|W_ipending_reg_nxt[0]~0_combout  = ( \u1|jtag_uart|av_readdata[8]~0_combout  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [0] & \u1|cpu|cpu|W_ienable_reg [0]) ) ) # ( 
// !\u1|jtag_uart|av_readdata[8]~0_combout  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [0] & (\u1|cpu|cpu|W_ienable_reg [0] & \u1|jtag_uart|av_readdata [9])) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datac(!\u1|cpu|cpu|W_ienable_reg [0]),
	.datad(!\u1|jtag_uart|av_readdata [9]),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|av_readdata[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_ipending_reg_nxt[0]~0 .extended_lut = "off";
defparam \u1|cpu|cpu|W_ipending_reg_nxt[0]~0 .lut_mask = 64'h000C000C0C0C0C0C;
defparam \u1|cpu|cpu|W_ipending_reg_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \u1|cpu|cpu|W_ipending_reg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|intr_req~0 (
// Equation(s):
// \u1|cpu|cpu|intr_req~0_combout  = ( \u1|cpu|cpu|W_status_reg_pie~q  & ( (\u1|cpu|cpu|W_ipending_reg [1]) # (\u1|cpu|cpu|W_ipending_reg [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_ipending_reg [0]),
	.datad(!\u1|cpu|cpu|W_ipending_reg [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|intr_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|intr_req~0 .extended_lut = "off";
defparam \u1|cpu|cpu|intr_req~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \u1|cpu|cpu|intr_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[2]~88 (
// Equation(s):
// \u1|cpu|cpu|F_iw[2]~88_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ))))) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\u1|cpu|cpu|intr_req~0_combout  & ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ))))) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|cpu|cpu|intr_req~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datad(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[2]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[2]~88 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[2]~88 .lut_mask = 64'h0404040404CC04CC;
defparam \u1|cpu|cpu|F_iw[2]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N56
dffeas \u1|cpu|cpu|D_iw[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[2]~88_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N45
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~8 (
// Equation(s):
// \u1|cpu|cpu|Equal0~8_combout  = ( \u1|cpu|cpu|D_iw [5] & ( !\u1|cpu|cpu|D_iw [1] & ( (\u1|cpu|cpu|D_iw [2] & (!\u1|cpu|cpu|D_iw [3] & (!\u1|cpu|cpu|D_iw [0] & !\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [2]),
	.datab(!\u1|cpu|cpu|D_iw [3]),
	.datac(!\u1|cpu|cpu|D_iw [0]),
	.datad(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\u1|cpu|cpu|D_iw [5]),
	.dataf(!\u1|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~8 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~8 .lut_mask = 64'h0000400000000000;
defparam \u1|cpu|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N15
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~7 (
// Equation(s):
// \u1|cpu|cpu|Equal0~7_combout  = ( \u1|cpu|cpu|D_iw [1] & ( !\u1|cpu|cpu|D_iw [0] & ( (!\u1|cpu|cpu|D_iw [3] & (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\u1|cpu|cpu|D_iw [5] & !\u1|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [3]),
	.datab(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|D_iw [5]),
	.datad(!\u1|cpu|cpu|D_iw [2]),
	.datae(!\u1|cpu|cpu|D_iw [1]),
	.dataf(!\u1|cpu|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~7 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~7 .lut_mask = 64'h0000800000000000;
defparam \u1|cpu|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_force_src2_zero~5_combout  = ( !\u1|cpu|cpu|D_iw [2] & ( !\u1|cpu|cpu|D_iw [5] & ( (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\u1|cpu|cpu|D_iw [3] & (!\u1|cpu|cpu|D_iw [0] $ (!\u1|cpu|cpu|D_iw [1])))) # (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & 
// (!\u1|cpu|cpu|D_iw [0] $ ((!\u1|cpu|cpu|D_iw [1])))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|D_iw [0]),
	.datac(!\u1|cpu|cpu|D_iw [1]),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(!\u1|cpu|cpu|D_iw [2]),
	.dataf(!\u1|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~5 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 64'h143C000000000000;
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \u1|cpu|cpu|Equal0~9 (
// Equation(s):
// \u1|cpu|cpu|Equal0~9_combout  = ( !\u1|cpu|cpu|D_iw [2] & ( \u1|cpu|cpu|D_iw [5] & ( (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\u1|cpu|cpu|D_iw [0] & (\u1|cpu|cpu|D_iw [1] & \u1|cpu|cpu|D_iw [3]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|D_iw [0]),
	.datac(!\u1|cpu|cpu|D_iw [1]),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(!\u1|cpu|cpu|D_iw [2]),
	.dataf(!\u1|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal0~9 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal0~9 .lut_mask = 64'h0000000000080000;
defparam \u1|cpu|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_force_src2_zero~4_combout  = ( !\u1|cpu|cpu|D_iw [2] & ( \u1|cpu|cpu|D_iw [5] & ( (!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & ((!\u1|cpu|cpu|D_iw [0] & (\u1|cpu|cpu|D_iw [1] & !\u1|cpu|cpu|D_iw [3])) # (\u1|cpu|cpu|D_iw [0] & 
// (!\u1|cpu|cpu|D_iw [1])))) ) ) ) # ( \u1|cpu|cpu|D_iw [2] & ( !\u1|cpu|cpu|D_iw [5] & ( (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\u1|cpu|cpu|D_iw [0] & \u1|cpu|cpu|D_iw [3])) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|D_iw [0]),
	.datac(!\u1|cpu|cpu|D_iw [1]),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(!\u1|cpu|cpu|D_iw [2]),
	.dataf(!\u1|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~4 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 64'h0000001128200000;
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_force_src2_zero~6_combout  = ( \u1|cpu|cpu|D_iw [2] & ( \u1|cpu|cpu|D_iw [5] & ( (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\u1|cpu|cpu|D_iw [3] & ((\u1|cpu|cpu|D_iw [1]) # (\u1|cpu|cpu|D_iw [0])))) ) ) ) # ( !\u1|cpu|cpu|D_iw [2] & ( 
// \u1|cpu|cpu|D_iw [5] & ( (\u1|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\u1|cpu|cpu|D_iw [1] & ((\u1|cpu|cpu|D_iw [3]) # (\u1|cpu|cpu|D_iw [0])))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\u1|cpu|cpu|D_iw [0]),
	.datac(!\u1|cpu|cpu|D_iw [1]),
	.datad(!\u1|cpu|cpu|D_iw [3]),
	.datae(!\u1|cpu|cpu|D_iw [2]),
	.dataf(!\u1|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~6 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 64'h0000000010500015;
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\u1|cpu|cpu|D_ctrl_force_src2_zero~4_combout  & ( !\u1|cpu|cpu|D_ctrl_force_src2_zero~6_combout  & ( (!\u1|cpu|cpu|Equal0~8_combout  & (!\u1|cpu|cpu|Equal0~7_combout  & 
// (!\u1|cpu|cpu|D_ctrl_force_src2_zero~5_combout  & !\u1|cpu|cpu|Equal0~9_combout ))) ) ) )

	.dataa(!\u1|cpu|cpu|Equal0~8_combout ),
	.datab(!\u1|cpu|cpu|Equal0~7_combout ),
	.datac(!\u1|cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datad(!\u1|cpu|cpu|Equal0~9_combout ),
	.datae(!\u1|cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.dataf(!\u1|cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000000000000000;
defparam \u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_exception~2 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_exception~2_combout  = ( \u1|cpu|cpu|D_iw [14] & ( \u1|cpu|cpu|D_iw [15] & ( (\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [16] & \u1|cpu|cpu|D_iw [13]))) ) ) ) # ( \u1|cpu|cpu|D_iw [14] & ( !\u1|cpu|cpu|D_iw [15] 
// & ( (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [16] & \u1|cpu|cpu|D_iw [13])) ) ) ) # ( !\u1|cpu|cpu|D_iw [14] & ( !\u1|cpu|cpu|D_iw [15] & ( (\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [13] & ((!\u1|cpu|cpu|D_iw [12]) # (\u1|cpu|cpu|D_iw [11])))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [16]),
	.datad(!\u1|cpu|cpu|D_iw [13]),
	.datae(!\u1|cpu|cpu|D_iw [14]),
	.dataf(!\u1|cpu|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_exception~2 .lut_mask = 64'h000D000C00000004;
defparam \u1|cpu|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_exception~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_exception~0_combout  = ( \u1|cpu|cpu|D_ctrl_exception~3_combout  & ( \u1|cpu|cpu|D_ctrl_exception~2_combout  & ( (!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # (\u1|cpu|cpu|Equal0~0_combout ) ) ) ) # ( 
// !\u1|cpu|cpu|D_ctrl_exception~3_combout  & ( \u1|cpu|cpu|D_ctrl_exception~2_combout  & ( (!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # (\u1|cpu|cpu|Equal0~0_combout ) ) ) ) # ( \u1|cpu|cpu|D_ctrl_exception~3_combout  & ( 
// !\u1|cpu|cpu|D_ctrl_exception~2_combout  & ( (!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # (\u1|cpu|cpu|Equal0~0_combout ) ) ) ) # ( !\u1|cpu|cpu|D_ctrl_exception~3_combout  & ( !\u1|cpu|cpu|D_ctrl_exception~2_combout  & ( 
// !\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  ) ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|D_ctrl_exception~3_combout ),
	.dataf(!\u1|cpu|cpu|D_ctrl_exception~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_exception~0 .lut_mask = 64'hAAAAAFAFAFAFAFAF;
defparam \u1|cpu|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \u1|cpu|cpu|R_ctrl_exception (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_exception~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_sel_nxt.01~0 (
// Equation(s):
// \u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  = ( \u1|cpu|cpu|R_ctrl_break~q  & ( !\u1|cpu|cpu|R_ctrl_exception~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_ctrl_break~q ),
	.dataf(!\u1|cpu|cpu|R_ctrl_exception~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_sel_nxt.01~0 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_sel_nxt.01~0 .lut_mask = 64'h0000FFFF00000000;
defparam \u1|cpu|cpu|F_pc_sel_nxt.01~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|F_pc_no_crst_nxt[21]~21 (
// Equation(s):
// \u1|cpu|cpu|F_pc_no_crst_nxt[21]~21_combout  = ( \u1|cpu|cpu|Add0~85_sumout  & ( (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & ((!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ) # (\u1|cpu|cpu|Add2~93_sumout ))) ) ) # ( !\u1|cpu|cpu|Add0~85_sumout  & ( 
// (!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout  & (\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout  & \u1|cpu|cpu|Add2~93_sumout )) ) )

	.dataa(!\u1|cpu|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\u1|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\u1|cpu|cpu|Add2~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_pc_no_crst_nxt[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[21]~21 .extended_lut = "off";
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[21]~21 .lut_mask = 64'h020202028A8A8A8A;
defparam \u1|cpu|cpu|F_pc_no_crst_nxt[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \u1|cpu|cpu|F_pc[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N11
dffeas \u1|cpu|cpu|F_pc[23] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N8
dffeas \u1|cpu|cpu|F_pc[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_pc_no_crst_nxt[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|F_pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|F_pc[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|F_pc[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~2 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~2_combout  = ( !\u1|cpu|cpu|F_pc [15] & ( (!\u1|cpu|cpu|F_pc [21] & (!\u1|cpu|cpu|F_pc [23] & (\u1|cpu|cpu|F_pc [25] & !\u1|cpu|cpu|F_pc [22]))) ) )

	.dataa(!\u1|cpu|cpu|F_pc [21]),
	.datab(!\u1|cpu|cpu|F_pc [23]),
	.datac(!\u1|cpu|cpu|F_pc [25]),
	.datad(!\u1|cpu|cpu|F_pc [22]),
	.datae(!\u1|cpu|cpu|F_pc [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router_001|Equal1~2 .lut_mask = 64'h0800000008000000;
defparam \u1|mm_interconnect_0|router_001|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout  = ( \u1|mm_interconnect_0|router|Equal1~4_combout  & ( (!\u1|mm_interconnect_0|router|Equal2~1_combout  & (!\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout )) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|router|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~0 .lut_mask = 64'h0000000008080808;
defparam \u1|mm_interconnect_0|cmd_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = ( !\u1|cpu|cpu|F_pc [14] & ( (\u1|mm_interconnect_0|router_001|Equal1~0_combout  & (\u1|mm_interconnect_0|router_001|Equal1~2_combout  & (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & 
// \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ))) ) )

	.dataa(!\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\u1|mm_interconnect_0|router_001|Equal1~2_combout ),
	.datac(!\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|F_pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 64'h0001000100000000;
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N41
dffeas \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout  & ( \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  
// & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]))) ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout  & ( \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout )) ) ) ) # ( \u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout  & ( 
// !\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]))) ) ) ) # 
// ( !\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout  & ( !\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( ((!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # (!\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout )) # 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|update_grant~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|update_grant~0 .lut_mask = 64'hFFDD151500111515;
defparam \u1|mm_interconnect_0|cmd_mux_001|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout  = ( !\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & (((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )) # (\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ))) ) ) 
// ) # ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & 
// (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )) ) ) ) # ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( !\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( 
// (!\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout  & (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) # 
// (\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )) ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( 
// !\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (!\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & (((\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout )))) # (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// (((!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ))) ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datae(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 64'h0FDD05D500110515;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N44
dffeas \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout  = ( \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ( \u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( (\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1] & 
// ((!\u1|mm_interconnect_0|router_001|Equal1~2_combout ) # ((!\u1|mm_interconnect_0|router_001|Equal1~1_combout ) # (\u1|cpu|cpu|F_pc[14]~DUPLICATE_q )))) ) ) ) # ( !\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ( 
// \u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1] ) ) ) # ( \u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ( !\u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( 
// \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1] ) ) ) # ( !\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ( !\u1|mm_interconnect_0|router_001|Equal1~0_combout  & ( \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg 
// [1] ) ) )

	.dataa(!\u1|mm_interconnect_0|router_001|Equal1~2_combout ),
	.datab(!\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(!\u1|cpu|cpu|F_pc[14]~DUPLICATE_q ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datae(!\u1|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.dataf(!\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .lut_mask = 64'h00FF00FF00FF00EF;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout  = ( !\u1|mm_interconnect_0|router|Equal2~1_combout  & ( \u1|mm_interconnect_0|router|Equal1~4_combout  & ( (!\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// (\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ((!\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]) # (\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout )))) ) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datae(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.dataf(!\u1|mm_interconnect_0|router|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .lut_mask = 64'h0000000000A20000;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N40
dffeas \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout  = ( \u1|cpu|cpu|d_writedata [1] & ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|d_writedata [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25]) # 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q  
// & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [1] & 
// ((!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25]) # 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))) ) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q  
// & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25]) # 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [1]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 64'h0000FAFA3232FAFA;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N43
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~18_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [35] & ( ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [35] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q )) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~18 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~18 .lut_mask = 64'h0202020257575757;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [34] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [35] & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo 
// [34] & !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 64'h0400040000000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~5_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N4
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|Add0~9_sumout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~19_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2] & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4]))))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [32]))))) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [32]))))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datag(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~19 .extended_lut = "on";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 64'h00550A5F80D50A5F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N49
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~29 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~29_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [29] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [29]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [31])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [29] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [29] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [31])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [31]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~29 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~29 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N2
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N56
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N1
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [30] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE_q  ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31 .lut_mask = 64'h00FF00FF55555555;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30 .lut_mask = 64'h0000000000A800A8;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~33_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [32] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30_combout  & ( 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32_combout  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [32] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30_combout  & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31_combout  & 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) ) ) ) # ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [32] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30_combout  & ( 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32_combout  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [31]) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [32] & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30_combout  & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32_combout  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31_combout )) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [31]))) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [31]),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [32]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~33 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~33 .lut_mask = 64'h570057FF030003FF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N44
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N4
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N16
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N5
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~28_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [30] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [28])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [28])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [30] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [28])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [28]))))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~28 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~28 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N52
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~27_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [27] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [27])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [29])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [27] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [27])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [29])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [29]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~27 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~27 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N20
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N38
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout  = \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~23_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [27] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [25]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [25]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [27] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [25]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [25])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~23 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~23 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N32
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N43
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~20_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [24] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [26]) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [24] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [26])) ) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [24] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24] & ( (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [26])) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [24] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [26]) ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [26]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~20 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~20 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N41
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N35
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N28
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~0_combout ),
	.sload(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~47_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr 
// [24] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q ))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [22]))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [24] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q ))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [22])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~47 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~47 .lut_mask = 64'h028A028A57DF57DF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~1_combout ),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~44_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [21] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [21])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [23])))) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [21] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [21])))) # (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [23])))) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [23]),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~44 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~44 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N29
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[33]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout  = ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N53
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetrequest (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb \u1|rst_controller|merged_reset~0 (
// Equation(s):
// \u1|rst_controller|merged_reset~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetrequest~q  ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetrequest~q  & ( 
// !\RST_external~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RST_external~input_o ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|resetrequest~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|merged_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|merged_reset~0 .extended_lut = "off";
defparam \u1|rst_controller|merged_reset~0 .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \u1|rst_controller|merged_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N56
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N57
cyclonev_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(!\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N59
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N40
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N54
cyclonev_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N56
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N57
cyclonev_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(!\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N59
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N16
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N38
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N39
cyclonev_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\u1|rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(!\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N41
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N9
cyclonev_lcell_comb \u1|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~0_combout  = (\u1|rst_controller|r_sync_rst_chain [2] & \u1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(!\u1|rst_controller|r_sync_rst_chain [2]),
	.datac(!\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \u1|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h0303030303030303;
defparam \u1|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N10
dffeas \u1|rst_controller|r_sync_rst_chain[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N24
cyclonev_lcell_comb \u1|rst_controller|WideOr0~0 (
// Equation(s):
// \u1|rst_controller|WideOr0~0_combout  = ( \u1|rst_controller|r_sync_rst~q  & ( \u1|rst_controller|r_sync_rst_chain [1] & ( \u1|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) ) # ( !\u1|rst_controller|r_sync_rst~q  & ( 
// \u1|rst_controller|r_sync_rst_chain [1] & ( \u1|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) ) # ( \u1|rst_controller|r_sync_rst~q  & ( !\u1|rst_controller|r_sync_rst_chain [1] ) ) # ( !\u1|rst_controller|r_sync_rst~q  & ( 
// !\u1|rst_controller|r_sync_rst_chain [1] & ( \u1|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) )

	.dataa(gnd),
	.datab(!\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|rst_controller|r_sync_rst~q ),
	.dataf(!\u1|rst_controller|r_sync_rst_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \u1|rst_controller|WideOr0~0 .lut_mask = 64'h3333FFFF33333333;
defparam \u1|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N26
dffeas \u1|rst_controller|r_sync_rst (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N47
dffeas \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2_combout  = ( \u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout  & ( (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout  & ( (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((!\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]) # (\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]))) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datac(!\u1|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2 .lut_mask = 64'h0C0F0C0F000F000F;
defparam \u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N32
dffeas \u1|mm_interconnect_0|cmd_mux_001|saved_grant[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N33
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( ((\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (!\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & !\u1|cpu|cpu|i_read~q ))) # (\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( 
// (\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (!\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q  & !\u1|cpu|cpu|i_read~q )) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datac(!\u1|cpu|cpu|i_read~q ),
	.datad(!\u1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 64'h4040404040FF40FF;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N39
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = ( \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( (!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]) # 
// (!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00000000EEEEEEEE;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  & ( 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout  & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  & ( 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  ) ) ) # ( \u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout  & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  & ( 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & !\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout )) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) ) ) ) # ( 
// !\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout  & ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q  & ( ((\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// (\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout  & !\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ))) # (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~1_combout ),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datae(!\u1|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h10FF50FF00FF00FF;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N14
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N59
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q ) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q ) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N26
dffeas \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N27
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  = (\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q  & (\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ))

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0 .lut_mask = 64'h0005000500050005;
defparam \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[14]~96 (
// Equation(s):
// \u1|cpu|cpu|F_iw[14]~96_combout  = ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])))) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])) # (\u1|memory|the_altsyncram|auto_generated|ram_block1a14~portadataout )))) # (\u1|cpu|cpu|intr_req~0_combout ) ) ) # ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] 
// & ( ((!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])))) # 
// (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])) # 
// (\u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout )))) # (\u1|cpu|cpu|intr_req~0_combout ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u1|memory|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datad(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|cpu|cpu|intr_req~0_combout ),
	.datag(!\u1|memory|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[14]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[14]~96 .extended_lut = "on";
defparam \u1|cpu|cpu|F_iw[14]~96 .lut_mask = 64'h05370537FFFFFFFF;
defparam \u1|cpu|cpu|F_iw[14]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \u1|cpu|cpu|D_iw[14] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[14]~96_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~14 (
// Equation(s):
// \u1|cpu|cpu|Equal62~14_combout  = ( !\u1|cpu|cpu|D_iw [12] & ( \u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [14] & (\u1|cpu|cpu|D_iw [11] & !\u1|cpu|cpu|D_iw [15]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [14]),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(!\u1|cpu|cpu|D_iw [15]),
	.datae(!\u1|cpu|cpu|D_iw [12]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~14 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~14 .lut_mask = 64'h0000000002000000;
defparam \u1|cpu|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~17 (
// Equation(s):
// \u1|cpu|cpu|Equal62~17_combout  = ( \u1|cpu|cpu|D_iw [16] & ( !\u1|cpu|cpu|D_iw [14] & ( (\u1|cpu|cpu|D_iw [13] & (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [15] & \u1|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [13]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [15]),
	.datad(!\u1|cpu|cpu|D_iw [11]),
	.datae(!\u1|cpu|cpu|D_iw [16]),
	.dataf(!\u1|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~17 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~17 .lut_mask = 64'h0000000400000000;
defparam \u1|cpu|cpu|Equal62~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N0
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~11 (
// Equation(s):
// \u1|cpu|cpu|Equal62~11_combout  = ( \u1|cpu|cpu|D_iw [11] & ( !\u1|cpu|cpu|D_iw [12] & ( (\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [13] & \u1|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [15]),
	.datab(!\u1|cpu|cpu|D_iw [16]),
	.datac(!\u1|cpu|cpu|D_iw [13]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(!\u1|cpu|cpu|D_iw [11]),
	.dataf(!\u1|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~11 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~11 .lut_mask = 64'h0000000100000000;
defparam \u1|cpu|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~16 (
// Equation(s):
// \u1|cpu|cpu|Equal62~16_combout  = ( \u1|cpu|cpu|D_iw [15] & ( !\u1|cpu|cpu|D_iw [12] & ( (\u1|cpu|cpu|D_iw [16] & (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [14] & \u1|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [11]),
	.datac(!\u1|cpu|cpu|D_iw [14]),
	.datad(!\u1|cpu|cpu|D_iw [13]),
	.datae(!\u1|cpu|cpu|D_iw [15]),
	.dataf(!\u1|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~16 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~16 .lut_mask = 64'h0000004000000000;
defparam \u1|cpu|cpu|Equal62~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_force_src2_zero~1_combout  = ( !\u1|cpu|cpu|Equal62~16_combout  & ( (!\u1|cpu|cpu|Equal62~14_combout  & (!\u1|cpu|cpu|Equal62~13_combout  & (!\u1|cpu|cpu|Equal62~17_combout  & !\u1|cpu|cpu|Equal62~11_combout ))) ) )

	.dataa(!\u1|cpu|cpu|Equal62~14_combout ),
	.datab(!\u1|cpu|cpu|Equal62~13_combout ),
	.datac(!\u1|cpu|cpu|Equal62~17_combout ),
	.datad(!\u1|cpu|cpu|Equal62~11_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal62~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'h8000800000000000;
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N51
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_retaddr~2_combout  = ( \u1|cpu|cpu|D_iw [15] & ( \u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [12] & (!\u1|cpu|cpu|D_iw [16] & \u1|cpu|cpu|D_iw [14])) ) ) ) # ( !\u1|cpu|cpu|D_iw [15] & ( \u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw 
// [12] & (\u1|cpu|cpu|D_iw [16] & \u1|cpu|cpu|D_iw [14])) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [12]),
	.datab(!\u1|cpu|cpu|D_iw [16]),
	.datac(!\u1|cpu|cpu|D_iw [14]),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|D_iw [15]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0000000002020808;
defparam \u1|cpu|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_retaddr~0_combout  = ( \u1|cpu|cpu|D_ctrl_retaddr~2_combout  & ( (!\u1|cpu|cpu|Equal0~0_combout  & (!\u1|cpu|cpu|Equal0~7_combout  & !\u1|cpu|cpu|Equal0~10_combout )) ) ) # ( !\u1|cpu|cpu|D_ctrl_retaddr~2_combout  & ( 
// (!\u1|cpu|cpu|Equal0~7_combout  & !\u1|cpu|cpu|Equal0~10_combout ) ) )

	.dataa(!\u1|cpu|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Equal0~7_combout ),
	.datad(!\u1|cpu|cpu|Equal0~10_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hF000F000A000A000;
defparam \u1|cpu|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_force_src2_zero~2_combout  = ( \u1|cpu|cpu|Equal62~0_combout  & ( (!\u1|cpu|cpu|Equal0~0_combout  & !\u1|cpu|cpu|Equal0~11_combout ) ) ) # ( !\u1|cpu|cpu|Equal62~0_combout  & ( (!\u1|cpu|cpu|Equal0~11_combout  & 
// ((!\u1|cpu|cpu|Equal0~0_combout ) # (!\u1|cpu|cpu|Equal62~1_combout ))) ) )

	.dataa(!\u1|cpu|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|Equal62~1_combout ),
	.datad(!\u1|cpu|cpu|Equal0~11_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|Equal62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hFA00FA00AA00AA00;
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N9
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~10 (
// Equation(s):
// \u1|cpu|cpu|Equal62~10_combout  = ( \u1|cpu|cpu|D_iw [14] & ( \u1|cpu|cpu|D_iw [13] & ( (\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [11] & \u1|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [15]),
	.datab(!\u1|cpu|cpu|D_iw [16]),
	.datac(!\u1|cpu|cpu|D_iw [11]),
	.datad(!\u1|cpu|cpu|D_iw [12]),
	.datae(!\u1|cpu|cpu|D_iw [14]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~10 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~10 .lut_mask = 64'h0000000000000001;
defparam \u1|cpu|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N30
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_exception~6 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_exception~6_combout  = ( \u1|cpu|cpu|D_iw [16] & ( \u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [14] & !\u1|cpu|cpu|D_iw [11]))) # (\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [11] & 
// (!\u1|cpu|cpu|D_iw [15] $ (!\u1|cpu|cpu|D_iw [14])))) ) ) ) # ( \u1|cpu|cpu|D_iw [16] & ( !\u1|cpu|cpu|D_iw [13] & ( (\u1|cpu|cpu|D_iw [15] & ((!\u1|cpu|cpu|D_iw [14] & (\u1|cpu|cpu|D_iw [12])) # (\u1|cpu|cpu|D_iw [14] & (!\u1|cpu|cpu|D_iw [12] & 
// !\u1|cpu|cpu|D_iw [11])))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [15]),
	.datab(!\u1|cpu|cpu|D_iw [14]),
	.datac(!\u1|cpu|cpu|D_iw [12]),
	.datad(!\u1|cpu|cpu|D_iw [11]),
	.datae(!\u1|cpu|cpu|D_iw [16]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_exception~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_exception~6 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_exception~6 .lut_mask = 64'h0000140400001006;
defparam \u1|cpu|cpu|D_ctrl_exception~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N18
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_exception~4 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_exception~4_combout  = ( \u1|cpu|cpu|D_iw [16] & ( !\u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [15] & (((!\u1|cpu|cpu|D_iw [14] & \u1|cpu|cpu|D_iw [11])) # (\u1|cpu|cpu|D_iw [12]))) ) ) ) # ( !\u1|cpu|cpu|D_iw [16] & ( 
// !\u1|cpu|cpu|D_iw [13] & ( (\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [14] & (!\u1|cpu|cpu|D_iw [12] & \u1|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [15]),
	.datab(!\u1|cpu|cpu|D_iw [14]),
	.datac(!\u1|cpu|cpu|D_iw [12]),
	.datad(!\u1|cpu|cpu|D_iw [11]),
	.datae(!\u1|cpu|cpu|D_iw [16]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_exception~4 .lut_mask = 64'h00100A8A00000000;
defparam \u1|cpu|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N3
cyclonev_lcell_comb \u1|cpu|cpu|Equal62~9 (
// Equation(s):
// \u1|cpu|cpu|Equal62~9_combout  = ( \u1|cpu|cpu|D_iw [12] & ( !\u1|cpu|cpu|D_iw [11] & ( (\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [14] & \u1|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [15]),
	.datab(!\u1|cpu|cpu|D_iw [16]),
	.datac(!\u1|cpu|cpu|D_iw [14]),
	.datad(!\u1|cpu|cpu|D_iw [13]),
	.datae(!\u1|cpu|cpu|D_iw [12]),
	.dataf(!\u1|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Equal62~9 .extended_lut = "off";
defparam \u1|cpu|cpu|Equal62~9 .lut_mask = 64'h0000000100000000;
defparam \u1|cpu|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N12
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_exception~5 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_exception~5_combout  = ( !\u1|cpu|cpu|D_iw [16] & ( \u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [15] & (\u1|cpu|cpu|D_iw [14] & (\u1|cpu|cpu|D_iw [12] & \u1|cpu|cpu|D_iw [11]))) # (\u1|cpu|cpu|D_iw [15] & (!\u1|cpu|cpu|D_iw [14] & 
// (!\u1|cpu|cpu|D_iw [12]))) ) ) ) # ( !\u1|cpu|cpu|D_iw [16] & ( !\u1|cpu|cpu|D_iw [13] & ( (!\u1|cpu|cpu|D_iw [15] & (!\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [14] $ (\u1|cpu|cpu|D_iw [12])))) # (\u1|cpu|cpu|D_iw [15] & (!\u1|cpu|cpu|D_iw [14] & 
// (!\u1|cpu|cpu|D_iw [12] & \u1|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [15]),
	.datab(!\u1|cpu|cpu|D_iw [14]),
	.datac(!\u1|cpu|cpu|D_iw [12]),
	.datad(!\u1|cpu|cpu|D_iw [11]),
	.datae(!\u1|cpu|cpu|D_iw [16]),
	.dataf(!\u1|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_exception~5 .lut_mask = 64'h8240000040420000;
defparam \u1|cpu|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N36
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_exception~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_exception~1_combout  = ( !\u1|cpu|cpu|D_ctrl_exception~5_combout  & ( (!\u1|cpu|cpu|Equal62~10_combout  & (!\u1|cpu|cpu|D_ctrl_exception~6_combout  & (!\u1|cpu|cpu|D_ctrl_exception~4_combout  & !\u1|cpu|cpu|Equal62~9_combout ))) ) )

	.dataa(!\u1|cpu|cpu|Equal62~10_combout ),
	.datab(!\u1|cpu|cpu|D_ctrl_exception~6_combout ),
	.datac(!\u1|cpu|cpu|D_ctrl_exception~4_combout ),
	.datad(!\u1|cpu|cpu|Equal62~9_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_exception~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_exception~1 .lut_mask = 64'h8000800000000000;
defparam \u1|cpu|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  = ( !\u1|cpu|cpu|D_ctrl_force_src2_zero~6_combout  & ( (!\u1|cpu|cpu|D_ctrl_force_src2_zero~4_combout  & (!\u1|cpu|cpu|Equal0~9_combout  & !\u1|cpu|cpu|D_ctrl_force_src2_zero~5_combout )) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.datac(!\u1|cpu|cpu|Equal0~9_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'hC000C00000000000;
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_force_src2_zero~3_combout  = ( \u1|cpu|cpu|D_ctrl_exception~1_combout  & ( \u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  & ( (!\u1|cpu|cpu|D_ctrl_retaddr~0_combout ) # ((!\u1|cpu|cpu|D_ctrl_force_src2_zero~2_combout ) # 
// ((!\u1|cpu|cpu|D_ctrl_force_src2_zero~1_combout  & \u1|cpu|cpu|Equal0~0_combout ))) ) ) ) # ( !\u1|cpu|cpu|D_ctrl_exception~1_combout  & ( \u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  & ( (!\u1|cpu|cpu|D_ctrl_retaddr~0_combout ) # 
// ((!\u1|cpu|cpu|D_ctrl_force_src2_zero~2_combout ) # (\u1|cpu|cpu|Equal0~0_combout )) ) ) ) # ( \u1|cpu|cpu|D_ctrl_exception~1_combout  & ( !\u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  ) ) # ( !\u1|cpu|cpu|D_ctrl_exception~1_combout  & ( 
// !\u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  ) )

	.dataa(!\u1|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datab(!\u1|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.datac(!\u1|cpu|cpu|Equal0~0_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datae(!\u1|cpu|cpu|D_ctrl_exception~1_combout ),
	.dataf(!\u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hFFFFFFFFFFCFFFCE;
defparam \u1|cpu|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N49
dffeas \u1|cpu|cpu|R_ctrl_force_src2_zero (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \u1|cpu|cpu|R_src2_lo[0]~5_combout  = ( \u1|cpu|cpu|R_src2_lo~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & \u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) ) ) # ( 
// !\u1|cpu|cpu|R_src2_lo~0_combout  & ( (!\u1|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\u1|cpu|cpu|R_ctrl_hi_imm16~q  & \u1|cpu|cpu|D_iw [6])) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\u1|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\u1|cpu|cpu|D_iw [6]),
	.datad(!\u1|cpu|cpu|system_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src2_lo[0]~5 .lut_mask = 64'h0808080800880088;
defparam \u1|cpu|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N4
dffeas \u1|cpu|cpu|E_src2[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout  = \u1|cpu|cpu|E_src2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_src2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u1|cpu|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \u1|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\u1|cpu|cpu|E_shift_rot_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \u1|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N1
dffeas \u1|cpu|cpu|E_shift_rot_cnt[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\u1|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|Add3~3 (
// Equation(s):
// \u1|cpu|cpu|Add3~3_combout  = !\u1|cpu|cpu|E_shift_rot_cnt [0] $ (\u1|cpu|cpu|E_shift_rot_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_shift_rot_cnt [0]),
	.datad(!\u1|cpu|cpu|E_shift_rot_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add3~3 .extended_lut = "off";
defparam \u1|cpu|cpu|Add3~3 .lut_mask = 64'hF00FF00FF00FF00F;
defparam \u1|cpu|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \u1|cpu|cpu|E_shift_rot_cnt[1] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|Add3~3_combout ),
	.asdata(\u1|cpu|cpu|E_src2 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|Add3~2 (
// Equation(s):
// \u1|cpu|cpu|Add3~2_combout  = !\u1|cpu|cpu|E_shift_rot_cnt [2] $ (((\u1|cpu|cpu|E_shift_rot_cnt [0]) # (\u1|cpu|cpu|E_shift_rot_cnt [1])))

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_cnt [1]),
	.datac(!\u1|cpu|cpu|E_shift_rot_cnt [0]),
	.datad(!\u1|cpu|cpu|E_shift_rot_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add3~2 .extended_lut = "off";
defparam \u1|cpu|cpu|Add3~2 .lut_mask = 64'hC03FC03FC03FC03F;
defparam \u1|cpu|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \u1|cpu|cpu|E_shift_rot_cnt[2] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|Add3~2_combout ),
	.asdata(\u1|cpu|cpu|E_src2 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \u1|cpu|cpu|Add3~1 (
// Equation(s):
// \u1|cpu|cpu|Add3~1_combout  = ( \u1|cpu|cpu|E_shift_rot_cnt [0] & ( \u1|cpu|cpu|E_shift_rot_cnt [3] ) ) # ( !\u1|cpu|cpu|E_shift_rot_cnt [0] & ( !\u1|cpu|cpu|E_shift_rot_cnt [3] $ (((\u1|cpu|cpu|E_shift_rot_cnt [2]) # (\u1|cpu|cpu|E_shift_rot_cnt [1]))) ) 
// )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_shift_rot_cnt [1]),
	.datac(!\u1|cpu|cpu|E_shift_rot_cnt [2]),
	.datad(!\u1|cpu|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add3~1 .extended_lut = "off";
defparam \u1|cpu|cpu|Add3~1 .lut_mask = 64'hC03FC03F00FF00FF;
defparam \u1|cpu|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N34
dffeas \u1|cpu|cpu|E_shift_rot_cnt[3] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|Add3~1_combout ),
	.asdata(\u1|cpu|cpu|E_src2 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|E_stall~0 (
// Equation(s):
// \u1|cpu|cpu|E_stall~0_combout  = ( !\u1|cpu|cpu|E_shift_rot_cnt [3] & ( (!\u1|cpu|cpu|E_shift_rot_cnt [0] & (!\u1|cpu|cpu|E_shift_rot_cnt [1] & !\u1|cpu|cpu|E_shift_rot_cnt [2])) ) )

	.dataa(!\u1|cpu|cpu|E_shift_rot_cnt [0]),
	.datab(!\u1|cpu|cpu|E_shift_rot_cnt [1]),
	.datac(!\u1|cpu|cpu|E_shift_rot_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_shift_rot_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_stall~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_stall~0 .lut_mask = 64'h8080808000000000;
defparam \u1|cpu|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \u1|cpu|cpu|Add3~0 (
// Equation(s):
// \u1|cpu|cpu|Add3~0_combout  = ( \u1|cpu|cpu|E_stall~0_combout  & ( !\u1|cpu|cpu|E_shift_rot_cnt [4] ) ) # ( !\u1|cpu|cpu|E_stall~0_combout  & ( \u1|cpu|cpu|E_shift_rot_cnt [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_stall~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|Add3~0 .extended_lut = "off";
defparam \u1|cpu|cpu|Add3~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u1|cpu|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \u1|cpu|cpu|E_shift_rot_cnt[4] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|Add3~0_combout ),
	.asdata(\u1|cpu|cpu|E_src2[4]~DUPLICATE_q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|E_stall~1 (
// Equation(s):
// \u1|cpu|cpu|E_stall~1_combout  = (\u1|cpu|cpu|R_ctrl_shift_rot~q  & ((!\u1|cpu|cpu|E_stall~0_combout ) # ((\u1|cpu|cpu|E_shift_rot_cnt [4]) # (\u1|cpu|cpu|E_new_inst~q ))))

	.dataa(!\u1|cpu|cpu|E_stall~0_combout ),
	.datab(!\u1|cpu|cpu|E_new_inst~q ),
	.datac(!\u1|cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(!\u1|cpu|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_stall~1 .extended_lut = "off";
defparam \u1|cpu|cpu|E_stall~1 .lut_mask = 64'h0B0F0B0F0B0F0B0F;
defparam \u1|cpu|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N38
dffeas \u1|cpu|cpu|av_ld_waiting_for_data (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \u1|cpu|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \u1|cpu|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \u1|cpu|cpu|E_ld_stall~0_combout  & ( (!\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout ) # (!\u1|cpu|cpu|av_ld_waiting_for_data~q ) ) ) # ( !\u1|cpu|cpu|E_ld_stall~0_combout  & ( 
// (!\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & \u1|cpu|cpu|av_ld_waiting_for_data~q ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|av_ld_waiting_for_data~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|E_ld_stall~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h00AA00AAFFAAFFAA;
defparam \u1|cpu|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_stall~2 (
// Equation(s):
// \u1|cpu|cpu|E_stall~2_combout  = ( \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & ( \u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & (!\u1|cpu|cpu|av_ld_aligning_data~q  & !\u1|cpu|cpu|D_ctrl_mem32~0_combout ))) 
// # (\u1|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ) ) ) ) # ( \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & ( !\u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((!\u1|cpu|cpu|D_ctrl_mem32~0_combout  & ((\u1|cpu|cpu|av_ld_aligning_data~q ) # 
// (\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout )))) # (\u1|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(!\u1|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\u1|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datad(!\u1|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datae(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_stall~2 .extended_lut = "off";
defparam \u1|cpu|cpu|E_stall~2 .lut_mask = 64'h000070FF000040FF;
defparam \u1|cpu|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \u1|cpu|cpu|W_valid~0 (
// Equation(s):
// \u1|cpu|cpu|W_valid~0_combout  = ( !\u1|cpu|cpu|E_stall~2_combout  & ( !\u1|cpu|cpu|E_ld_stall~0_combout  & ( (\u1|cpu|cpu|E_valid_from_R~q  & (!\u1|cpu|cpu|E_stall~1_combout  & !\u1|cpu|cpu|E_st_stall~combout )) ) ) )

	.dataa(!\u1|cpu|cpu|E_valid_from_R~q ),
	.datab(!\u1|cpu|cpu|E_stall~1_combout ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|E_st_stall~combout ),
	.datae(!\u1|cpu|cpu|E_stall~2_combout ),
	.dataf(!\u1|cpu|cpu|E_ld_stall~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|W_valid~0 .extended_lut = "off";
defparam \u1|cpu|cpu|W_valid~0 .lut_mask = 64'h4400000000000000;
defparam \u1|cpu|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \u1|cpu|cpu|W_valid (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_valid .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \u1|cpu|cpu|i_read_nxt~0 (
// Equation(s):
// \u1|cpu|cpu|i_read_nxt~0_combout  = ( \u1|cpu|cpu|i_read~q  & ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\u1|cpu|cpu|W_valid~q  ) ) ) # ( !\u1|cpu|cpu|i_read~q  & ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( 
// !\u1|cpu|cpu|W_valid~q  ) ) ) # ( \u1|cpu|cpu|i_read~q  & ( !\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\u1|cpu|cpu|W_valid~q  ) ) ) # ( !\u1|cpu|cpu|i_read~q  & ( !\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( 
// (!\u1|cpu|cpu|W_valid~q  & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|W_valid~q ),
	.datab(gnd),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|i_read~q ),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \u1|cpu|cpu|i_read_nxt~0 .lut_mask = 64'h0A0AAAAAAAAAAAAA;
defparam \u1|cpu|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N43
dffeas \u1|cpu|cpu|i_read (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|i_read .is_wysiwyg = "true";
defparam \u1|cpu|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \u1|cpu|cpu|F_valid~0 (
// Equation(s):
// \u1|cpu|cpu|F_valid~0_combout  = ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\u1|cpu|cpu|i_read~q  ) ) # ( !\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\u1|cpu|cpu|i_read~q  & 
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|i_read~q ),
	.datac(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_valid~0 .extended_lut = "off";
defparam \u1|cpu|cpu|F_valid~0 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \u1|cpu|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N49
dffeas \u1|cpu|cpu|D_valid (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|F_valid~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_valid .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \u1|cpu|cpu|R_valid (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|D_valid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_valid .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N56
dffeas \u1|cpu|cpu|E_new_inst (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|R_valid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_new_inst .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \u1|cpu|cpu|E_ld_stall~0 (
// Equation(s):
// \u1|cpu|cpu|E_ld_stall~0_combout  = ( \u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q  & ( \u1|cpu|cpu|E_new_inst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|E_new_inst~q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_ctrl_ld~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_ld_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_ld_stall~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_ld_stall~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \u1|cpu|cpu|E_ld_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \u1|cpu|cpu|E_valid_from_R~0 (
// Equation(s):
// \u1|cpu|cpu|E_valid_from_R~0_combout  = ( \u1|cpu|cpu|E_valid_from_R~q  & ( \u1|cpu|cpu|E_st_stall~combout  ) ) # ( !\u1|cpu|cpu|E_valid_from_R~q  & ( \u1|cpu|cpu|E_st_stall~combout  ) ) # ( \u1|cpu|cpu|E_valid_from_R~q  & ( 
// !\u1|cpu|cpu|E_st_stall~combout  & ( (((\u1|cpu|cpu|E_stall~1_combout ) # (\u1|cpu|cpu|E_stall~2_combout )) # (\u1|cpu|cpu|R_valid~q )) # (\u1|cpu|cpu|E_ld_stall~0_combout ) ) ) ) # ( !\u1|cpu|cpu|E_valid_from_R~q  & ( !\u1|cpu|cpu|E_st_stall~combout  & ( 
// (\u1|cpu|cpu|R_valid~q ) # (\u1|cpu|cpu|E_ld_stall~0_combout ) ) ) )

	.dataa(!\u1|cpu|cpu|E_ld_stall~0_combout ),
	.datab(!\u1|cpu|cpu|R_valid~q ),
	.datac(!\u1|cpu|cpu|E_stall~2_combout ),
	.datad(!\u1|cpu|cpu|E_stall~1_combout ),
	.datae(!\u1|cpu|cpu|E_valid_from_R~q ),
	.dataf(!\u1|cpu|cpu|E_st_stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \u1|cpu|cpu|E_valid_from_R~0 .lut_mask = 64'h77777FFFFFFFFFFF;
defparam \u1|cpu|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N38
dffeas \u1|cpu|cpu|E_valid_from_R (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_retaddr~3_combout  = ( \u1|cpu|cpu|D_iw [15] & ( \u1|cpu|cpu|D_iw [14] & ( (\u1|cpu|cpu|D_iw [11] & (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [13] & \u1|cpu|cpu|D_iw [16]))) ) ) ) # ( \u1|cpu|cpu|D_iw [15] & ( !\u1|cpu|cpu|D_iw [14] & 
// ( (!\u1|cpu|cpu|D_iw [12] & (\u1|cpu|cpu|D_iw [13] & \u1|cpu|cpu|D_iw [16])) ) ) ) # ( !\u1|cpu|cpu|D_iw [15] & ( !\u1|cpu|cpu|D_iw [14] & ( (\u1|cpu|cpu|D_iw [13] & (\u1|cpu|cpu|D_iw [16] & ((!\u1|cpu|cpu|D_iw [12]) # (\u1|cpu|cpu|D_iw [11])))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [11]),
	.datab(!\u1|cpu|cpu|D_iw [12]),
	.datac(!\u1|cpu|cpu|D_iw [13]),
	.datad(!\u1|cpu|cpu|D_iw [16]),
	.datae(!\u1|cpu|cpu|D_iw [15]),
	.dataf(!\u1|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_retaddr~3 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_retaddr~3 .lut_mask = 64'h000D000C00000004;
defparam \u1|cpu|cpu|D_ctrl_retaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_retaddr~1_combout  = ( \u1|cpu|cpu|D_ctrl_exception~3_combout  & ( \u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  & ( ((!\u1|cpu|cpu|D_ctrl_retaddr~0_combout ) # (\u1|cpu|cpu|Equal0~0_combout )) # (\u1|cpu|cpu|Equal0~8_combout ) ) ) ) # 
// ( !\u1|cpu|cpu|D_ctrl_exception~3_combout  & ( \u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  & ( ((!\u1|cpu|cpu|D_ctrl_retaddr~0_combout ) # ((\u1|cpu|cpu|D_ctrl_retaddr~3_combout  & \u1|cpu|cpu|Equal0~0_combout ))) # (\u1|cpu|cpu|Equal0~8_combout ) ) ) ) 
// # ( \u1|cpu|cpu|D_ctrl_exception~3_combout  & ( !\u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  ) ) # ( !\u1|cpu|cpu|D_ctrl_exception~3_combout  & ( !\u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout  ) )

	.dataa(!\u1|cpu|cpu|Equal0~8_combout ),
	.datab(!\u1|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.datac(!\u1|cpu|cpu|Equal0~0_combout ),
	.datad(!\u1|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.datae(!\u1|cpu|cpu|D_ctrl_exception~3_combout ),
	.dataf(!\u1|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_retaddr~1 .lut_mask = 64'hFFFFFFFFFF57FF5F;
defparam \u1|cpu|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N56
dffeas \u1|cpu|cpu|R_ctrl_retaddr (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \u1|cpu|cpu|R_src1~0 (
// Equation(s):
// \u1|cpu|cpu|R_src1~0_combout  = ( \u1|cpu|cpu|R_valid~q  & ( ((\u1|cpu|cpu|E_valid_from_R~q  & \u1|cpu|cpu|R_ctrl_br~q )) # (\u1|cpu|cpu|R_ctrl_retaddr~q ) ) ) # ( !\u1|cpu|cpu|R_valid~q  & ( (\u1|cpu|cpu|E_valid_from_R~q  & \u1|cpu|cpu|R_ctrl_br~q ) ) )

	.dataa(!\u1|cpu|cpu|E_valid_from_R~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|R_ctrl_retaddr~q ),
	.datad(!\u1|cpu|cpu|R_ctrl_br~q ),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1~0 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \u1|cpu|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \u1|cpu|cpu|R_src1[13]~14 (
// Equation(s):
// \u1|cpu|cpu|R_src1[13]~14_combout  = ( \u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\u1|cpu|cpu|R_src1~0_combout  & ((!\u1|cpu|cpu|R_src1~1_combout ) # ((\u1|cpu|cpu|D_iw [17])))) # (\u1|cpu|cpu|R_src1~0_combout  
// & (((\u1|cpu|cpu|Add0~49_sumout )))) ) ) # ( !\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\u1|cpu|cpu|R_src1~0_combout  & (\u1|cpu|cpu|R_src1~1_combout  & ((\u1|cpu|cpu|D_iw [17])))) # 
// (\u1|cpu|cpu|R_src1~0_combout  & (((\u1|cpu|cpu|Add0~49_sumout )))) ) )

	.dataa(!\u1|cpu|cpu|R_src1~0_combout ),
	.datab(!\u1|cpu|cpu|R_src1~1_combout ),
	.datac(!\u1|cpu|cpu|Add0~49_sumout ),
	.datad(!\u1|cpu|cpu|D_iw [17]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|system_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|R_src1[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|R_src1[13]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|R_src1[13]~14 .lut_mask = 64'h052705278DAF8DAF;
defparam \u1|cpu|cpu|R_src1[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \u1|cpu|cpu|E_src1[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|R_src1[13]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \u1|cpu|cpu|E_logic_result[13]~12 (
// Equation(s):
// \u1|cpu|cpu|E_logic_result[13]~12_combout  = ( \u1|cpu|cpu|R_logic_op [0] & ( (!\u1|cpu|cpu|E_src1 [13] & (\u1|cpu|cpu|E_src2 [13] & \u1|cpu|cpu|R_logic_op [1])) # (\u1|cpu|cpu|E_src1 [13] & (!\u1|cpu|cpu|E_src2 [13] $ (!\u1|cpu|cpu|R_logic_op [1]))) ) ) 
// # ( !\u1|cpu|cpu|R_logic_op [0] & ( !\u1|cpu|cpu|R_logic_op [1] $ (((\u1|cpu|cpu|E_src2 [13]) # (\u1|cpu|cpu|E_src1 [13]))) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|E_src1 [13]),
	.datac(!\u1|cpu|cpu|E_src2 [13]),
	.datad(!\u1|cpu|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_logic_result[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_logic_result[13]~12 .extended_lut = "off";
defparam \u1|cpu|cpu|E_logic_result[13]~12 .lut_mask = 64'hC03FC03F033C033C;
defparam \u1|cpu|cpu|E_logic_result[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N22
dffeas \u1|cpu|cpu|E_shift_rot_result[13]~DUPLICATE (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_shift_rot_result_nxt[13]~12_combout ),
	.asdata(\u1|cpu|cpu|E_src1 [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|E_shift_rot_result[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|cpu|cpu|E_shift_rot_result[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \u1|cpu|cpu|E_alu_result[13]~13 (
// Equation(s):
// \u1|cpu|cpu|E_alu_result[13]~13_combout  = ( \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \u1|cpu|cpu|Add2~49_sumout  & ( \u1|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q  ) ) ) # ( !\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \u1|cpu|cpu|Add2~49_sumout  
// & ( (!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) # (\u1|cpu|cpu|E_logic_result[13]~12_combout ) ) ) ) # ( \u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\u1|cpu|cpu|Add2~49_sumout  & ( \u1|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q  ) ) ) # ( 
// !\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\u1|cpu|cpu|Add2~49_sumout  & ( (\u1|cpu|cpu|E_logic_result[13]~12_combout  & \u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ) ) ) )

	.dataa(!\u1|cpu|cpu|E_logic_result[13]~12_combout ),
	.datab(!\u1|cpu|cpu|R_ctrl_logic~DUPLICATE_q ),
	.datac(!\u1|cpu|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\u1|cpu|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|E_alu_result[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|E_alu_result[13]~13 .extended_lut = "off";
defparam \u1|cpu|cpu|E_alu_result[13]~13 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \u1|cpu|cpu|E_alu_result[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N46
dffeas \u1|cpu|cpu|W_alu_result[13] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \u1|cpu|cpu|W_alu_result[22] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|E_alu_result[22]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\u1|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~0_combout  = ( !\u1|cpu|cpu|W_alu_result [22] & ( !\u1|cpu|cpu|W_alu_result [21] & ( !\u1|cpu|cpu|W_alu_result [13] ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|W_alu_result [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u1|cpu|cpu|W_alu_result [22]),
	.dataf(!\u1|cpu|cpu|W_alu_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal1~0 .lut_mask = 64'hCCCC000000000000;
defparam \u1|mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal3~0_combout  = ( \u1|cpu|cpu|W_alu_result [5] & ( (!\u1|cpu|cpu|W_alu_result [3] & !\u1|cpu|cpu|W_alu_result [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|W_alu_result [3]),
	.datad(!\u1|cpu|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal3~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal3~0 .lut_mask = 64'h00000000F000F000;
defparam \u1|mm_interconnect_0|router|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \u1|mm_interconnect_0|router|Equal3~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal3~1_combout  = ( \u1|mm_interconnect_0|router|Equal1~1_combout  & ( \u1|mm_interconnect_0|router|Equal1~2_combout  & ( (\u1|mm_interconnect_0|router|Equal1~0_combout  & (\u1|mm_interconnect_0|router|Equal2~0_combout  & 
// (\u1|cpu|cpu|W_alu_result [12] & \u1|mm_interconnect_0|router|Equal3~0_combout ))) ) ) )

	.dataa(!\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\u1|cpu|cpu|W_alu_result [12]),
	.datad(!\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datae(!\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.dataf(!\u1|mm_interconnect_0|router|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal3~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|router|Equal3~1 .lut_mask = 64'h0000000000000001;
defparam \u1|mm_interconnect_0|router|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  = ( !\u1|mm_interconnect_0|router|Equal1~4_combout  & ( (!\u1|mm_interconnect_0|router|Equal3~1_combout  & (!\u1|mm_interconnect_0|router|Equal2~1_combout  & 
// \u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(!\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\u1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|router|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 64'h00C000C000000000;
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout  = ( \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & 
// (\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) # (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout )))) ) ) # ( !\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( 
// (\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout  & (\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout  & \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout )) ) )

	.dataa(!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datab(!\u1|mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datac(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout ),
	.datad(!\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0003000300070007;
defparam \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg[0] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = ( \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85]~q  & ( (\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67]~q ) ) )

	.dataa(gnd),
	.datab(!\u1|mm_interconnect_0|memory_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][85]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .extended_lut = "off";
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 64'h0000000000330033;
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N45
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[16]~14 (
// Equation(s):
// \u1|cpu|cpu|F_iw[16]~14_combout  = ( \u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] ) )

	.dataa(!\u1|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[16]~14 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[16]~14 .lut_mask = 64'h0000000055555555;
defparam \u1|cpu|cpu|F_iw[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \u1|cpu|cpu|F_iw[16]~3 (
// Equation(s):
// \u1|cpu|cpu|F_iw[16]~3_combout  = ( \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( \u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # 
// (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|memory|the_altsyncram|auto_generated|ram_block1a48~portadataout )) # (\u1|cpu|cpu|F_iw[16]~14_combout )) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( ((!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|cpu|cpu|F_iw[16]~14_combout )) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( 
// \u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \u1|memory|the_altsyncram|auto_generated|ram_block1a48~portadataout )) # (\u1|cpu|cpu|F_iw[16]~14_combout )) ) ) ) # ( !\u1|memory|the_altsyncram|auto_generated|address_reg_a [0] & ( !\u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout  & 
// ( (!\u1|cpu|cpu|D_iw[18]~0_combout ) # (\u1|cpu|cpu|F_iw[16]~14_combout ) ) ) )

	.dataa(!\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\u1|memory|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datac(!\u1|cpu|cpu|D_iw[18]~0_combout ),
	.datad(!\u1|cpu|cpu|F_iw[16]~14_combout ),
	.datae(!\u1|memory|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\u1|memory|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|F_iw[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|F_iw[16]~3 .extended_lut = "off";
defparam \u1|cpu|cpu|F_iw[16]~3 .lut_mask = 64'hF0FFF1FFF5FFF1FF;
defparam \u1|cpu|cpu|F_iw[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \u1|cpu|cpu|D_iw[16] (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|F_iw[16]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \u1|cpu|cpu|D_ctrl_break~0 (
// Equation(s):
// \u1|cpu|cpu|D_ctrl_break~0_combout  = ( \u1|cpu|cpu|Equal0~0_combout  & ( \u1|cpu|cpu|D_iw [15] & ( (\u1|cpu|cpu|D_iw [16] & (\u1|cpu|cpu|D_iw [13] & (!\u1|cpu|cpu|D_iw [12] & !\u1|cpu|cpu|D_iw [14]))) ) ) )

	.dataa(!\u1|cpu|cpu|D_iw [16]),
	.datab(!\u1|cpu|cpu|D_iw [13]),
	.datac(!\u1|cpu|cpu|D_iw [12]),
	.datad(!\u1|cpu|cpu|D_iw [14]),
	.datae(!\u1|cpu|cpu|Equal0~0_combout ),
	.dataf(!\u1|cpu|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|D_ctrl_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|D_ctrl_break~0 .extended_lut = "off";
defparam \u1|cpu|cpu|D_ctrl_break~0 .lut_mask = 64'h0000000000001000;
defparam \u1|cpu|cpu|D_ctrl_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N10
dffeas \u1|cpu|cpu|R_ctrl_break (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|cpu|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \u1|cpu|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N57
cyclonev_lcell_comb \u1|cpu|cpu|hbreak_enabled~0 (
// Equation(s):
// \u1|cpu|cpu|hbreak_enabled~0_combout  = ( \u1|cpu|cpu|D_op_bret~combout  & ( \u1|cpu|cpu|R_ctrl_break~q  ) ) # ( !\u1|cpu|cpu|D_op_bret~combout  & ( (\u1|cpu|cpu|hbreak_enabled~q ) # (\u1|cpu|cpu|R_ctrl_break~q ) ) )

	.dataa(!\u1|cpu|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|hbreak_enabled~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|D_op_bret~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|hbreak_enabled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|hbreak_enabled~0 .extended_lut = "off";
defparam \u1|cpu|cpu|hbreak_enabled~0 .lut_mask = 64'h5F5F5F5F55555555;
defparam \u1|cpu|cpu|hbreak_enabled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N40
dffeas \u1|cpu|cpu|hbreak_enabled (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|hbreak_enabled~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \u1|cpu|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N57
cyclonev_lcell_comb \u1|mm_interconnect_0|cmd_mux_001|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout  = ( \u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u1|cpu|cpu|hbreak_enabled~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|cpu|cpu|hbreak_enabled~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~1 .extended_lut = "off";
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N58
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout  = (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess~q  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|debugaccess~q ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|write~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 64'h1111111111111111;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0] & ( 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout  & \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 64'h0303030300000000;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout  = ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25] & ( 
// (!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & ((\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ))) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0] & ( 
// \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q  & 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) ) # ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25] & ( (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q ) # 
// (\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ) ) ) ) # ( !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0] & ( 
// !\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25] & ( \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q  ) ) )

	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.datac(gnd),
	.datad(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datae(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|writedata [0]),
	.dataf(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~0 .extended_lut = "off";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 64'h3333777733007700;
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N19
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready (
	.clk(\CLK_25~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N23
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N40
dffeas \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|ir_out [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h5355535553335333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0000000008080808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F110F110F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000555500005555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .extended_lut = "off";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N28
dffeas \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\u1|cpu|cpu|the_system_cpu_cpu_nios2_oci|the_system_cpu_cpu_debug_slave_wrapper|the_system_cpu_cpu_debug_slave_tck|sr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|jtag_uart|system_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h0202020257575757;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h4444444488888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .lut_mask = 64'h0202020202FF02FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h0C0C0C0C48484848;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h3313000033360000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'hAA8A0000AAAA0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h0F0700001E1E0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'hC00FC00F03030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0055005500550055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 64'h00000C0C8C000C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .lut_mask = 64'h111F111F11FF11FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0E0E000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hCF03CF0303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h0500FFFF8D00FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h050005008D000500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h400040004F004F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h0008020A00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h8CCC8CCC8CCC8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00F500F500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0888088888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0055005500550055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1 .lut_mask = 64'h000F000F555F555F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hCFCFCFCF3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'h9F9F9F9F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h8F7F8F7F0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h807FFFFF00FFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .lut_mask = 64'h0000000000000011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0002000200000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h62626262C4CCC4CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hD8A0D8A0A2AAA2AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h18A818A870007000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hB0444804B0444804;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0000505000005050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0033003300370037;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hFFFF1030FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \KEY~input (
	.i(KEY),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY~input_o ));
// synopsys translate_off
defparam \KEY~input .bus_hold = "false";
defparam \KEY~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
