$date
	Tue Aug 19 14:37:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb3 $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 % carryout $end
$var reg 1 & m $end
$var reg 1 ' x0 $end
$var reg 1 ( x1 $end
$var reg 1 ) x2 $end
$var reg 1 * x3 $end
$var reg 1 + y0 $end
$var reg 1 , y1 $end
$var reg 1 - y2 $end
$var reg 1 . y3 $end
$scope module dut $end
$var wire 1 & m $end
$var wire 1 ' x0 $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 * x3 $end
$var wire 1 + y0 $end
$var wire 1 / y0m $end
$var wire 1 , y1 $end
$var wire 1 0 y1m $end
$var wire 1 - y2 $end
$var wire 1 1 y2m $end
$var wire 1 . y3 $end
$var wire 1 2 y3m $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 % carryout $end
$var wire 1 3 c3 $end
$var wire 1 4 c2 $end
$var wire 1 5 c1 $end
$scope module f0 $end
$var wire 1 & Cin $end
$var wire 1 5 Cout $end
$var wire 1 $ s $end
$var wire 1 ' x $end
$var wire 1 / y $end
$upscope $end
$scope module f1 $end
$var wire 1 5 Cin $end
$var wire 1 4 Cout $end
$var wire 1 # s $end
$var wire 1 ( x $end
$var wire 1 0 y $end
$upscope $end
$scope module f2 $end
$var wire 1 4 Cin $end
$var wire 1 3 Cout $end
$var wire 1 " s $end
$var wire 1 ) x $end
$var wire 1 1 y $end
$upscope $end
$scope module f3 $end
$var wire 1 3 Cin $end
$var wire 1 % Cout $end
$var wire 1 ! s $end
$var wire 1 * x $end
$var wire 1 2 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
15
14
13
02
01
10
1/
0.
0-
1,
1+
0*
1)
0(
1'
0&
0%
0$
0#
0"
1!
$end
#10
1#
04
0"
0!
1%
0/
00
11
12
0$
1&
#20
1%
0!
13
14
0"
15
0#
1/
01
02
0$
0,
1(
1*
0&
#30
