
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014283                       # Number of seconds simulated (Second)
simTicks                                  14282589678                       # Number of ticks simulated (Tick)
finalTick                                 14282589678                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    396.83                       # Real time elapsed on the host (Second)
hostTickRate                                 35991273                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     701868                       # Number of bytes of host memory used (Byte)
simInsts                                    179396371                       # Number of instructions simulated (Count)
simOps                                      179461544                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   452068                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     452232                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        37981886                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       91298005                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                  192378                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      90548056                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 22549                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             2597080                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          1931706                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              14077                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           37842834                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.392740                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.035341                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  9009961     23.81%     23.81% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4971219     13.14%     36.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  7581650     20.03%     56.98% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  5408741     14.29%     71.27% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6053655     16.00%     87.27% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1613252      4.26%     91.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1553657      4.11%     95.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   621100      1.64%     97.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1029599      2.72%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             37842834                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  16044      0.12%      0.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                   937      0.01%      0.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                    413      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                  263      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                  203      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                   92      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult            10796878     83.83%     83.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc            10977      0.09%     84.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv              1126212      8.74%     92.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc              556798      4.32%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                  29      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                135159      1.05%     98.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                76866      0.60%     98.76% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           127447      0.99%     99.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           31726      0.25%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       110101      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     24757138     27.34%     27.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult        12460      0.01%     27.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1762      0.00%     27.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     21258979     23.48%     50.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp       241528      0.27%     51.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt       504079      0.56%     51.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult     23616215     26.08%     77.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc        83118      0.09%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv       723692      0.80%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc       465231      0.51%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt         5895      0.01%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2331617      2.58%     81.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       742215      0.82%     82.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     13215088     14.59%     97.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2478938      2.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      90548056                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.383980                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           12880044                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.142245                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                94001615                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               29865102                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27704328                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                137839924                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                64231234                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        62352865                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   28074611                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    75243388                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         90301516                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     15413059                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   246540                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          18654501                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       8651073                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     3241442                       # Number of stores executed (Count)
system.cpu0.numRate                          2.377489                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1952                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         139052                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                     2025369                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                   88859589                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     88893302                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.427437                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.427437                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              2.339525                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         2.339525                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  48598350                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 18810239                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   95371004                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  59596094                       # Number of floating regfile writes (Count)
system.cpu0.miscRegfileReads                155062932                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                46759384                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      15602160                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      3340445                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      1197955                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       529615                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                9365376                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          8684782                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect           187793                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             5967338                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                5955697                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998049                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 247386                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                12                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          21948                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             19215                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            2733                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1267                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        2596198                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls         178301                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           176733                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     37407574                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.376345                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.893140                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       14037091     37.52%     37.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        7048263     18.84%     56.37% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        4516869     12.07%     68.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1930839      5.16%     73.60% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        2018159      5.40%     79.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         590197      1.58%     80.58% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         895383      2.39%     82.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         343319      0.92%     83.89% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        6027454     16.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     37407574                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            88859589                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              88893302                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   18092680                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     14948523                       # Number of loads committed (Count)
system.cpu0.commit.amos                         35948                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      66131                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   8430509                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  62103508                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   42627702                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               182054                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       107694      0.12%      0.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     23922655     26.91%     27.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult         9708      0.01%     27.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1181      0.00%     27.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     21233681     23.89%     50.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp       207716      0.23%     51.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt       478860      0.54%     51.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult     23590711     26.54%     78.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc        74672      0.08%     78.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv       723219      0.81%     79.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc       444916      0.50%     79.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt         5609      0.01%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2088152      2.35%     82.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       660404      0.74%     82.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     12896319     14.51%     97.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2447805      2.75%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     88893302                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      6027454                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     17815203                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         17815203                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     17815203                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        17815203                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       452265                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         452265                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       452265                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        452265                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data   9183592219                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   9183592219                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data   9183592219                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   9183592219                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     18267468                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     18267468                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     18267468                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     18267468                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.024758                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.024758                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.024758                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.024758                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 20305.776965                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 20305.776965                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 20305.776965                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 20305.776965                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs       480957                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          169                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        21492                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     22.378420                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          169                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       104616                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           104616                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       294961                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       294961                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       294961                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       294961                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       157304                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       157304                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       157304                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       157304                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   2745308437                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   2745308437                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   2745308437                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   2745308437                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.008611                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.008611                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.008611                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.008611                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 17452.248112                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 17452.248112                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 17452.248112                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 17452.248112                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                139105                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data        32005                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total        32005                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data         6807                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total         6807                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data    173881491                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total    173881491                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data        38812                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total        38812                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.175384                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.175384                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 25544.511679                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 25544.511679                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data         4060                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total         4060                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data         2747                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total         2747                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data     73617684                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total     73617684                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.070777                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.070777                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 26799.302512                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 26799.302512                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     14901340                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       14901340                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       290172                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       290172                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   3945757851                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   3945757851                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     15191512                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     15191512                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.019101                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.019101                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 13597.996537                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 13597.996537                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       172013                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       172013                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       118159                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       118159                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   1396090269                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   1396090269                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.007778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.007778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 11815.352779                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 11815.352779                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.missLatency::cpu0.data      2488647                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.missLatency::total      2488647                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::cpu0.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::cpu0.data      2447235                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::total      2447235                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data        26454                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total        26454                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data         4786                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total         4786                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data    122154333                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total    122154333                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data        31240                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total        31240                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.153201                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.153201                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data 25523.262223                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 25523.262223                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data         4786                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total         4786                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data    118778541                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total    118778541                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.153201                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.153201                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 24817.914960                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 24817.914960                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data        33297                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total          33297                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data         2651                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total         2651                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data     74778642                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total     74778642                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data        35948                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total        35948                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.073745                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.073745                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data 28207.711052                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 28207.711052                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::cpu0.data            7                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total            7                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data         2644                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total         2644                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data     72885828                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total     72885828                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.073551                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.073551                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data 27566.500756                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 27566.500756                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2913863                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2913863                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       162093                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       162093                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   5237834368                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   5237834368                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      3075956                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      3075956                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.052697                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.052697                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 32313.760421                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 32313.760421                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data       122948                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total       122948                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        39145                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        39145                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   1349218168                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   1349218168                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.012726                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.012726                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 34467.190395                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 34467.190395                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1014.009109                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            18098215                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            151974                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            119.087574                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             288099                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1014.009109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.990243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.990243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          363                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          635                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         147139718                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        147139718                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 5953680                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             16567982                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 11456982                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3676917                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                187273                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5704419                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                11181                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              93351828                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                28163                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           8359190                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      97116607                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    9365376                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           6222298                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     29285251                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 396666                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  8225646                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                46098                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          37842834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.567544                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.216280                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                18931493     50.03%     50.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2390983      6.32%     56.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2551105      6.74%     63.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1938575      5.12%     68.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1102986      2.91%     71.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 2006364      5.30%     76.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  761090      2.01%     78.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  437972      1.16%     79.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 7722266     20.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            37842834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.246575                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       2.556919                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      8223786                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          8223786                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      8223786                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         8223786                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1860                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1860                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1860                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1860                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    128945900                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    128945900                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    128945900                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    128945900                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      8225646                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      8225646                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      8225646                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      8225646                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000226                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000226                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000226                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000226                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 69325.752688                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 69325.752688                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 69325.752688                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 69325.752688                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1001                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     62.562500                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          872                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              872                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          475                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          475                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          475                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          475                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1385                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1385                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1385                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1385                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     99279557                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     99279557                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     99279557                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     99279557                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000168                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000168                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000168                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000168                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 71681.990614                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 71681.990614                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 71681.990614                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 71681.990614                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   872                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      8223786                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        8223786                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1860                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1860                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    128945900                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    128945900                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      8225646                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      8225646                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000226                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000226                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 69325.752688                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 69325.752688                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          475                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          475                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1385                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1385                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     99279557                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     99279557                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000168                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000168                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 71681.990614                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 71681.990614                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          503.549378                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             8225170                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1384                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           5943.041908                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              94248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   503.549378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.983495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.983495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          391                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           79                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          65806552                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         65806552                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   187273                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    712793                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  306038                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              91490383                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts              367390                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                15602160                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                3340445                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts               124112                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    52438                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  243055                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          9223                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        140392                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        43118                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              183510                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                90112386                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               90057193                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 68349163                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 93965250                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.371056                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.727388                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.demandHits::cpu0.inst              173                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::cpu0.data           117105                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::total               117278                       # number of demand (read+write) hits (Count)
system.cpu0.l2.overallHits::cpu0.inst             173                       # number of overall hits (Count)
system.cpu0.l2.overallHits::cpu0.data          117105                       # number of overall hits (Count)
system.cpu0.l2.overallHits::total              117278                       # number of overall hits (Count)
system.cpu0.l2.demandMisses::cpu0.inst           1212                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::cpu0.data          34046                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::total              35258                       # number of demand (read+write) misses (Count)
system.cpu0.l2.overallMisses::cpu0.inst          1212                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::cpu0.data         34046                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::total             35258                       # number of overall misses (Count)
system.cpu0.l2.demandMissLatency::cpu0.inst     96464970                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::cpu0.data   1473253346                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::total    1569718316                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.inst     96464970                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.data   1473253346                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::total   1569718316                       # number of overall miss ticks (Tick)
system.cpu0.l2.demandAccesses::cpu0.inst         1385                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::cpu0.data       151151                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::total           152536                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.inst         1385                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.data       151151                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::total          152536                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.demandMissRate::cpu0.inst     0.875090                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::cpu0.data     0.225245                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::total         0.231145                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.inst     0.875090                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.data     0.225245                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::total        0.231145                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.demandAvgMissLatency::cpu0.inst 79591.559406                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::cpu0.data 43272.435705                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::total 44520.912020                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.inst 79591.559406                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.data 43272.435705                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::total 44520.912020                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu0.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.demandMshrMisses::cpu0.inst         1212                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::cpu0.data        34046                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::total          35258                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.inst         1212                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.data        34046                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::total         35258                       # number of overall MSHR misses (Count)
system.cpu0.l2.demandMshrMissLatency::cpu0.inst     87818430                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::cpu0.data   1229622266                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::total   1317440696                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.inst     87818430                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.data   1229622266                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::total   1317440696                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissRate::cpu0.inst     0.875090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::cpu0.data     0.225245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::total     0.231145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.inst     0.875090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.data     0.225245                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::total     0.231145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.inst 72457.450495                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.data 36116.497268                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::total 37365.723978                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.inst 72457.450495                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.data 36116.497268                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::total 37365.723978                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.replacements                         0                       # number of replacements (Count)
system.cpu0.l2.InvalidateReq.hits::cpu0.data          184                       # number of InvalidateReq hits (Count)
system.cpu0.l2.InvalidateReq.hits::total          184                       # number of InvalidateReq hits (Count)
system.cpu0.l2.InvalidateReq.misses::cpu0.data          508                       # number of InvalidateReq misses (Count)
system.cpu0.l2.InvalidateReq.misses::total          508                       # number of InvalidateReq misses (Count)
system.cpu0.l2.InvalidateReq.missLatency::cpu0.data      1556163                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2.InvalidateReq.missLatency::total      1556163                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2.InvalidateReq.accesses::cpu0.data          692                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2.InvalidateReq.accesses::total          692                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2.InvalidateReq.missRate::cpu0.data     0.734104                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.missRate::total     0.734104                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.avgMissLatency::cpu0.data  3063.312992                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2.InvalidateReq.avgMissLatency::total  3063.312992                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2.InvalidateReq.mshrMisses::cpu0.data          508                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2.InvalidateReq.mshrMisses::total          508                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2.InvalidateReq.mshrMissLatency::cpu0.data     16091061                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2.InvalidateReq.mshrMissLatency::total     16091061                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2.InvalidateReq.mshrMissRate::cpu0.data     0.734104                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.mshrMissRate::total     0.734104                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.avgMshrMissLatency::cpu0.data 31675.316929                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2.InvalidateReq.avgMshrMissLatency::total 31675.316929                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.hits::cpu0.inst          173                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.hits::total           173                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.misses::cpu0.inst         1212                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.misses::total         1212                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.missLatency::cpu0.inst     96464970                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.missLatency::total     96464970                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.accesses::cpu0.inst         1385                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.accesses::total         1385                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.missRate::cpu0.inst     0.875090                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.missRate::total     0.875090                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMissLatency::cpu0.inst 79591.559406                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMissLatency::total 79591.559406                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.mshrMisses::cpu0.inst         1212                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMisses::total         1212                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::cpu0.inst     87818430                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::total     87818430                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.875090                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.mshrMissRate::total     0.875090                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 72457.450495                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::total 72457.450495                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.hits::cpu0.data        16444                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.hits::total            16444                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.misses::cpu0.data        13986                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.misses::total          13986                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.missLatency::cpu0.data    906398719                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.missLatency::total    906398719                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.accesses::cpu0.data        30430                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.accesses::total        30430                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.missRate::cpu0.data     0.459612                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.missRate::total     0.459612                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMissLatency::cpu0.data 64807.573216                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMissLatency::total 64807.573216                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.mshrMisses::cpu0.data        13986                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMisses::total        13986                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMissLatency::cpu0.data    805996039                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissLatency::total    805996039                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissRate::cpu0.data     0.459612                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.mshrMissRate::total     0.459612                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMshrMissLatency::cpu0.data 57628.774417                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMshrMissLatency::total 57628.774417                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.hits::cpu0.data       100661                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.hits::total       100661                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.misses::cpu0.data        20060                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.misses::total        20060                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.missLatency::cpu0.data    566854627                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.missLatency::total    566854627                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.accesses::cpu0.data       120721                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.accesses::total       120721                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.missRate::cpu0.data     0.166168                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.missRate::total     0.166168                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMissLatency::cpu0.data 28257.957478                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMissLatency::total 28257.957478                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.mshrMisses::cpu0.data        20060                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMisses::total        20060                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::cpu0.data    423626227                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::total    423626227                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.166168                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.mshrMissRate::total     0.166168                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 21117.957478                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::total 21117.957478                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeFailReq.misses::cpu0.data            4                       # number of SCUpgradeFailReq misses (Count)
system.cpu0.l2.SCUpgradeFailReq.misses::total            4                       # number of SCUpgradeFailReq misses (Count)
system.cpu0.l2.SCUpgradeFailReq.missLatency::cpu0.data      2385117                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeFailReq.missLatency::total      2385117                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeFailReq.accesses::cpu0.data            4                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
system.cpu0.l2.SCUpgradeFailReq.accesses::total            4                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
system.cpu0.l2.SCUpgradeFailReq.missRate::cpu0.data            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu0.l2.SCUpgradeFailReq.missRate::total            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu0.l2.SCUpgradeFailReq.avgMissLatency::cpu0.data 596279.250000                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeFailReq.avgMissLatency::total 596279.250000                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeFailReq.mshrMisses::cpu0.data            4                       # number of SCUpgradeFailReq MSHR misses (Count)
system.cpu0.l2.SCUpgradeFailReq.mshrMisses::total            4                       # number of SCUpgradeFailReq MSHR misses (Count)
system.cpu0.l2.SCUpgradeFailReq.mshrMissLatency::cpu0.data      1970997                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeFailReq.mshrMissLatency::total      1970997                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeFailReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu0.l2.SCUpgradeFailReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu0.l2.SCUpgradeFailReq.avgMshrMissLatency::cpu0.data 492749.250000                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeFailReq.avgMshrMissLatency::total 492749.250000                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.misses::cpu0.data         4782                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2.SCUpgradeReq.misses::total         4782                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2.SCUpgradeReq.missLatency::cpu0.data    113714853                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.missLatency::total    113714853                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.accesses::cpu0.data         4782                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.SCUpgradeReq.accesses::total         4782                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.SCUpgradeReq.missRate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.avgMissLatency::cpu0.data 23779.768507                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.avgMissLatency::total 23779.768507                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.mshrMisses::cpu0.data         4782                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2.SCUpgradeReq.mshrMisses::total         4782                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2.SCUpgradeReq.mshrMissLatency::cpu0.data     79956933                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.mshrMissLatency::total     79956933                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.avgMshrMissLatency::cpu0.data 16720.395859                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.avgMshrMissLatency::total 16720.395859                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.misses::cpu0.data        11039                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.misses::total         11039                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.missLatency::cpu0.data    314827566                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.missLatency::total    314827566                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.accesses::cpu0.data        11039                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.accesses::total        11039                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.missRate::cpu0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMissLatency::cpu0.data 28519.572969                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMissLatency::total 28519.572969                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.mshrMisses::cpu0.data        11039                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMisses::total        11039                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMissLatency::cpu0.data    236551746                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissLatency::total    236551746                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::cpu0.data 21428.729595                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::total 21428.729595                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.WritebackClean.hits::writebacks          871                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.hits::total          871                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.accesses::writebacks          871                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackClean.accesses::total          871                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.hits::writebacks       104615                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.hits::total       104615                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.accesses::writebacks       104615                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.accesses::total       104615                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.tags.tagsInUse            10041.521692                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2.tags.totalRefs                  308689                       # Total number of references to valid blocks. (Count)
system.cpu0.l2.tags.sampledRefs                 33267                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2.tags.avgRefs                  9.279135                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2.tags.warmupTick                  86751                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2.tags.occupancies::writebacks   351.711603                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.inst   829.378557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.data  8860.431532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.avgOccs::writebacks      0.010733                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.inst       0.025311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.data       0.270399                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::total           0.306443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.occupanciesTaskId::1024        10747                       # Occupied blocks per task id (Count)
system.cpu0.l2.tags.ageTaskId_1024::0              34                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::1             440                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::2             131                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::3             676                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::4            9466                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ratioOccsTaskId::1024     0.327972                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2.tags.tagAccesses               4977715                       # Number of tag accesses (Count)
system.cpu0.l2.tags.dataAccesses              4977715                       # Number of data accesses (Count)
system.cpu0.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     124319                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 653637                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 669                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               9223                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                196288                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 19714                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          14948523                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             4.252957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            7.793102                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              14659547     98.07%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               25281      0.17%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              168894      1.13%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               30632      0.20%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                4211      0.03%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                4649      0.03%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               13483      0.09%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               25204      0.17%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                4111      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                2529      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               203      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               147      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                77      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               200      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                59      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                56      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                70      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                80      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               175      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               228      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              1370      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               304      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              4243      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              1591      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               273      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                41      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               450      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                68      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                40      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows             293      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            14948523                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions           1782                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples          891                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 811868.484848                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 9180563.295909                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10          891    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value         5712                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    219666384                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total          891                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  13559214858                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    723374820                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                187273                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 7475066                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                2938346                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles       3999789                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 13563461                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              9678899                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              92508495                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                52693                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               8008749                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                633262                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                564705                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           80478248                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  148057177                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                50031711                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 97346300                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             77517282                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2960966                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                  86740                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing              87513                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 20112693                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       122846337                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      183416249                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                88859589                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  88893302                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.tol2bus.transDist::ReadResp        134682                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackDirty       104615                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackClean          872                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::CleanEvict        34489                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeReq        25512                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::SCUpgradeReq         9470                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeResp        21465                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::SCUpgradeFailReq           47                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeFailResp          101                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExReq        33457                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExResp        32583                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadCleanReq         1385                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadSharedReq       141550                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::InvalidateReq          758                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::InvalidateResp          692                       # Transaction distribution (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port         3641                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port       494911                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount::total            498552                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port       144384                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port     17318208                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize::total           17462592                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.snoops                      63597                       # Total snoops (Count)
system.cpu0.tol2bus.snoopTraffic               940608                       # Total snoop traffic (Byte)
system.cpu0.tol2bus.snoopFanout::samples       212179                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::mean        0.116633                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::stdev       0.320983                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::0             187432     88.34%     88.34% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::1              24747     11.66%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::total         212179                       # Request fanout histogram (Count)
system.cpu0.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.tol2bus.reqLayer0.occupancy     185894543                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer0.occupancy      1482620                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer1.occupancy    167874966                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoopLayer0.occupancy     18042817                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoop_filter.totRequests       309029                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleRequests       157485                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.totSnoops        24745                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleSnoops        24745                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                 2406                       # Number of system calls (Count)
system.cpu1.numCycles                        37853806                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       93295624                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                  178878                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      92383146                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                 22995                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             2906260                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          2193778                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              11950                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           37806344                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.443588                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.022761                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  8359753     22.11%     22.11% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  5055607     13.37%     35.48% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  7784453     20.59%     56.07% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  5537650     14.65%     70.72% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  6171710     16.32%     87.05% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1643932      4.35%     91.39% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1574546      4.16%     95.56% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   637637      1.69%     97.25% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1041056      2.75%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             37806344                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   8850      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                    18      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 1209      0.01%      0.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                 1413      0.01%      0.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                   60      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult            11172199     83.61%     83.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc             3790      0.03%     83.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv              1215841      9.10%     92.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc              597262      4.47%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                  17      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     97.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                137277      1.03%     98.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                76154      0.57%     98.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           119428      0.89%     99.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           29465      0.22%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       105564      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     24873920     26.92%     27.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult        10545      0.01%     27.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1051      0.00%     27.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     21839265     23.64%     50.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp       301334      0.33%     51.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt       469678      0.51%     51.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult     24304601     26.31%     77.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc        30530      0.03%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv       748492      0.81%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc       502792      0.54%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt         4161      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2392454      2.59%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       723536      0.78%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     13566335     14.68%     97.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2508888      2.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      92383146                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.440525                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                           13362983                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.144647                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                94260462                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               30301886                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27823711                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                141698152                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                66082929                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        64017108                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   28223805                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    77416760                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         92117560                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     15821173                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   265586                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          19068953                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       8788126                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     3247780                       # Number of stores executed (Count)
system.cpu1.numRate                          2.433509                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           1374                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          47462                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     2011209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   90536782                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     90568242                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.418104                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.418104                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              2.391748                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         2.391748                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  49139119                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 18860348                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   98008758                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  61181585                       # Number of floating regfile writes (Count)
system.cpu1.miscRegfileReads                159283403                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                48048551                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      16038330                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      3346523                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      1200988                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       551774                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                9536954                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          8877657                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect           201038                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             6149559                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                6139036                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.998289                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                 228426                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          17833                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             15007                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            2826                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1082                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        2907219                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls         166928                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           189331                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     37334412                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.425865                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.897952                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       13466941     36.07%     36.07% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        7191203     19.26%     55.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        4657194     12.47%     67.81% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1965159      5.26%     73.07% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        2069735      5.54%     78.61% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         595653      1.60%     80.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         919892      2.46%     82.67% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         358463      0.96%     83.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        6110172     16.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     37334412                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            90536782                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              90568242                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   18442378                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     15284962                       # Number of loads committed (Count)
system.cpu1.commit.amos                         31356                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      61314                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   8523215                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  63758633                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   43032229                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls               166875                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       103050      0.11%      0.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     23965444     26.46%     26.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult         7896      0.01%     26.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          923      0.00%     26.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     21815893     24.09%     50.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp       249033      0.27%     50.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt       452820      0.50%     51.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult     24273821     26.80%     78.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc        30530      0.03%     78.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv       748053      0.83%     79.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc       474271      0.52%     79.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt         4130      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2097026      2.32%     81.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       635270      0.70%     82.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     13219292     14.60%     97.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2490790      2.75%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     90568242                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      6110172                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     18245669                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         18245669                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     18245669                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        18245669                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       436990                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         436990                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       436990                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        436990                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   6470253137                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   6470253137                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   6470253137                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   6470253137                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     18682659                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     18682659                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     18682659                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     18682659                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.023390                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.023390                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.023390                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.023390                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 14806.410071                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 14806.410071                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 14806.410071                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 14806.410071                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       359929                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        20114                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     17.894452                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       107447                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           107447                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       273917                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       273917                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       273917                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       273917                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       163073                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       163073                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       163073                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       163073                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   2322419104                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   2322419104                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   2322419104                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   2322419104                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.008729                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.008729                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.008729                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.008729                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 14241.591827                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 14241.591827                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 14241.591827                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 14241.591827                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                143192                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data        25274                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total        25274                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data         6775                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total         6775                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data    179451048                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total    179451048                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data        32049                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total        32049                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.211395                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.211395                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data 26487.239557                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 26487.239557                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data         3843                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total         3843                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data         2932                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total         2932                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data     80504571                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total     80504571                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.091485                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.091485                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data 27457.220668                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 27457.220668                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data     15293893                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       15293893                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       292714                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       292714                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   3354374856                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   3354374856                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     15586607                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     15586607                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.018780                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.018780                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 11459.564134                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 11459.564134                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       167459                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       167459                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       125255                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       125255                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   1386278838                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1386278838                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.008036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.008036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 11067.652693                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 11067.652693                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.missLatency::cpu1.data      1822485                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.missLatency::total      1822485                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::cpu1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::cpu1.data      1791783                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::total      1791783                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data        23921                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total        23921                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data         4731                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total         4731                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data    120302217                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total    120302217                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data        28652                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total        28652                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.165119                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.165119                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data 25428.496512                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total 25428.496512                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data         4731                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total         4731                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data    116954985                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total    116954985                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.165119                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.165119                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data 24720.986049                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total 24720.986049                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data        28800                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total          28800                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data         2556                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total         2556                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data     71676311                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total     71676311                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data        31356                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total        31356                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.081515                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.081515                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data 28042.375196                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 28042.375196                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::cpu1.data            3                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total            3                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data         2553                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total         2553                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data     69851327                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total     69851327                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.081420                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.081420                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 27360.488445                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 27360.488445                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2951776                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2951776                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       144276                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       144276                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   3115878281                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   3115878281                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      3096052                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      3096052                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.046600                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.046600                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 21596.650039                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 21596.650039                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data       106458                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total       106458                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        37818                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        37818                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    936140266                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    936140266                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.012215                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.012215                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 24753.827966                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 24753.827966                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          970.784624                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            18521622                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            157793                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            117.379237                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          560382186                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   970.784624                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.948032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.948032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1018                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          763                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          239                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         150355521                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        150355521                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 6127486                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             15989991                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 11695328                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              3798659                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                194880                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5880659                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                11850                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              95411435                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                27868                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           8540935                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      99089965                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    9536954                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           6382469                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     29058821                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 413174                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.cacheLines                  8418558                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                49391                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          37806344                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.622057                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.227155                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                18470628     48.86%     48.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 2451165      6.48%     55.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 2663462      7.05%     62.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1954191      5.17%     67.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1171596      3.10%     70.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 1997635      5.28%     75.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  761816      2.02%     77.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  442554      1.17%     79.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 7893297     20.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            37806344                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.251942                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       2.617702                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      8417743                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          8417743                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      8417743                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         8417743                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          815                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            815                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          815                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           815                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     47575962                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     47575962                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     47575962                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     47575962                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      8418558                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      8418558                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      8418558                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      8418558                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000097                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000097                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000097                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000097                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 58375.413497                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 58375.413497                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 58375.413497                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 58375.413497                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs           70                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            70                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          112                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              112                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          205                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          205                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          205                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          205                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          610                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          610                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          610                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          610                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     37812369                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     37812369                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     37812369                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     37812369                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000072                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000072                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000072                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000072                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 61987.490164                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 61987.490164                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 61987.490164                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 61987.490164                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   112                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      8417743                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        8417743                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          815                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          815                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     47575962                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     47575962                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      8418558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      8418558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 58375.413497                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 58375.413497                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          205                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          205                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          610                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          610                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     37812369                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     37812369                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000072                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000072                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 61987.490164                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 61987.490164                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          460.468721                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             8418353                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               610                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          13800.578689                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          560182623                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   460.468721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.899353                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.899353                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          498                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           51                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          441                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.972656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          67349074                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         67349074                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   194880                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    583675                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  255950                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              93474502                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts              384826                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                16038330                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                3346523                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts               114391                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    48475                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  196604                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents          4518                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        151348                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        48802                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              200150                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                91907645                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               91840819                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 69834417                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 95968871                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.426198                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.727678                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.demandHits::cpu1.inst                5                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::cpu1.data           126657                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::total               126662                       # number of demand (read+write) hits (Count)
system.cpu1.l2.overallHits::cpu1.inst               5                       # number of overall hits (Count)
system.cpu1.l2.overallHits::cpu1.data          126657                       # number of overall hits (Count)
system.cpu1.l2.overallHits::total              126662                       # number of overall hits (Count)
system.cpu1.l2.demandMisses::cpu1.inst            605                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::cpu1.data          30703                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::total              31308                       # number of demand (read+write) misses (Count)
system.cpu1.l2.overallMisses::cpu1.inst           605                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::cpu1.data         30703                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::total             31308                       # number of overall misses (Count)
system.cpu1.l2.demandMissLatency::cpu1.inst     37113363                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::cpu1.data   1006056382                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::total    1043169745                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.inst     37113363                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.data   1006056382                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::total   1043169745                       # number of overall miss ticks (Tick)
system.cpu1.l2.demandAccesses::cpu1.inst          610                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::cpu1.data       157360                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::total           157970                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.inst          610                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.data       157360                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::total          157970                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.demandMissRate::cpu1.inst     0.991803                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::cpu1.data     0.195113                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::total         0.198190                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.inst     0.991803                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.data     0.195113                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::total        0.198190                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.demandAvgMissLatency::cpu1.inst 61344.401653                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::cpu1.data 32767.364166                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::total 33319.590680                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.inst 61344.401653                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.data 32767.364166                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::total 33319.590680                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu1.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.demandMshrMisses::cpu1.inst          605                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::cpu1.data        30703                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::total          31308                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.inst          605                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.data        30703                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::total         31308                       # number of overall MSHR misses (Count)
system.cpu1.l2.demandMshrMissLatency::cpu1.inst     32793663                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::cpu1.data    786472822                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::total    819266485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.inst     32793663                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.data    786472822                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::total    819266485                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissRate::cpu1.inst     0.991803                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::cpu1.data     0.195113                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::total     0.198190                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.inst     0.991803                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.data     0.195113                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::total     0.198190                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.inst 54204.401653                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.data 25615.504088                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::total 26167.959787                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.inst 54204.401653                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.data 25615.504088                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::total 26167.959787                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.replacements                         0                       # number of replacements (Count)
system.cpu1.l2.InvalidateReq.hits::cpu1.data          270                       # number of InvalidateReq hits (Count)
system.cpu1.l2.InvalidateReq.hits::total          270                       # number of InvalidateReq hits (Count)
system.cpu1.l2.InvalidateReq.misses::cpu1.data           69                       # number of InvalidateReq misses (Count)
system.cpu1.l2.InvalidateReq.misses::total           69                       # number of InvalidateReq misses (Count)
system.cpu1.l2.InvalidateReq.missLatency::cpu1.data      2369766                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2.InvalidateReq.missLatency::total      2369766                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2.InvalidateReq.accesses::cpu1.data          339                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2.InvalidateReq.accesses::total          339                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2.InvalidateReq.missRate::cpu1.data     0.203540                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2.InvalidateReq.missRate::total     0.203540                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2.InvalidateReq.avgMissLatency::cpu1.data 34344.434783                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2.InvalidateReq.avgMissLatency::total 34344.434783                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2.InvalidateReq.mshrMisses::cpu1.data           69                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2.InvalidateReq.mshrMisses::total           69                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2.InvalidateReq.mshrMissLatency::cpu1.data      2040612                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2.InvalidateReq.mshrMissLatency::total      2040612                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2.InvalidateReq.mshrMissRate::cpu1.data     0.203540                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2.InvalidateReq.mshrMissRate::total     0.203540                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2.InvalidateReq.avgMshrMissLatency::cpu1.data 29574.086957                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2.InvalidateReq.avgMshrMissLatency::total 29574.086957                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.hits::cpu1.inst            5                       # number of ReadCleanReq hits (Count)
system.cpu1.l2.ReadCleanReq.hits::total             5                       # number of ReadCleanReq hits (Count)
system.cpu1.l2.ReadCleanReq.misses::cpu1.inst          605                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.misses::total          605                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.missLatency::cpu1.inst     37113363                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.missLatency::total     37113363                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.accesses::cpu1.inst          610                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.accesses::total          610                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.missRate::cpu1.inst     0.991803                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.missRate::total     0.991803                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMissLatency::cpu1.inst 61344.401653                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMissLatency::total 61344.401653                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.mshrMisses::cpu1.inst          605                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMisses::total          605                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     32793663                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::total     32793663                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.991803                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.mshrMissRate::total     0.991803                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 54204.401653                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::total 54204.401653                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.hits::cpu1.data        19399                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.hits::total            19399                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.misses::cpu1.data         9980                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.misses::total           9980                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.missLatency::cpu1.data    500156641                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.missLatency::total    500156641                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.accesses::cpu1.data        29379                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.accesses::total        29379                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.missRate::cpu1.data     0.339698                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.missRate::total     0.339698                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMissLatency::cpu1.data 50115.895892                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMissLatency::total 50115.895892                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.mshrMisses::cpu1.data         9980                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMisses::total         9980                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMissLatency::cpu1.data    428535301                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissLatency::total    428535301                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissRate::cpu1.data     0.339698                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.mshrMissRate::total     0.339698                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMshrMissLatency::cpu1.data 42939.408918                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMshrMissLatency::total 42939.408918                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.hits::cpu1.data       107258                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.hits::total       107258                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.misses::cpu1.data        20723                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.misses::total        20723                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.missLatency::cpu1.data    505899741                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.missLatency::total    505899741                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.accesses::cpu1.data       127981                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.accesses::total       127981                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.missRate::cpu1.data     0.161922                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.missRate::total     0.161922                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMissLatency::cpu1.data 24412.476041                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMissLatency::total 24412.476041                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.mshrMisses::cpu1.data        20723                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMisses::total        20723                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::cpu1.data    357937521                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::total    357937521                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.161922                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.mshrMissRate::total     0.161922                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 17272.476041                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::total 17272.476041                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.misses::cpu1.data            4                       # number of SCUpgradeFailReq misses (Count)
system.cpu1.l2.SCUpgradeFailReq.misses::total            4                       # number of SCUpgradeFailReq misses (Count)
system.cpu1.l2.SCUpgradeFailReq.missLatency::cpu1.data      1745730                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.missLatency::total      1745730                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.accesses::cpu1.data            4                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeFailReq.accesses::total            4                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeFailReq.missRate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu1.l2.SCUpgradeFailReq.missRate::total            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu1.l2.SCUpgradeFailReq.avgMissLatency::cpu1.data 436432.500000                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.avgMissLatency::total 436432.500000                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.mshrMisses::cpu1.data            4                       # number of SCUpgradeFailReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeFailReq.mshrMisses::total            4                       # number of SCUpgradeFailReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeFailReq.mshrMissLatency::cpu1.data      1438710                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.mshrMissLatency::total      1438710                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu1.l2.SCUpgradeFailReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu1.l2.SCUpgradeFailReq.avgMshrMissLatency::cpu1.data 359677.500000                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.avgMshrMissLatency::total 359677.500000                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.misses::cpu1.data         4727                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2.SCUpgradeReq.misses::total         4727                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2.SCUpgradeReq.missLatency::cpu1.data    111934136                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.missLatency::total    111934136                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.accesses::cpu1.data         4727                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeReq.accesses::total         4727                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeReq.missRate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.avgMissLatency::cpu1.data 23679.741062                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.avgMissLatency::total 23679.741062                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.mshrMisses::cpu1.data         4727                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeReq.mshrMisses::total         4727                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeReq.mshrMissLatency::cpu1.data     78461816                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.mshrMissLatency::total     78461816                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.avgMshrMissLatency::cpu1.data 16598.649461                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.avgMshrMissLatency::total 16598.649461                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.misses::cpu1.data        11082                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.misses::total         11082                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.missLatency::cpu1.data    300181276                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.missLatency::total    300181276                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.accesses::cpu1.data        11082                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.accesses::total        11082                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.missRate::cpu1.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMissLatency::cpu1.data 27087.283523                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMissLatency::total 27087.283523                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.mshrMisses::cpu1.data        11082                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMisses::total        11082                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMissLatency::cpu1.data    221419936                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissLatency::total    221419936                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 19980.142213                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::total 19980.142213                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.WritebackClean.hits::writebacks          112                       # number of WritebackClean hits (Count)
system.cpu1.l2.WritebackClean.hits::total          112                       # number of WritebackClean hits (Count)
system.cpu1.l2.WritebackClean.accesses::writebacks          112                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2.WritebackClean.accesses::total          112                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.hits::writebacks       107447                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.hits::total       107447                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.accesses::writebacks       107447                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.accesses::total       107447                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.tags.tagsInUse             6235.827390                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2.tags.totalRefs                  317511                       # Total number of references to valid blocks. (Count)
system.cpu1.l2.tags.sampledRefs                 28299                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2.tags.avgRefs                 11.219866                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2.tags.warmupTick              560175126                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2.tags.occupancies::writebacks    78.568785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.occupancies::cpu1.inst   519.782346                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.occupancies::cpu1.data  5637.476259                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.avgOccs::writebacks      0.002398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.inst       0.015862                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.data       0.172042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::total           0.190302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.occupanciesTaskId::1024         6779                       # Occupied blocks per task id (Count)
system.cpu1.l2.tags.ageTaskId_1024::1             106                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::2             271                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::3             653                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::4            5749                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ratioOccsTaskId::1024     0.206879                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2.tags.tagAccesses               5107115                       # Number of tag accesses (Count)
system.cpu1.l2.tags.dataAccesses              5107115                       # Number of data accesses (Count)
system.cpu1.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     138623                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 753368                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 767                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation               4518                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                189107                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 18460                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          15284962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             4.121143                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            5.240441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              14997110     98.12%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               26764      0.18%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              173904      1.14%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               29421      0.19%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                3892      0.03%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                4504      0.03%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               16107      0.11%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               24586      0.16%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                4483      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                2696      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               262      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               167      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               125      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               236      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                55      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                42      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                51      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               121      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                93      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                41      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              39      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            15284962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions           1780                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples          890                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 177718.210112                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 1537108.885195                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10          890    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value         9282                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value     33529440                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total          890                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  14124420471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    158169207                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                194880                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 7681827                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                2496781                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles       3770333                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 13892043                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              9770480                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              94577211                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                51308                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               8262331                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                656876                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                368717                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           82317561                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  151574550                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                50741811                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                100163183                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             79069341                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 3248220                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                  80857                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing              80991                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 20591389                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       124677081                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      187425605                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                90536782                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  90568242                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.tol2bus.transDist::ReadResp        141901                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackDirty       107447                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackClean          112                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::CleanEvict        35745                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeReq        24858                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::SCUpgradeReq         9455                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeResp        22558                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::SCUpgradeFailReq           62                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeFailResp          101                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExReq        31963                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExResp        31440                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadCleanReq          610                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadSharedReq       146851                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::InvalidateReq          379                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::InvalidateResp          339                       # Transaction distribution (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port         1332                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port       512433                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount::total            513765                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port        46208                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port     17937856                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize::total           17984064                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.snoops                      62273                       # Total snoops (Count)
system.cpu1.tol2bus.snoopTraffic               984192                       # Total snoop traffic (Byte)
system.cpu1.tol2bus.snoopFanout::samples       214178                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::mean        0.126582                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::stdev       0.332504                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::0             187067     87.34%     87.34% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::1              27111     12.66%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::total         214178                       # Request fanout histogram (Count)
system.cpu1.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.tol2bus.reqLayer0.occupancy     190370968                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer0.occupancy       653666                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer1.occupancy    174365940                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoopLayer0.occupancy     19156289                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoop_filter.totRequests       317426                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleRequests       161052                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.totSnoops        27111                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleSnoops        27111                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       357                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                   210                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                    17                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   302                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                    71                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                       600                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  210                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                   17                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  302                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                   71                       # number of overall hits (Count)
system.l3.overallHits::total                      600                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1002                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               10080                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 303                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                3769                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   15154                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1002                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              10080                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                303                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data               3769                       # number of overall misses (Count)
system.l3.overallMisses::total                  15154                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       75085668                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data      733273002                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       23404920                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data      288576309                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         1120339899                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      75085668                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data     733273002                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      23404920                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data     288576309                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        1120339899                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1212                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             10097                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               605                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data              3840                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 15754                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1212                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            10097                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              605                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data             3840                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                15754                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.826733                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.998316                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.500826                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.981510                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.961914                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.826733                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.998316                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.500826                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.981510                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.961914                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 74935.796407                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 72745.337500                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 77243.960396                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 76565.749270                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    73930.308763                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 74935.796407                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 72745.337500                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 77243.960396                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 76565.749270                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   73930.308763                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                13                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                11                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    26                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst               13                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.data                2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               11                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   26                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst             989                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           10078                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             292                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data            3769                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               15128                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst            989                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          10078                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            292                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data           3769                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              15128                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     67410532                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data    659536936                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst     20769541                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data    261016725                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     1008733734                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     67410532                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data    659536936                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst     20769541                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data    261016725                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    1008733734                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.816007                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.998118                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.482645                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.981510                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.960264                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.816007                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.998118                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.482645                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.981510                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.960264                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 68160.295248                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 65443.236356                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 71128.565068                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 69253.575219                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 66679.913670                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 68160.295248                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 65443.236356                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 71128.565068                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 69253.575219                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 66679.913670                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.InvalidateReq.hits::cpu0.data            17                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::cpu1.data            35                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total                52                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu0.data          491                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu1.data           32                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total             523                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu0.data          508                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu1.data           67                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total           575                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data     0.966535                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu1.data     0.477612                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.909565                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu0.data          491                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu1.data           32                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total          523                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data      8259652                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu1.data       733545                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total      8993197                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data     0.966535                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu1.data     0.477612                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.909565                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data 16822.101833                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu1.data 22923.281250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 17195.405354                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu1.data                 4                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                     4                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data            8665                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data            3562                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               12227                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data    630446292                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    272545938                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      902992230                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data          8665                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data          3566                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             12231                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.998878                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999673                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72757.794807                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 76514.861875                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 73852.312914                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data         8665                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data         3562                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           12227                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data    567145127                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    246500742                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    813645869                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.998878                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999673                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 65452.409348                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 69202.903425                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 66545.012595                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           210                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data            17                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           302                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data            67                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total               596                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1002                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data         1415                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          303                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data          207                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            2927                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     75085668                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data    102826710                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     23404920                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data     16030371                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    217347669                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1212                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         1432                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          605                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data          274                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          3523                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.826733                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.988128                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.500826                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.755474                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.830826                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 74935.796407                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 72669.053004                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 77243.960396                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 77441.405797                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 74256.121968                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst           13                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           11                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            26                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst          989                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data         1413                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          292                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data          207                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         2901                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     67410532                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data     92391809                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst     20769541                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data     14515983                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    195087865                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.816007                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.986732                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.482645                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.755474                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.823446                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 68160.295248                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 65386.984430                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 71128.565068                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 70125.521739                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 67248.488452                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data            571                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu1.data            500                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total               1071                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.accesses::cpu0.data          571                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu1.data          500                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total           1071                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.hits::cpu0.data             8383                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data             8451                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                16834                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data            970                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu1.data            455                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total               1425                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data         9353                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data         8906                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total            18259                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.103710                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu1.data     0.051089                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.078044                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data          970                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu1.data          455                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total           1425                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data     23011835                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu1.data     10806050                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total     33817885                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.103710                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu1.data     0.051089                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.078044                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data 23723.541237                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu1.data 23749.560440                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 23731.849123                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 13803.483574                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        33684                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      15127                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.226747                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       79000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu0.inst      682.864323                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data     9389.856293                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst      233.021859                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     3497.741100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.006946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.095519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.002370                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.035581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.140416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          15075                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   34                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  381                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                  149                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                14511                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.153351                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     870943                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    870943                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples       989.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     10078.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       292.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      3769.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000615728                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               33415                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15128                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15128                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15128                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    7473                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3322                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1343                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     354                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      74                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  968192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              67788266.82190149                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14282570757                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     944114.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        63296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data       644992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        18688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data       241216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 4431689.310342448764                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 45159317.360597774386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 1308446.186673402553                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 16888813.964287854731                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          989                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        10078                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          292                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         3769                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     29447702                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data    271712251                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      9548978                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data    115651646                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     29775.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     26960.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     32701.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     30684.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        63232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data       644992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        18688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       241216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         968128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        63232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        18688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        81920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        10078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          292                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         3769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       4427208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      45159317                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst       1308446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      16888814                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          67783786                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      4427208                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst      1308446                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5735655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      4427208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     45159317                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst      1308446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     16888814                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         67783786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15128                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               142710577                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              75640000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          426360577                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9433.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28183.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13039                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         2083                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   464.345655                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   283.165358                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   388.700344                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          525     25.20%     25.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          344     16.51%     41.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          207      9.94%     51.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          174      8.35%     60.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          111      5.33%     65.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           62      2.98%     68.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           75      3.60%     71.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           58      2.78%     74.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          527     25.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         2083                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                968192                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               67.788267                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         7439880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3943005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       53564280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1127249760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    773581770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4833077280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6798855975                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   476.024035                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12556711227                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    476840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1249038451                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         7475580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         3961980                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       54449640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1127249760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    763224870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4841798880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6798160710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   475.975356                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12579510917                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    476840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1226238761                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2900                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             11415                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq            8345                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeFailReq            1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              16026                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12227                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2901                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            523                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        54338                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   54338                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port       968128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   968128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                            22135                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              39211                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    39211    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                39211                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            24547646                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           79246267                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          39211                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        23612                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.transDist::ReadResp             42599                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq           28249                       # Transaction distribution (Count)
system.tollcbus.transDist::SCUpgradeReq          9416                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp          37665                       # Transaction distribution (Count)
system.tollcbus.transDist::SCUpgradeFailReq          101                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeFailResp          101                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq            17838                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp           17838                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq        42600                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq          577                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp          577                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port        73331                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port        61108                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total                134439                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port       723712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port       284480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total                1008192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                          63122                       # Total snoops (Count)
system.tollcbus.snoopTraffic                  2866240                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples            98781                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.842085                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.364663                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                  15599     15.79%     15.79% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                  83182     84.21%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total              98781                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED  14282589678                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy          35281547                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy         41686842                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy         36815575                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests        98781                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests        27973                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        55209                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops              0                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
