# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task1 {D:/UW/ee371labs/lab2/task1/RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:05 on Apr 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task1" D:/UW/ee371labs/lab2/task1/RAM.sv 
# -- Compiling module RAM
# -- Compiling module RAM_testbench
# 
# Top level modules:
# 	RAM_testbench
# End time: 14:16:05 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task1 {D:/UW/ee371labs/lab2/task1/hex_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:05 on Apr 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task1" D:/UW/ee371labs/lab2/task1/hex_driver.sv 
# -- Compiling module hex_driver
# -- Compiling module hex_driver_testbench
# 
# Top level modules:
# 	hex_driver_testbench
# End time: 14:16:05 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task1 {D:/UW/ee371labs/lab2/task1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:05 on Apr 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task1" D:/UW/ee371labs/lab2/task1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:16:05 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 14:16:42 on Apr 14,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.RAM
# Loading work.hex_driver
add wave -position end  sim:/DE1_SoC_testbench/clk
add wave -position end  sim:/DE1_SoC_testbench/reset
add wave -position end  sim:/DE1_SoC_testbench/addr_in
add wave -position end  sim:/DE1_SoC_testbench/data_in
add wave -position end  sim:/DE1_SoC_testbench/write
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX0
run -all
# ** Note: $stop    : D:/UW/ee371labs/lab2/task1/DE1_SoC.sv(93)
#    Time: 250 ps  Iteration: 0  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at D:/UW/ee371labs/lab2/task1/DE1_SoC.sv line 93
# End time: 14:32:34 on Apr 14,2021, Elapsed time: 0:15:52
# Errors: 0, Warnings: 0
