<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p482" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_482{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2_482{left:83px;bottom:81px;letter-spacing:-0.16px;}
#t3_482{left:535px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_482{left:329px;bottom:1053px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t5_482{left:329px;bottom:1036px;}
#t6_482{left:343px;bottom:1036px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t7_482{left:343px;bottom:1019px;letter-spacing:-0.21px;word-spacing:0.11px;}
#t8_482{left:329px;bottom:1002px;}
#t9_482{left:343px;bottom:1002px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ta_482{left:329px;bottom:985px;}
#tb_482{left:343px;bottom:985px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tc_482{left:343px;bottom:968px;letter-spacing:-0.13px;word-spacing:0.06px;}
#td_482{left:329px;bottom:952px;}
#te_482{left:343px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tf_482{left:343px;bottom:935px;letter-spacing:-0.22px;word-spacing:0.12px;}
#tg_482{left:329px;bottom:918px;}
#th_482{left:343px;bottom:918px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#ti_482{left:343px;bottom:901px;letter-spacing:-0.19px;word-spacing:0.13px;}
#tj_482{left:329px;bottom:885px;}
#tk_482{left:343px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#tl_482{left:329px;bottom:868px;}
#tm_482{left:343px;bottom:868px;letter-spacing:-0.13px;word-spacing:-0.19px;}
#tn_482{left:329px;bottom:851px;}
#to_482{left:343px;bottom:851px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tp_482{left:343px;bottom:834px;letter-spacing:-0.29px;word-spacing:0.2px;}
#tq_482{left:329px;bottom:817px;}
#tr_482{left:343px;bottom:817px;letter-spacing:-0.19px;word-spacing:-0.12px;}
#ts_482{left:329px;bottom:800px;}
#tt_482{left:343px;bottom:800px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tu_482{left:343px;bottom:784px;letter-spacing:-0.15px;}
#tv_482{left:329px;bottom:767px;}
#tw_482{left:343px;bottom:767px;letter-spacing:-0.18px;word-spacing:0.06px;}
#tx_482{left:579px;bottom:767px;letter-spacing:-0.15px;}
#ty_482{left:615px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_482{left:343px;bottom:750px;letter-spacing:-0.11px;}
#t10_482{left:329px;bottom:733px;}
#t11_482{left:343px;bottom:733px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_482{left:343px;bottom:716px;letter-spacing:-0.16px;}
#t13_482{left:329px;bottom:693px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_482{left:329px;bottom:677px;}
#t15_482{left:343px;bottom:677px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t16_482{left:343px;bottom:660px;letter-spacing:-0.11px;}
#t17_482{left:329px;bottom:643px;}
#t18_482{left:343px;bottom:643px;letter-spacing:-0.1px;}
#t19_482{left:343px;bottom:626px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1a_482{left:343px;bottom:610px;letter-spacing:-0.12px;}
#t1b_482{left:329px;bottom:593px;}
#t1c_482{left:343px;bottom:593px;letter-spacing:-0.12px;}
#t1d_482{left:329px;bottom:576px;}
#t1e_482{left:343px;bottom:576px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1f_482{left:343px;bottom:559px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_482{left:343px;bottom:542px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1h_482{left:329px;bottom:519px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1i_482{left:329px;bottom:503px;}
#t1j_482{left:343px;bottom:503px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1k_482{left:343px;bottom:486px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_482{left:343px;bottom:469px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_482{left:343px;bottom:452px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_482{left:329px;bottom:435px;}
#t1o_482{left:343px;bottom:435px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1p_482{left:343px;bottom:418px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1q_482{left:329px;bottom:402px;}
#t1r_482{left:343px;bottom:402px;letter-spacing:-0.11px;}
#t1s_482{left:343px;bottom:385px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1t_482{left:343px;bottom:368px;letter-spacing:-0.13px;}
#t1u_482{left:343px;bottom:351px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1v_482{left:343px;bottom:335px;letter-spacing:-0.1px;word-spacing:-0.12px;}
#t1w_482{left:343px;bottom:318px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_482{left:343px;bottom:301px;letter-spacing:-0.09px;}
#t1y_482{left:329px;bottom:284px;}
#t1z_482{left:343px;bottom:284px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t20_482{left:343px;bottom:267px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t21_482{left:343px;bottom:250px;letter-spacing:-0.1px;}
#t22_482{left:329px;bottom:234px;}
#t23_482{left:343px;bottom:234px;letter-spacing:-0.2px;word-spacing:0.11px;}
#t24_482{left:343px;bottom:217px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_482{left:128px;bottom:1079px;letter-spacing:-0.17px;}
#t26_482{left:244px;bottom:1079px;letter-spacing:-0.13px;}
#t27_482{left:532px;bottom:1079px;letter-spacing:-0.12px;}

.s1_482{font-size:14px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_482{font-size:14px;font-family:Helvetica_10b;color:#000;}
.s3_482{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.s4_482{font-size:14px;font-family:Courier_10i;color:#000;}
.s5_482{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts482" type="text/css" >

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: Helvetica_10b;
	src: url("fonts/Helvetica_10b.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg482Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg482" style="-webkit-user-select: none;"><object width="935" height="1210" data="482/482.svg" type="image/svg+xml" id="pdf482" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_482" class="t s1_482">Revision History </span>
<span id="t2_482" class="t s2_482">472 </span><span id="t3_482" class="t s2_482">The MIPS32® Instruction Set Manual, Revision 6.06 </span>
<span id="t4_482" class="t s3_482">FPU and co-processor </span>
<span id="t5_482" class="t s3_482">• </span><span id="t6_482" class="t s3_482">Instruction encodings changed: COP2 loads/stores, cache/prefetch, SPECIAL2: </span>
<span id="t7_482" class="t s3_482">LWC2/SWC2, LDC2/SWC2 </span>
<span id="t8_482" class="t s3_482">• </span><span id="t9_482" class="t s3_482">FR=0 not allowed, FR=1 required. </span>
<span id="ta_482" class="t s3_482">• </span><span id="tb_482" class="t s3_482">Compatibility and Subsetting section amended to allow a single precision only FPU </span>
<span id="tc_482" class="t s3_482">(FIR.S=FIR.W=1, FIR.D=FIR.L=0.) </span>
<span id="td_482" class="t s3_482">• </span><span id="te_482" class="t s3_482">Paired Single (PS) removed from the Release 6 architecture, including: COP1.PS, </span>
<span id="tf_482" class="t s3_482">COP1X.PS, BC1ANY2, BC1ANY4, CVT.PS.S, CVT.PS.W. </span>
<span id="tg_482" class="t s3_482">• </span><span id="th_482" class="t s3_482">FPU scalar counterparts to MSA instructions: RINT fmt, CLASS fmt, MAX/MAXA/ </span>
<span id="ti_482" class="t s3_482">MIN/MINA fmt. </span>
<span id="tj_482" class="t s3_482">• </span><span id="tk_482" class="t s3_482">Unfused multiply adds removed: MADD/MSUB/NMADD/NMSUB fmt </span>
<span id="tl_482" class="t s3_482">• </span><span id="tm_482" class="t s3_482">IEEE2008 Fused multiply adds added: MADDF/MSUBF fmt </span>
<span id="tn_482" class="t s3_482">• </span><span id="to_482" class="t s3_482">Floating point condition codes and related instructions removed: C.cond fmt </span>
<span id="tp_482" class="t s3_482">removed, BC1T/BC1F, MOVF/MOVT. </span>
<span id="tq_482" class="t s3_482">• </span><span id="tr_482" class="t s3_482">MOVF/MOVT fmt replaced by SEL fmt </span>
<span id="ts_482" class="t s3_482">• </span><span id="tt_482" class="t s3_482">New FP compare instruction CMP.cond fmt places result in FPR and related </span>
<span id="tu_482" class="t s3_482">BC1EQZ/BC2EQZ </span>
<span id="tv_482" class="t s3_482">• </span><span id="tw_482" class="t s3_482">New FP comparisons: CMP.cond fmt with </span><span id="tx_482" class="t s4_482">cond </span><span id="ty_482" class="t s3_482">= OR (ordered), UNE (Unordered </span>
<span id="tz_482" class="t s3_482">or Not Equal), NE (Not Equal). </span>
<span id="t10_482" class="t s3_482">• </span><span id="t11_482" class="t s3_482">Coprocessor 2 condition codes removed: BC2F/BC2T removed, replaced by </span>
<span id="t12_482" class="t s3_482">BC2NEQZ/BC2EQZ </span>
<span id="t13_482" class="t s5_482">Recent R6U architecture changes not fully reflected in this draft: </span>
<span id="t14_482" class="t s3_482">• </span><span id="t15_482" class="t s3_482">This draft does not completely reflect the new 32-bit address wrapping proposal but </span>
<span id="t16_482" class="t s3_482">still refers in some places to the old IAM (Implicit Address Mode) proposal. </span>
<span id="t17_482" class="t s3_482">• </span><span id="t18_482" class="t s3_482">This draft does not yet reflect constraints on endianness, in particular in the section </span>
<span id="t19_482" class="t s3_482">ion Misaligned memory access support: e.g. code and data must have the same endi- </span>
<span id="t1a_482" class="t s3_482">anness, Status.RE is removed, etc. </span>
<span id="t1b_482" class="t s3_482">• </span><span id="t1c_482" class="t s3_482">BC1EQZ/BC1NEZ will test only bit 0 of the condition register, not all bits. </span>
<span id="t1d_482" class="t s3_482">• </span><span id="t1e_482" class="t s3_482">This draft does not yet say that writing to a 32-bit FPR renders upper bits of a 64 bit </span>
<span id="t1f_482" class="t s3_482">FPR or 128 bit floating point register UNPREDICTABLE; it describes the old pro- </span>
<span id="t1g_482" class="t s3_482">posal of zeroing the upper bits. </span>
<span id="t1h_482" class="t s5_482">Known issues: </span>
<span id="t1i_482" class="t s3_482">• </span><span id="t1j_482" class="t s3_482">This draft describes Release 6, as well as earlier releases of the MIPS architecture. </span>
<span id="t1k_482" class="t s3_482">E.g. instructions that were present in MIPSr5 but which were removed in Release 6 </span>
<span id="t1l_482" class="t s3_482">are still in the manual, although they should be clearly marked “removed by Release </span>
<span id="t1m_482" class="t s3_482">6” to indicate that they have been removed by Release 6. </span>
<span id="t1n_482" class="t s3_482">• </span><span id="t1o_482" class="t s3_482">R6U new instruction pseudocode is 64-bit, rather than 32-bit, albeit attempting to use </span>
<span id="t1p_482" class="t s3_482">notations that apply to both. </span>
<span id="t1q_482" class="t s3_482">• </span><span id="t1r_482" class="t s3_482">Certain new instruction descriptions are “unsplit”, describing families of instructions </span>
<span id="t1s_482" class="t s3_482">such as all compact branches, rather than separate descriptions of each instruction. </span>
<span id="t1t_482" class="t s3_482">This facilitates comparison and consistency, but currently allows certain MIPS64 </span>
<span id="t1u_482" class="t s3_482">Release 6 instructions to appear inappropriately in the MIPS32 Release 6 manual. A </span>
<span id="t1v_482" class="t s3_482">future release of the manual will “split” these instruction family descriptions, e.g. the </span>
<span id="t1w_482" class="t s3_482">compact branch family will be split up into at least 12 different instruction descrip- </span>
<span id="t1x_482" class="t s3_482">tions. </span>
<span id="t1y_482" class="t s3_482">• </span><span id="t1z_482" class="t s3_482">R6U requires misalignment support for all ordinary memory reference instructions, </span>
<span id="t20_482" class="t s3_482">but the pseudocode does not yet reflect this. Boilerplate has been added to all existing </span>
<span id="t21_482" class="t s3_482">instructions saying this. </span>
<span id="t22_482" class="t s3_482">• </span><span id="t23_482" class="t s3_482">The new R6U PC-relative loads (LWP, LWUP, LDP) in this draft incorrectly say that </span>
<span id="t24_482" class="t s3_482">misaligned accesses are permitted. </span>
<span id="t25_482" class="t s1_482">Revision </span><span id="t26_482" class="t s1_482">Date </span><span id="t27_482" class="t s1_482">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
