
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-5 for linux64 - Sep 04, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# .tcl file
#read_verilog {top.sv mul.sv add.sv}
#analyze -format verilog {top.sv mul.sv add.sv}
#analyze -format sverilog {top.sv mul.sv add.sv}
analyze -format sverilog {/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv}
Running PRESTO HDLC
Compiling source file /home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv
Presto compilation completed successfully.
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'
1
#analyze -format sverilog {/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/ALU/mul.sv}
#analyze -format sverilog {/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/ALU/add.sv}
analyze -format sverilog {/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/mul.sv}
Running PRESTO HDLC
Compiling source file /home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/mul.sv
Presto compilation completed successfully.
1
analyze -format sverilog {/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/add.sv}
Running PRESTO HDLC
Compiling source file /home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/add.sv
Presto compilation completed successfully.
1
elaborate top
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'class'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine top line 123 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_0_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 132 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_1_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 141 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_2_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 150 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_3_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 159 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_4_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 168 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_5_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 177 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_6_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 186 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_7_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 195 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_8_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 204 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xn_data_9_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 213 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_10_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 222 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_11_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 231 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_12_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 240 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_13_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 249 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_14_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 258 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_15_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 267 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_16_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 276 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_17_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 285 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xn_data_18_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 511 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mul_hn_8_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mul_hn_0_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mul_hn_1_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mul_hn_2_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mul_hn_3_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mul_hn_4_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mul_hn_5_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mul_hn_6_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mul_hn_7_r_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 536 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mul_hn_9_r_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
Information: Building the design 'add' instantiated from design 'top' with
	the parameters "SIGN_BIT=1,INT_BIT=7,FLT_BIT=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul' instantiated from design 'top' with
	the parameters "D_WIDTH1=9,D_WIDTH2=8". (HDL-193)

Inferred memory devices in process
	in routine mul_D_WIDTH19_D_WIDTH28 line 38 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/mul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mul_abs_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_D_WIDTH19_D_WIDTH28 line 48 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/mul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    b_sign_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    a_sign_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mul' instantiated from design 'top' with
	the parameters "D_WIDTH1=8,D_WIDTH2=8". (HDL-193)

Inferred memory devices in process
	in routine mul_D_WIDTH18_D_WIDTH28 line 38 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/mul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mul_abs_reg     | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_D_WIDTH18_D_WIDTH28 line 48 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/rtl/mul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    b_sign_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    a_sign_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'add' instantiated from design 'top' with
	the parameters "SIGN_BIT=1,INT_BIT=15,FLT_BIT=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add' instantiated from design 'top' with
	the parameters "SIGN_BIT=1,INT_BIT=16,FLT_BIT=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add' instantiated from design 'top' with
	the parameters "SIGN_BIT=1,INT_BIT=17,FLT_BIT=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add' instantiated from design 'top' with
	the parameters "SIGN_BIT=1,INT_BIT=18,FLT_BIT=0". (HDL-193)
Presto compilation completed successfully.
1
write_file -format ddc -hier -output unmapped/top_unmapped.ddc
Writing ddc file 'unmapped/top_unmapped.ddc'.
1
# 
redirect -tee -file rpt/pre_final.rpt {link}

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  class (library)             /tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db

1
redirect -append -tee -file rpt/pre_final.rpt {check_design}   
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-5
Date:        Sat Jun  8 16:44:11 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1

Cells                                                             105
    Cells do not drive (LINT-1)                                     6
    Connected to power or ground (LINT-32)                         80
    Nets connected to multiple pins on same cell (LINT-33)         19

Nets                                                               11
    Unloaded nets (LINT-2)                                         11
--------------------------------------------------------------------------------

Warning: In design 'mul_D_WIDTH19_D_WIDTH28', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'mul_D_WIDTH19_D_WIDTH28', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'mul_D_WIDTH19_D_WIDTH28', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'mul_D_WIDTH18_D_WIDTH28', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'mul_D_WIDTH18_D_WIDTH28', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'mul_D_WIDTH18_D_WIDTH28', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'top', net 'add_fin_step4[0]' driven by pin 'u_add_final/dout[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[1]' driven by pin 'u_add_final/dout[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[2]' driven by pin 'u_add_final/dout[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[3]' driven by pin 'u_add_final/dout[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[4]' driven by pin 'u_add_final/dout[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[5]' driven by pin 'u_add_final/dout[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[6]' driven by pin 'u_add_final/dout[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[7]' driven by pin 'u_add_final/dout[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[8]' driven by pin 'u_add_final/dout[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[17]' driven by pin 'u_add_final/dout[17]' has no loads. (LINT-2)
Warning: In design 'top', net 'add_fin_step4[18]' driven by pin 'u_add_final/dout[18]' has no loads. (LINT-2)
Warning: In design 'top', port 'start' is not connected to any nets. (LINT-28)
Warning: In design 'top', a pin on submodule 'u_mul_hn0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'u_mul_hn9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[6]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[5]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[4]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[3]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[2]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[1]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'u_mul_hn9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mul_b[0]' is connected to logic 1. 
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[7]', 'mul_b[6]'', 'mul_b[5]', 'mul_b[4]', 'mul_b[2]', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn0'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mul_b[3]', 'mul_b[1]''.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[7]', 'mul_b[6]'', 'mul_b[5]', 'mul_b[4]', 'mul_b[3]', 'mul_b[2]', 'mul_b[1]', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn2'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mul_b[7]', 'mul_b[6]'', 'mul_b[5]', 'mul_b[4]', 'mul_b[1]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[3]', 'mul_b[2]'', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn3'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mul_b[7]', 'mul_b[6]'', 'mul_b[5]', 'mul_b[3]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[4]', 'mul_b[2]'', 'mul_b[1]', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn4'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mul_b[7]', 'mul_b[6]'', 'mul_b[5]', 'mul_b[3]', 'mul_b[1]', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn4'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[4]', 'mul_b[2]''.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn5'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[7]', 'mul_b[6]'', 'mul_b[5]', 'mul_b[4]', 'mul_b[3]', 'mul_b[2]', 'mul_b[1]', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn6'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[7]', 'mul_b[6]'', 'mul_b[4]', 'mul_b[3]', 'mul_b[1]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn6'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mul_b[5]', 'mul_b[2]'', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn7'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[7]', 'mul_b[5]'', 'mul_b[3]', 'mul_b[2]', 'mul_b[1]', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn7'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mul_b[6]', 'mul_b[4]''.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn8'. (LINT-33)
   Net '*Logic0*' is connected to pins 'mul_b[7]', 'mul_b[3]'', 'mul_b[2]', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn8'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mul_b[6]', 'mul_b[5]'', 'mul_b[4]', 'mul_b[1]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_mul_hn9'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mul_b[6]', 'mul_b[5]'', 'mul_b[4]', 'mul_b[3]', 'mul_b[2]', 'mul_b[1]', 'mul_b[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_add_mul_hn_8_9'. (LINT-33)
   Net 'mul_hn_9_r[14]' is connected to pins 'din_b[15]', 'din_b[14]''.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'u_add_final'. (LINT-33)
   Net 'add_89_step1[16]' is connected to pins 'din_b[18]', 'din_b[17]'', 'din_b[16]'.
1
redirect -append -tee -file rpt/pre_final.rpt {source top.con}
Warning: Can't find port 'A' in design 'top'. (UID-95)
Warning: Can't find port 'B' in design 'top'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'c_in' in design 'top'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'sum' in design 'top'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'c_out' in design 'top'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Path group 'CLK' has no paths; it will not affect optimization. (UID-281)
1
redirect -append -tee -file rpt/pre_final.rpt {report_port -verbose}
Information: Updating design information... (UID-85)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : port
        -verbose
Design : top
Version: O-2018.06-SP5-5
Date   : Sat Jun  8 16:44:11 2024
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000   --      --      --         
n_rst          in      0.0000   0.0000   --      10.00   --         
start          in      0.0000   0.0000   --      10.00   --         
xn_data[0]     in      0.0000   0.0000   --      10.00   --         
xn_data[1]     in      0.0000   0.0000   --      10.00   --         
xn_data[2]     in      0.0000   0.0000   --      10.00   --         
xn_data[3]     in      0.0000   0.0000   --      10.00   --         
xn_data[4]     in      0.0000   0.0000   --      10.00   --         
xn_data[5]     in      0.0000   0.0000   --      10.00   --         
xn_data[6]     in      0.0000   0.0000   --      10.00   --         
xn_data[7]     in      0.0000   0.0000   --      10.00   --         
yn_data[0]     out    30.0000   0.0000   --      --      --         
yn_data[1]     out    30.0000   0.0000   --      --      --         
yn_data[2]     out    30.0000   0.0000   --      --      --         
yn_data[3]     out    30.0000   0.0000   --      --      --         
yn_data[4]     out    30.0000   0.0000   --      --      --         
yn_data[5]     out    30.0000   0.0000   --      --      --         
yn_data[6]     out    30.0000   0.0000   --      --      --         
yn_data[7]     out    30.0000   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
n_rst              1      --              --              --        -- 
start              1      --              --              --        -- 
xn_data[0]         1      --              --              --        -- 
xn_data[1]         1      --              --              --        -- 
xn_data[2]         1      --              --              --        -- 
xn_data[3]         1      --              --              --        -- 
xn_data[4]         1      --              --              --        -- 
xn_data[5]         1      --              --              --        -- 
xn_data[6]         1      --              --              --        -- 
xn_data[7]         1      --              --              --        -- 
yn_data[0]         1      --              --              --        -- 
yn_data[1]         1      --              --              --        -- 
yn_data[2]         1      --              --              --        -- 
yn_data[3]         1      --              --              --        -- 
yn_data[4]         1      --              --              --        -- 
yn_data[5]         1      --              --              --        -- 
yn_data[6]         1      --              --              --        -- 
yn_data[7]         1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      -- 
n_rst         --      --      --      --      --      -- 
start         --      --      --      --      --      -- 
xn_data[0]    --      --      --      --      --      -- 
xn_data[1]    --      --      --      --      --      -- 
xn_data[2]    --      --      --      --      --      -- 
xn_data[3]    --      --      --      --      --      -- 
xn_data[4]    --      --      --      --      --      -- 
xn_data[5]    --      --      --      --      --      -- 
xn_data[6]    --      --      --      --      --      -- 
xn_data[7]    --      --      --      --      --      -- 


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
n_rst          -- /IV             -- /IV             -- /  --     N
start          -- /IV             -- /IV             -- /  --     N
xn_data[0]     -- /IV             -- /IV             -- /  --     N
xn_data[1]     -- /IV             -- /IV             -- /  --     N
xn_data[2]     -- /IV             -- /IV             -- /  --     N
xn_data[3]     -- /IV             -- /IV             -- /  --     N
xn_data[4]     -- /IV             -- /IV             -- /  --     N
xn_data[5]     -- /IV             -- /IV             -- /  --     N
xn_data[6]     -- /IV             -- /IV             -- /  --     N
xn_data[7]     -- /IV             -- /IV             -- /  --     N


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
n_rst         --      --     --      --     --      --     --     --        -- 
start         --      --     --      --     --      --     --     --        -- 
xn_data[0]    --      --     --      --     --      --     --     --        -- 
xn_data[1]    --      --     --      --     --      --     --     --        -- 
xn_data[2]    --      --     --      --     --      --     --     --        -- 
xn_data[3]    --      --     --      --     --      --     --     --        -- 
xn_data[4]    --      --     --      --     --      --     --     --        -- 
xn_data[5]    --      --     --      --     --      --     --     --        -- 
xn_data[6]    --      --     --      --     --      --     --     --        -- 
xn_data[7]    --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
n_rst         --      --      --      -- 
start         --      --      --      -- 
xn_data[0]    --      --      --      -- 
xn_data[1]    --      --      --      -- 
xn_data[2]    --      --      --      -- 
xn_data[3]    --      --      --      -- 
xn_data[4]    --      --      --      -- 
xn_data[5]    --      --      --      -- 
xn_data[6]    --      --      --      -- 
xn_data[7]    --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
yn_data[0]    --      --      --      --      --      0.00
yn_data[1]    --      --      --      --      --      0.00
yn_data[2]    --      --      --      --      --      0.00
yn_data[3]    --      --      --      --      --      0.00
yn_data[4]    --      --      --      --      --      0.00
yn_data[5]    --      --      --      --      --      0.00
yn_data[6]    --      --      --      --      --      0.00
yn_data[7]    --      --      --      --      --      0.00

1
redirect -append -tee -file rpt/pre_final.rpt {report_clock}
Information: Updating graph... (UID-83)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clocks
Design : top
Version: O-2018.06-SP5-5
Date   : Sat Jun  8 16:44:11 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk              9.00   {0 4.5}                       {clk}
--------------------------------------------------------------------------------
1
redirect -append -tee -file rpt/pre_final.rpt {report_clock -skew}
Information: Updating design information... (UID-85)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clock_skew
Design : top
Version: O-2018.06-SP5-5
Date   : Sat Jun  8 16:44:11 2024
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk              0.30      0.30         -         -         -      0.15

                 Max Source Latency                  Min Source Latency
            Early    Early    Late    Late      Early    Early    Late    Late
Object      Rise     Fall     Rise    Fall      Rise     Fall     Rise    Fall
--------------------------------------------------------------------------------
clk         0.70     0.70     0.70    0.70         -        -        -       -

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.12      0.12      0.12      0.12
1
redirect -append -tee -file rpt/pre_final.rpt {check_timing}

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
xn_data[7]
xn_data[6]
xn_data[5]
xn_data[4]
xn_data[3]
xn_data[2]
xn_data[1]
xn_data[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
xn_data_0_reg[0]/next_state
xn_data_0_reg[1]/next_state
xn_data_0_reg[2]/next_state
xn_data_0_reg[3]/next_state
xn_data_0_reg[4]/next_state
xn_data_0_reg[5]/next_state
xn_data_0_reg[6]/next_state
xn_data_0_reg[7]/next_state
yn_data[0]
yn_data[1]
yn_data[2]
yn_data[3]
yn_data[4]
yn_data[5]
yn_data[6]
yn_data[7]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
set_svf out/top.svf
1
set_fix_multiple_port_nets -all -buffer_constants
1
redirect -tee -file rpt/final.rpt {compile_ultra}
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 117 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 9 instances of design 'add_SIGN_BIT1_INT_BIT7_FLT_BIT0'. (OPT-1056)
Information: Uniquified 9 instances of design 'mul_D_WIDTH19_D_WIDTH28'. (OPT-1056)
Information: Uniquified 5 instances of design 'add_SIGN_BIT1_INT_BIT15_FLT_BIT0'. (OPT-1056)
Information: Uniquified 2 instances of design 'add_SIGN_BIT1_INT_BIT16_FLT_BIT0'. (OPT-1056)
  Simplifying Design 'top'

Loaded alib file './alib-52/class.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_add_xn0_xn18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_mul_hn_0_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_mul_hn_0_1_2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_mul_hn_01234567 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_xn8_xn10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_xn7_xn11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_xn6_xn12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_xn5_xn13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_xn4_xn14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_xn3_xn15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_xn2_xn16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_xn1_xn17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_mul_hn1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_mul_hn_8_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_mul_hn_6_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_mul_hn_4_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_mul_hn_2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_add_mul_hn_4_5_6_7 before Pass 1 (OPT-776)
Information: Ungrouping 28 of 29 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: The register 'u_mul_hn1/mul_abs_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/mul_abs_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn1/b_sign_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/mul_abs_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn5/b_sign_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn6/b_sign_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn7/b_sign_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn8/b_sign_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn9/b_sign_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn0/b_sign_d_reg' is a constant and will be removed. (OPT-1206)
Information: In design 'top', the register 'u_mul_hn3/b_sign_d_reg' is removed because it is merged to 'u_mul_hn2/b_sign_d_reg'. (OPT-1215)
Information: In design 'top', the register 'u_mul_hn4/b_sign_d_reg' is removed because it is merged to 'u_mul_hn2/b_sign_d_reg'. (OPT-1215)
Information: In design 'top', the register 'xn_data_10_reg[7]' is removed because it is merged to 'u_mul_hn9/a_sign_d_reg'. (OPT-1215)
 Implement Synthetic for 'top'.
Information: The register 'u_mul_hn0/mul_abs_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn0/mul_abs_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn0/mul_abs_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn0/mul_abs_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn8/mul_abs_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn7/mul_abs_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn7/mul_abs_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn7/mul_abs_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn7/mul_abs_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn6/mul_abs_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn4/mul_abs_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn4/mul_abs_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn3/mul_abs_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn3/mul_abs_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn3/mul_abs_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn3/mul_abs_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn3/mul_abs_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn2/mul_abs_reg[0]' is a constant and will be removed. (OPT-1206)
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
Information: The register 'u_mul_hn1/a_sign_d_reg' will be removed. (OPT-1207)
Information: The register 'u_mul_hn5/a_sign_d_reg' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)
Information: The register 'mul_hn_1_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_1_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_2_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn2/mul_abs_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn2/mul_abs_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_mul_hn2/mul_abs_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_3_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_3_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_3_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_5_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_7_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_7_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_7_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_7_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_8_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_hn_0_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'top', the register 'xn_data_10_reg[0]' is removed because it is merged to 'u_mul_hn9/mul_abs_reg[0]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
Information: In design 'top', the register 'xn_data_11_reg[0]' is removed because it is merged to 'mul_hn_9_r_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_4_r_reg[14]' is removed because it is merged to 'mul_hn_4_r_reg[13]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_3_r_reg[14]' is removed because it is merged to 'mul_hn_3_r_reg[13]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_3_r_reg[15]' is removed because it is merged to 'mul_hn_3_r_reg[13]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_2_r_reg[13]' is removed because it is merged to 'mul_hn_2_r_reg[12]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_2_r_reg[14]' is removed because it is merged to 'mul_hn_2_r_reg[12]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_2_r_reg[15]' is removed because it is merged to 'mul_hn_2_r_reg[12]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_0_r_reg[13]' is removed because it is merged to 'mul_hn_0_r_reg[12]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_0_r_reg[14]' is removed because it is merged to 'mul_hn_0_r_reg[12]'. (OPT-1215)
Information: In design 'top', the register 'mul_hn_0_r_reg[15]' is removed because it is merged to 'mul_hn_0_r_reg[12]'. (OPT-1215)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    8825.0      4.23     218.4       0.0                              0.0000
    0:00:13    8932.0      3.26     183.9       0.0                              0.0000
    0:00:13    8932.0      3.26     183.9       0.0                              0.0000
    0:00:13    8933.0      3.64     187.3       0.0                              0.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:14    8923.0      3.54     185.2       0.0                              0.0000
    0:00:14    8894.0      3.54     184.1       0.0                              0.0000
    0:00:14    8894.0      3.54     184.1       0.0                              0.0000
    0:00:15    8958.0      3.23     181.9       0.0                              0.0000
    0:00:15    8958.0      3.23     181.9       0.0                              0.0000
    0:00:15    8958.0      3.23     181.9       0.0                              0.0000
    0:00:15    8958.0      3.23     181.9       0.0                              0.0000
    0:00:15    8958.0      3.23     181.9       0.0                              0.0000
    0:00:15    8958.0      3.23     181.9       0.0                              0.0000
    0:00:16    9031.0      3.05     176.3       0.0                              0.0000
    0:00:16    9031.0      3.05     176.3       0.0                              0.0000
    0:00:16    9031.0      3.05     176.3       0.0                              0.0000
    0:00:16    9031.0      3.05     176.3       0.0                              0.0000
    0:00:16    9031.0      3.05     176.3       0.0                              0.0000
    0:00:16    9031.0      3.05     176.3       0.0                              0.0000
    0:00:16    9031.0      3.05     176.3       0.0                              0.0000
    0:00:16    9031.0      3.05     176.3       0.0                              0.0000
    0:00:17    9031.0      3.05     176.3       0.0                              0.0000
    0:00:17    9031.0      3.05     176.3       0.0                              0.0000
    0:00:17    9031.0      3.05     176.3       0.0                              0.0000
    0:00:17    9040.0      2.80     163.8       0.0 u_mul_hn6/mul_abs_reg[11]/D    0.0000
    0:00:17    9040.0      2.71     156.7       0.0                              0.0000
    0:00:19    9067.0      2.67     154.7       0.0                              0.0000
    0:00:19    9076.0      2.60     151.8       0.0                              0.0000
    0:00:19    9076.0      2.60     151.8       0.0                              0.0000
    0:00:19    9076.0      2.60     151.8       0.0                              0.0000
    0:00:19    9070.0      2.60     152.3       0.0                              0.0000
    0:00:19    9070.0      2.60     152.3       0.0                              0.0000
    0:00:19    9070.0      2.60     152.3       0.0                              0.0000
    0:00:19    9070.0      2.60     152.3       0.0                              0.0000
    0:00:19    9068.0      2.58     152.2       0.0                              0.0000
    0:00:19    9068.0      2.58     152.2       0.0                              0.0000
    0:00:19    9065.0      2.58     151.8       0.0                              0.0000
    0:00:19    9065.0      2.58     151.8       0.0                              0.0000
    0:00:20    9094.0      2.71     145.3       0.0                              0.0000
    0:00:20    9094.0      2.71     145.3       0.0                              0.0000
    0:00:20    9095.0      2.55     144.3       0.0                              0.0000
    0:00:20    9095.0      2.55     144.3       0.0                              0.0000
    0:00:21    9099.0      2.53     144.3       0.0                              0.0000
    0:00:21    9099.0      2.53     144.3       0.0                              0.0000
    0:00:21    9099.0      2.53     144.3       0.0                              0.0000
    0:00:21    9099.0      2.53     144.3       0.0                              0.0000
    0:00:21    9099.0      2.53     144.3       0.0                              0.0000
    0:00:21    9099.0      2.53     144.3       0.0                              0.0000
    0:00:21    9099.0      2.53     144.3       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21    9090.0      2.53     144.3       0.0                              0.0000
    0:00:21    9046.0      2.52     139.9       0.0                              0.0000
    0:00:21    9029.0      2.52     139.6       0.0                              0.0000
    0:00:21    9029.0      2.52     139.6       0.0                              0.0000
    0:00:21    9020.0      2.52     141.4       0.0                              0.0000
    0:00:21    8712.0      2.52     128.4       0.0                              0.0000
    0:00:22    8722.0      2.47     126.8       0.0                              0.0000
    0:00:22    8719.0      2.47     125.8       0.0                              0.0000
    0:00:22    8719.0      2.47     125.8       0.0                              0.0000
    0:00:22    8643.0      2.47     125.6       0.0                              0.0000
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
redirect -append -tee -file rpt/final.rpt {compile_ultra -incremental -retime -timing}
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/class.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    8642.0      2.47     125.6       0.0                              0.0000
    0:00:01    8642.0      2.47     125.6       0.0                              0.0000

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:02   11703.0      0.00       0.0       0.0                              0.0000

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02   11703.0      0.00       0.0       0.0                              0.0000
    0:00:02   11781.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000

  Beginning Delay Optimization
  ----------------------------
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11750.0      0.00       0.0       0.0                              0.0000
    0:00:02   11730.0      0.00       0.0       0.0                              0.0000
    0:00:02   11730.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:02   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11728.0      0.00       0.0       0.0                              0.0000
    0:00:03   11380.0      0.00       0.0       0.0                              0.0000
    0:00:03   11380.0      0.00       0.0       0.0                              0.0000
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'class' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set_app_var verilogout_no_tri true
true
redirect -tee -file rpt/post_final.rpt {report_constraint -all}
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : top
Version: O-2018.06-SP5-5
Date   : Sat Jun  8 16:44:38 2024
****************************************

This design has no violated constraints.

1
redirect -append -tee -file rpt/post_final.rpt {report_timing}
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06-SP5-5
Date   : Sat Jun  8 16:44:38 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: R_1155 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_807 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                20x20                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R_1155/CP (FD2)                          0.00       1.00 r
  R_1155/Q (FD2)                           1.91       2.91 r
  U1526/Z (ENI)                            0.63       3.54 f
  U1551/Y (IVDA)                           0.81       4.35 r
  U1552/Z (AN2I)                           0.48       4.83 r
  U1048/Z (MUX21L)                         0.47       5.30 f
  U804/Z (AN2I)                            0.62       5.91 f
  U1195/Z (ND2I)                           0.27       6.18 r
  U1560/Z (ND2I)                           0.25       6.44 f
  U949/Z (IVI)                             0.42       6.86 r
  U913/Y (IVDAP)                           0.29       7.15 f
  U935/Z (ENI)                             0.59       7.74 r
  U2468/Z (IVI)                            0.15       7.88 f
  U2469/Z (AN2I)                           0.70       8.58 f
  U3675/Z (ND2I)                           0.27       8.85 r
  U3676/Z (ND2I)                           0.15       9.00 f
  R_807/D (FD2)                            0.00       9.00 f
  data arrival time                                   9.00

  clock clk (rise edge)                    9.00       9.00
  clock network delay (ideal)              1.00      10.00
  clock uncertainty                       -0.15       9.85
  R_807/CP (FD2)                           0.00       9.85 r
  library setup time                      -0.85       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -9.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
change_names -rules verilog -hier
1
write_file -f verilog -hier -output net/top_net.v
Writing verilog file '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/FINAL_PROJECT/syn/net/top_net.v'.
1
write_file -f ddc -hier -output mapped/top_mapped.ddc
Writing ddc file 'mapped/top_mapped.ddc'.
1
1
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Thank you...
