verilog work "source/pdl_block.v"
verilog work "source/pdl_based_switch.v"
verilog work "source/PDL_PUF.v"
verilog work "ipcore_dir/emac_single/example_design/physical/gmii_if.v"
verilog work "ipcore_dir/emac_single/example_design/emac_single.v"
verilog work "ipcore_dir/emac_single/example_design/client/fifo/tx_client_fifo_8.v"
verilog work "ipcore_dir/emac_single/example_design/client/fifo/rx_client_fifo_8.v"
verilog work "source/sirc_files/iobuf.v"
verilog work "source/sirc_files/fifo36Wrapper.v"
verilog work "source/pufMapping.v"
verilog work "ipcore_dir/emac_single/example_design/emac_single_block.v"
verilog work "ipcore_dir/emac_single/example_design/client/fifo/eth_fifo_8.v"
verilog work "ipcore_dir/blk_mem_gen_paramReg.v"
verilog work "ipcore_dir/blk_mem_gen_outputMem.v"
verilog work "ipcore_dir/blk_mem_gen_inputMem.v"
verilog work "source/sirc_files/ethernetController.v"
verilog work "source/mapping3.v"
verilog work "ipcore_dir/emac_single/example_design/emac_single_locallink.v"
verilog work "source/sirc_files/ethernet2BlockMem.v"
verilog work "source/simpleTestModuleOne.v"
verilog work "source/sirc_files/system.v"
