

================================================================
== Vivado HLS Report for 'solution'
================================================================
* Date:           Thu Jul  4 02:09:11 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.902|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------------+-----+------------------+---------+
    |         Latency        |        Interval        | Pipeline|
    | min |        max       | min |        max       |   Type  |
    +-----+------------------+-----+------------------+---------+
    |   68|  5470996276245274|   68|  5470996276245274|   none  |
    +-----+------------------+-----+------------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+----------------------+-----+-----------------+-----+-----------------+---------+
        |                                  |                      |        Latency        |        Interval       | Pipeline|
        |             Instance             |        Module        | min |       max       | min |       max       |   Type  |
        +----------------------------------+----------------------+-----+-----------------+-----+-----------------+---------+
        |grp_blockP1_fu_1276               |blockP1               |    5|  303944237568077|    5|  303944237568077|   none  |
        |grp_get_coordcube_fu_1441         |get_coordcube         |  276|            17792|  276|            17792|   none  |
        |grp_toCubieCube_fu_1467           |toCubieCube           |  228|             1084|  228|             1084|   none  |
        |grp_verify_fu_1495                |verify                |   61|              573|   61|              573|   none  |
        |grp_get_facecube_fromstr_fu_1507  |get_facecube_fromstr  |  109|              109|  109|              109|   none  |
        +----------------------------------+----------------------+-----+-----------------+-----+-----------------+---------+

        * Loop: 
        +----------------+-----+------------------+---------------------+-----------+-----------+--------+----------+
        |                |         Latency        |      Iteration      |  Initiation Interval  |  Trip  |          |
        |    Loop Name   | min |        max       |       Latency       |  achieved |   target  |  Count | Pipelined|
        +----------------+-----+------------------+---------------------+-----------+-----------+--------+----------+
        |- memset_count  |    5|                 5|                    1|          -|          -|       6|    no    |
        |- Loop 2        |   60|                60|                   10|          -|          -|       6|    no    |
        |- Loop 3        |  162|               162|                    3|          -|          -|      54|    no    |
        |- Loop 4        |    2|                13|                    2|          -|          -|  1 ~ 6 |    no    |
        |- Loop 5        |    0|  5470996276225461| 9 ~ 303944237568081 |          -|          -| 0 ~ 18 |    no    |
        +----------------+-----+------------------+---------------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    454|
|FIFO             |        -|      -|       -|      -|
|Instance         |       51|     32|   13713|  27051|
|Memory           |      180|      -|      92|     26|
|Multiplexer      |        -|      -|       -|    682|
|Register         |        -|      -|     776|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      231|     33|   14581|  28213|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       82|     15|      13|     53|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------+---------+-------+------+-------+
    |             Instance             |          Module          | BRAM_18K| DSP48E|  FF  |  LUT  |
    +----------------------------------+--------------------------+---------+-------+------+-------+
    |grp_blockP1_fu_1276               |blockP1                   |       41|      5|  6533|  15419|
    |grp_get_coordcube_fu_1441         |get_coordcube             |        0|     27|  4286|   6329|
    |grp_get_facecube_fromstr_fu_1507  |get_facecube_fromstr      |        0|      0|    21|    132|
    |solution_CTRL_BUS1_m_axi_U        |solution_CTRL_BUS1_m_axi  |        2|      0|   537|    677|
    |solution_CTRL_BUS2_m_axi_U        |solution_CTRL_BUS2_m_axi  |        2|      0|   537|    677|
    |solution_CTRL_BUS3_m_axi_U        |solution_CTRL_BUS3_m_axi  |        2|      0|   537|    677|
    |solution_CTRL_BUS_s_axi_U         |solution_CTRL_BUS_s_axi   |        4|      0|   687|    982|
    |grp_toCubieCube_fu_1467           |toCubieCube               |        0|      0|   159|   1048|
    |grp_verify_fu_1495                |verify                    |        0|      0|   416|   1110|
    +----------------------------------+--------------------------+---------+-------+------+-------+
    |Total                             |                          |       51|     32| 13713|  27051|
    +----------------------------------+--------------------------+---------+-------+------+-------+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |solution_mul_mul_rcU_U378  |solution_mul_mul_rcU  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |P1Buffer_0_i_U          |solution_P1BufferAem  |      128|   0|   0|  248000|    8|     1|      1984000|
    |P1Buffer_flip_0_U       |solution_P1Buffervdy  |        8|   0|   0|    8000|   16|     1|       128000|
    |P1Buffer_twist_0_U      |solution_P1Buffervdy  |        8|   0|   0|    8000|   16|     1|       128000|
    |P1Buffer_slice_0_U      |solution_P1Buffervdy  |        8|   0|   0|    8000|   16|     1|       128000|
    |P1Buffer_depthPhase1_U  |solution_P1Bufferyd2  |        4|   0|   0|    8000|    8|     1|        64000|
    |P1Buffer_n_0_U          |solution_P1Bufferyd2  |        4|   0|   0|    8000|    8|     1|        64000|
    |P3Buffer_parity_0_U     |solution_P3BufferBew  |        0|   2|  16|    1000|    1|     1|         1000|
    |P3Buffer_URFtoDLF_0_U   |solution_P3BufferCeG  |        1|   0|   0|    1000|   16|     1|        16000|
    |P3Buffer_FRtoBR_0_U     |solution_P3BufferCeG  |        1|   0|   0|    1000|   16|     1|        16000|
    |P3Buffer_URtoDF_0_U     |solution_P3BufferCeG  |        1|   0|   0|    1000|   16|     1|        16000|
    |P3Buffer_n_0_U          |solution_P3BufferFfa  |        1|   0|   0|    1000|    8|     1|         8000|
    |P3Buffer_0_i_U          |solution_P3BufferGfk  |       16|   0|   0|   31000|    8|     1|       248000|
    |ccRet_co_0_U            |solution_ccRet_co_0   |        0|   4|   1|       8|    2|     1|           16|
    |ccRet_cp_0_U            |solution_ccRet_cp_0   |        0|   6|   1|       8|    3|     1|           24|
    |ccRet_eo_0_U            |solution_ccRet_eo_0   |        0|   2|   1|      12|    1|     1|           12|
    |ccRet_ep_0_U            |solution_ccRet_ep_0   |        0|   8|   1|      12|    4|     1|           48|
    |count_U                 |solution_count        |        0|  64|   3|       6|   32|     1|          192|
    |res_f_0_U               |solution_res_f_0      |        0|   6|   3|      54|    3|     1|          162|
    +------------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |Total                   |                      |      180|  92|  26|  324100|  182|    18|      2801454|
    +------------------------+----------------------+---------+----+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |depthPhase1_1_fu_1983_p2  |     +    |      0|  0|  15|           5|           1|
    |grp_fu_1520_p2            |     +    |      0|  0|  39|          32|           1|
    |i_11_fu_1675_p2           |     +    |      0|  0|  12|           3|           1|
    |i_12_fu_1821_p2           |     +    |      0|  0|  15|           6|           1|
    |i_5_fu_1838_p2            |     +    |      0|  0|  12|           3|           1|
    |indvarinc_fu_1652_p2      |     +    |      0|  0|  12|           3|           1|
    |tmp_51_fu_1694_p2         |     +    |      0|  0|  15|           6|           1|
    |tmp_54_fu_1704_p2         |     +    |      0|  0|  15|           6|           2|
    |tmp_57_fu_1714_p2         |     +    |      0|  0|  15|           6|           2|
    |tmp_60_fu_1724_p2         |     +    |      0|  0|  15|           6|           3|
    |tmp_63_fu_1734_p2         |     +    |      0|  0|  15|           6|           3|
    |tmp_67_fu_1759_p2         |     +    |      0|  0|  15|           6|           3|
    |tmp_70_fu_1769_p2         |     +    |      0|  0|  15|           6|           3|
    |tmp_80_fu_1779_p2         |     +    |      0|  0|  15|           6|           4|
    |neg_mul_fu_1901_p2        |     -    |      0|  0|  40|           1|          33|
    |neg_ti_fu_1930_p2         |     -    |      0|  0|  23|           1|          16|
    |complete_1_fu_1809_p2     |    and   |      0|  0|   2|           1|           1|
    |tmp10_fu_1748_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp11_fu_1798_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp12_fu_1789_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp13_fu_1793_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp8_fu_1753_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp9_fu_1744_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_21_fu_1804_p2         |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1669_p2      |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_1815_p2       |   icmp   |      0|  0|  11|           6|           5|
    |grp_fu_1515_p2            |   icmp   |      0|  0|  11|           8|           8|
    |tmp_48_fu_1663_p2         |   icmp   |      0|  0|   9|           3|           3|
    |tmp_71_fu_1832_p2         |   icmp   |      0|  0|   9|           3|           3|
    |tmp_82_fu_1849_p2         |   icmp   |      0|  0|  18|          32|           4|
    |tmp_83_fu_1855_p2         |   icmp   |      0|  0|   9|           4|           1|
    |tmp_86_fu_1955_p2         |   icmp   |      0|  0|  13|          16|           1|
    |tmp_87_fu_1961_p2         |   icmp   |      0|  0|  11|           5|           5|
    |tmp_88_fu_1977_p2         |   icmp   |      0|  0|  18|          32|           3|
    |slice_fu_1936_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_95_fu_1923_p3         |  select  |      0|  0|  16|           1|          16|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 454|         224|         152|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |CTRL_BUS1_ARVALID     |    9|          2|    1|          2|
    |CTRL_BUS1_RREADY      |    9|          2|    1|          2|
    |CTRL_BUS2_ARVALID     |    9|          2|    1|          2|
    |CTRL_BUS2_RREADY      |    9|          2|    1|          2|
    |CTRL_BUS3_ARVALID     |    9|          2|    1|          2|
    |CTRL_BUS3_RREADY      |    9|          2|    1|          2|
    |a                     |    9|          2|   32|         64|
    |ap_NS_fsm             |  141|         31|    1|         31|
    |ccRet_co_0_address0   |   21|          4|    3|         12|
    |ccRet_co_0_ce0        |   21|          4|    1|          4|
    |ccRet_co_0_we0        |    9|          2|    1|          2|
    |ccRet_cp_0_address0   |   21|          4|    3|         12|
    |ccRet_cp_0_ce0        |   21|          4|    1|          4|
    |ccRet_cp_0_we0        |    9|          2|    1|          2|
    |ccRet_eo_0_address0   |   21|          4|    4|         16|
    |ccRet_eo_0_ce0        |   21|          4|    1|          4|
    |ccRet_eo_0_we0        |    9|          2|    1|          2|
    |ccRet_ep_0_address0   |   21|          4|    4|         16|
    |ccRet_ep_0_ce0        |   21|          4|    1|          4|
    |ccRet_ep_0_we0        |    9|          2|    1|          2|
    |complete_reg_1230     |    9|          2|    1|          2|
    |count_address0        |   44|          9|    3|         27|
    |count_d0              |   15|          3|   32|         96|
    |depthPhase1_reg_1264  |    9|          2|    5|         10|
    |encode_length         |   15|          3|    8|         24|
    |encode_length_ap_vld  |   15|          3|    1|          3|
    |facelets_address0     |   53|         12|    6|         72|
    |facelets_ce0          |   15|          3|    1|          3|
    |i_1_reg_1242          |    9|          2|    6|         12|
    |i_2_reg_1253          |    9|          2|    3|          6|
    |i_reg_1219            |    9|          2|    3|          6|
    |invdar_reg_1208       |    9|          2|    3|          6|
    |res_f_0_address0      |   15|          3|    6|         18|
    |res_f_0_ce0           |   15|          3|    1|          3|
    |res_f_0_ce1           |    9|          2|    1|          2|
    |res_f_0_we0           |    9|          2|    1|          2|
    |unsolvable            |   15|          3|    1|          3|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  682|        143|  143|        482|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |FRtoBR_Move_reg_2047                           |  31|   0|   31|          0|
    |FRtoBR_reg_2239                                |  16|   0|   16|          0|
    |MergeURtoULandUBtoDF_reg_2022                  |  31|   0|   31|          0|
    |Slice_Flip_Prun_reg_2002                       |  31|   0|   31|          0|
    |Slice_Twist_Prun_reg_2007                      |  31|   0|   31|          0|
    |Slice_URFtoDLF_Parit_reg_2017                  |  31|   0|   31|          0|
    |Slice_URtoDF_Parity_s_reg_2012                 |  31|   0|   31|          0|
    |UBtoDF_Move_reg_2027                           |  31|   0|   31|          0|
    |UBtoDF_reg_2285                                |  16|   0|   16|          0|
    |URFtoDLF_Move_reg_2042                         |  31|   0|   31|          0|
    |URFtoDLF_reg_2275                              |  16|   0|   16|          0|
    |URtoDF_Move_reg_2037                           |  31|   0|   31|          0|
    |URtoUL_Move_reg_2032                           |  31|   0|   31|          0|
    |URtoUL_reg_2280                                |  16|   0|   16|          0|
    |a                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                      |  30|   0|   30|          0|
    |complete_reg_1230                              |   1|   0|    1|          0|
    |depthPhase1_reg_1264                           |   5|   0|    5|          0|
    |flipMove_reg_2052                              |  31|   0|   31|          0|
    |flip_reg_2260                                  |  16|   0|   16|          0|
    |grp_blockP1_fu_1276_ap_start_reg               |   1|   0|    1|          0|
    |grp_get_coordcube_fu_1441_ap_start_reg         |   1|   0|    1|          0|
    |grp_get_facecube_fromstr_fu_1507_ap_start_reg  |   1|   0|    1|          0|
    |grp_toCubieCube_fu_1467_ap_start_reg           |   1|   0|    1|          0|
    |grp_verify_fu_1495_ap_start_reg                |   1|   0|    1|          0|
    |i_11_reg_2073                                  |   3|   0|    3|          0|
    |i_12_reg_2208                                  |   6|   0|    6|          0|
    |i_1_reg_1242                                   |   6|   0|    6|          0|
    |i_2_reg_1253                                   |   3|   0|    3|          0|
    |i_5_reg_2222                                   |   3|   0|    3|          0|
    |i_reg_1219                                     |   3|   0|    3|          0|
    |invdar_reg_1208                                |   3|   0|    3|          0|
    |maxDepth_read_reg_1997                         |   8|   0|    8|          0|
    |reg_1527                                       |   8|   0|    8|          0|
    |result_FRtoBR_0                                |  16|   0|   16|          0|
    |result_UBtoDF_0                                |  16|   0|   16|          0|
    |result_URFtoDLF_0                              |  16|   0|   16|          0|
    |result_URtoUL_0                                |  16|   0|   16|          0|
    |result_flip_0                                  |  16|   0|   16|          0|
    |result_parity_0                                |  16|   0|   16|          0|
    |result_twist_0                                 |  16|   0|   16|          0|
    |slice_reg_2270                                 |  16|   0|   16|          0|
    |tmp8_reg_2165                                  |   1|   0|    1|          0|
    |tmp_49_reg_2078                                |   6|   0|    6|          0|
    |tmp_53_reg_2130                                |   1|   0|    1|          0|
    |tmp_56_reg_2140                                |   1|   0|    1|          0|
    |tmp_59_reg_2150                                |   1|   0|    1|          0|
    |tmp_65_reg_2170                                |   1|   0|    1|          0|
    |tmp_69_reg_2180                                |   1|   0|    1|          0|
    |tmp_71_reg_2218                                |   1|   0|    1|          0|
    |tmp_79_reg_2190                                |   1|   0|    1|          0|
    |tmp_83_reg_2235                                |   1|   0|    1|          0|
    |tmp_86_reg_2290                                |   1|   0|    1|          0|
    |tmp_87_reg_2295                                |   1|   0|    1|          0|
    |tmp_89_reg_2244                                |  33|   0|   33|          0|
    |tmp_90_reg_2249                                |   1|   0|    1|          0|
    |tmp_93_reg_2255                                |  13|   0|   13|          0|
    |twistMove_reg_2057                             |  31|   0|   31|          0|
    |twist_reg_2265                                 |  16|   0|   16|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 776|   0|  776|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID    |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY    | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR     |  in |    8|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID     |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY     | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA      |  in |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB      |  in |    4|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID    |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY    | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR     |  in |    8|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID     | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY     |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA      | out |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP      | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID     | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY     |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP      | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs |   solution   | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |   solution   | return value |
|interrupt                 | out |    1| ap_ctrl_hs |   solution   | return value |
|m_axi_CTRL_BUS1_AWVALID   | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWREADY   |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWADDR    | out |   32|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWID      | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWLEN     | out |    8|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWSIZE    | out |    3|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWBURST   | out |    2|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWLOCK    | out |    2|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWCACHE   | out |    4|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWPROT    | out |    3|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWQOS     | out |    4|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWREGION  | out |    4|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_AWUSER    | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_WVALID    | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_WREADY    |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_WDATA     | out |   32|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_WSTRB     | out |    4|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_WLAST     | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_WID       | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_WUSER     | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARVALID   | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARREADY   |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARADDR    | out |   32|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARID      | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARLEN     | out |    8|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARSIZE    | out |    3|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARBURST   | out |    2|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARLOCK    | out |    2|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARCACHE   | out |    4|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARPROT    | out |    3|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARQOS     | out |    4|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARREGION  | out |    4|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_ARUSER    | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_RVALID    |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_RREADY    | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_RDATA     |  in |   32|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_RLAST     |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_RID       |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_RUSER     |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_RRESP     |  in |    2|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_BVALID    |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_BREADY    | out |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_BRESP     |  in |    2|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_BID       |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS1_BUSER     |  in |    1|    m_axi   |   CTRL_BUS1  |    pointer   |
|m_axi_CTRL_BUS2_AWVALID   | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWREADY   |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWADDR    | out |   32|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWID      | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWLEN     | out |    8|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWSIZE    | out |    3|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWBURST   | out |    2|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWLOCK    | out |    2|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWCACHE   | out |    4|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWPROT    | out |    3|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWQOS     | out |    4|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWREGION  | out |    4|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_AWUSER    | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_WVALID    | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_WREADY    |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_WDATA     | out |   32|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_WSTRB     | out |    4|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_WLAST     | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_WID       | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_WUSER     | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARVALID   | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARREADY   |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARADDR    | out |   32|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARID      | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARLEN     | out |    8|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARSIZE    | out |    3|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARBURST   | out |    2|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARLOCK    | out |    2|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARCACHE   | out |    4|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARPROT    | out |    3|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARQOS     | out |    4|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARREGION  | out |    4|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_ARUSER    | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_RVALID    |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_RREADY    | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_RDATA     |  in |   32|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_RLAST     |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_RID       |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_RUSER     |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_RRESP     |  in |    2|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_BVALID    |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_BREADY    | out |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_BRESP     |  in |    2|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_BID       |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS2_BUSER     |  in |    1|    m_axi   |   CTRL_BUS2  |    pointer   |
|m_axi_CTRL_BUS3_AWVALID   | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWREADY   |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWADDR    | out |   32|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWID      | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWLEN     | out |    8|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWSIZE    | out |    3|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWBURST   | out |    2|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWLOCK    | out |    2|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWCACHE   | out |    4|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWPROT    | out |    3|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWQOS     | out |    4|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWREGION  | out |    4|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_AWUSER    | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_WVALID    | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_WREADY    |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_WDATA     | out |   32|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_WSTRB     | out |    4|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_WLAST     | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_WID       | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_WUSER     | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARVALID   | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARREADY   |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARADDR    | out |   32|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARID      | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARLEN     | out |    8|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARSIZE    | out |    3|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARBURST   | out |    2|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARLOCK    | out |    2|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARCACHE   | out |    4|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARPROT    | out |    3|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARQOS     | out |    4|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARREGION  | out |    4|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_ARUSER    | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_RVALID    |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_RREADY    | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_RDATA     |  in |   32|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_RLAST     |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_RID       |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_RUSER     |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_RRESP     |  in |    2|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_BVALID    |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_BREADY    | out |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_BRESP     |  in |    2|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_BID       |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
|m_axi_CTRL_BUS3_BUSER     |  in |    1|    m_axi   |   CTRL_BUS3  |    pointer   |
+--------------------------+-----+-----+------------+--------------+--------------+

