// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Sobel_fxp_sqrt_9_9_17_17_s (
        ap_clk,
        ap_rst,
        in_val_V,
        ap_return,
        ap_ce
);

parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv11_601 = 11'b11000000001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv12_300 = 12'b1100000000;
parameter    ap_const_lv12_B00 = 12'b101100000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_280 = 12'b1010000000;
parameter    ap_const_lv12_680 = 12'b11010000000;
parameter    ap_const_lv12_180 = 12'b110000000;
parameter    ap_const_lv12_580 = 12'b10110000000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv11_40 = 11'b1000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv11_C0 = 11'b11000000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv11_20 = 11'b100000;
parameter    ap_const_lv11_60 = 11'b1100000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv11_10 = 11'b10000;
parameter    ap_const_lv11_30 = 11'b110000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv11_18 = 11'b11000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_C = 11'b1100;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_6 = 11'b110;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_9 = 32'b1001;

input   ap_clk;
input   ap_rst;
input  [16:0] in_val_V;
output  [8:0] ap_return;
input   ap_ce;

wire   [11:0] p_0353_1_2_fu_278_p3;
reg   [11:0] p_0353_1_2_reg_967;
wire   [1:0] tmp_1421_fu_286_p3;
reg   [1:0] tmp_1421_reg_972;
reg   [0:0] tmp_1568_reg_978;
wire   [0:0] tmp_1572_fu_487_p3;
reg   [0:0] tmp_1572_reg_984;
wire   [11:0] s_V_1_5_fu_519_p2;
reg   [11:0] s_V_1_5_reg_989;
wire   [11:0] s_V_2_5_fu_543_p2;
reg   [11:0] s_V_2_5_reg_994;
wire   [4:0] tmp_1424_fu_549_p3;
reg   [4:0] tmp_1424_reg_999;
wire   [11:0] p_0353_1_7_fu_728_p3;
reg   [11:0] p_0353_1_7_reg_1005;
wire   [6:0] tmp_1426_fu_736_p3;
reg   [6:0] tmp_1426_reg_1010;
reg   [0:0] tmp_1578_reg_1016;
wire   [9:0] tmp_fu_160_p4;
wire   [10:0] tmp_cast_fu_170_p1;
wire   [10:0] tmp_64_s_fu_174_p2;
wire   [9:0] tmp_s_fu_180_p4;
wire   [0:0] tmp_1565_fu_190_p3;
wire   [11:0] p_0353_1_1_v_fu_214_p3;
wire   [11:0] tmp_64_1_fu_198_p3;
wire   [11:0] p_0353_1_1_fu_222_p2;
wire   [11:0] tmp_1567_fu_244_p2;
wire   [11:0] tmp_70_2_cast_cast_fu_250_p3;
wire   [11:0] tmp_73_2_cast_cast_fu_264_p3;
wire   [0:0] tmp_1566_fu_236_p3;
wire   [11:0] s_V_2_2_fu_272_p2;
wire   [11:0] s_V_1_2_fu_258_p2;
wire   [1:0] p_0305_1_in_in_1_fu_206_p3;
wire   [1:0] q_V_1_1_fu_228_p3;
wire   [2:0] q_star_V_2_fu_302_p3;
wire   [2:0] q_V_1_2_fu_309_p2;
wire   [10:0] r_V_1_fu_320_p3;
wire   [10:0] tmp_70_3_fu_328_p2;
wire   [11:0] tmp_1569_fu_315_p2;
wire   [11:0] tmp_70_3_cast_fu_334_p1;
wire   [10:0] r_V_2_3_fu_344_p3;
wire   [10:0] tmp_73_3_fu_351_p2;
wire   [11:0] tmp_73_3_cast_fu_357_p1;
wire   [11:0] s_V_2_3_fu_361_p2;
wire   [11:0] s_V_1_3_fu_338_p2;
wire   [2:0] tmp_1422_fu_374_p3;
wire   [3:0] q_star_V_3_fu_381_p3;
wire   [11:0] p_0353_1_3_fu_367_p3;
wire   [3:0] q_V_1_3_fu_389_p2;
wire   [10:0] r_V_2_fu_409_p3;
wire   [10:0] tmp_70_4_fu_417_p2;
wire   [11:0] tmp_1571_fu_403_p2;
wire   [11:0] tmp_70_4_cast_fu_423_p1;
wire   [10:0] r_V_2_4_fu_433_p3;
wire   [10:0] tmp_73_4_fu_441_p2;
wire   [11:0] tmp_73_4_cast_fu_447_p1;
wire   [0:0] tmp_1570_fu_395_p3;
wire   [11:0] s_V_2_4_fu_451_p2;
wire   [11:0] s_V_1_4_fu_427_p2;
wire   [3:0] tmp_1423_fu_465_p3;
wire   [4:0] q_star_V_4_fu_473_p3;
wire   [11:0] p_0353_1_4_fu_457_p3;
wire   [4:0] q_V_1_4_fu_481_p2;
wire   [10:0] r_V_3_fu_501_p3;
wire   [10:0] tmp_70_5_fu_509_p2;
wire   [11:0] tmp_1573_fu_495_p2;
wire   [11:0] tmp_70_5_cast_fu_515_p1;
wire   [10:0] r_V_2_5_fu_525_p3;
wire   [10:0] tmp_73_5_fu_533_p2;
wire   [11:0] tmp_73_5_cast_fu_539_p1;
wire   [5:0] q_star_V_5_fu_562_p3;
wire   [11:0] p_0353_1_5_fu_557_p3;
wire   [5:0] q_V_1_5_fu_569_p2;
wire   [10:0] r_V_6_fu_589_p3;
wire   [10:0] tmp_70_6_fu_597_p2;
wire   [11:0] tmp_1575_fu_583_p2;
wire   [11:0] tmp_70_6_cast_fu_603_p1;
wire   [10:0] r_V_2_6_fu_613_p3;
wire   [10:0] tmp_73_6_fu_620_p2;
wire   [11:0] tmp_73_6_cast_fu_626_p1;
wire   [0:0] tmp_1574_fu_575_p3;
wire   [11:0] s_V_2_6_fu_630_p2;
wire   [11:0] s_V_1_6_fu_607_p2;
wire   [5:0] tmp_1425_fu_644_p3;
wire   [6:0] q_star_V_6_fu_652_p3;
wire   [11:0] p_0353_1_6_fu_636_p3;
wire   [6:0] q_V_1_6_fu_660_p2;
wire   [10:0] r_V_7_fu_680_p3;
wire   [10:0] tmp_70_7_fu_688_p2;
wire   [11:0] tmp_1577_fu_674_p2;
wire   [11:0] tmp_70_7_cast_fu_694_p1;
wire   [10:0] r_V_2_7_fu_704_p3;
wire   [10:0] tmp_73_7_fu_712_p2;
wire   [11:0] tmp_73_7_cast_fu_718_p1;
wire   [0:0] tmp_1576_fu_666_p3;
wire   [11:0] s_V_2_7_fu_722_p2;
wire   [11:0] s_V_1_7_fu_698_p2;
wire   [7:0] q_star_V_7_fu_752_p3;
wire   [7:0] q_V_1_7_fu_759_p2;
wire   [10:0] r_V_8_fu_770_p3;
wire   [10:0] tmp_70_8_fu_778_p2;
wire   [11:0] tmp_1579_fu_765_p2;
wire   [11:0] tmp_70_8_cast_fu_784_p1;
wire   [10:0] r_V_2_8_fu_794_p3;
wire   [10:0] tmp_73_8_fu_801_p2;
wire   [11:0] tmp_73_8_cast_fu_807_p1;
wire   [11:0] s_V_2_8_fu_811_p2;
wire   [11:0] s_V_1_8_fu_788_p2;
wire   [7:0] tmp_1427_fu_824_p3;
wire   [8:0] q_star_V_8_fu_831_p3;
wire   [11:0] p_0353_1_8_fu_817_p3;
wire   [8:0] q_V_1_8_fu_839_p2;
wire   [10:0] r_V_9_fu_859_p3;
wire   [10:0] r_V_1_9_fu_867_p2;
wire   [11:0] tmp_1581_fu_853_p2;
wire   [11:0] r_V_1_9_cast_fu_873_p1;
wire   [10:0] r_V_2_9_fu_883_p3;
wire   [10:0] r_V_3_9_fu_891_p2;
wire   [11:0] r_V_3_9_cast_fu_897_p1;
wire   [0:0] tmp_1580_fu_845_p3;
wire   [11:0] s_V_2_9_fu_901_p2;
wire   [11:0] s_V_1_9_fu_877_p2;
wire   [8:0] tmp_1428_fu_915_p3;
wire   [9:0] q_star_V_9_fu_923_p3;
wire   [11:0] p_0353_1_9_fu_907_p3;
wire   [9:0] q_V_1_9_fu_931_p2;
wire   [9:0] q_V_fu_943_p2;
wire   [0:0] tmp_7_fu_937_p2;
wire   [8:0] tmp_1429_fu_949_p4;

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_0353_1_2_reg_967[11 : 3] <= p_0353_1_2_fu_278_p3[11 : 3];
        p_0353_1_7_reg_1005[11 : 5] <= p_0353_1_7_fu_728_p3[11 : 5];
        s_V_1_5_reg_989[11 : 6] <= s_V_1_5_fu_519_p2[11 : 6];
        s_V_2_5_reg_994[11 : 6] <= s_V_2_5_fu_543_p2[11 : 6];
        tmp_1421_reg_972 <= tmp_1421_fu_286_p3;
        tmp_1424_reg_999 <= tmp_1424_fu_549_p3;
        tmp_1426_reg_1010 <= tmp_1426_fu_736_p3;
        tmp_1568_reg_978 <= p_0353_1_2_fu_278_p3[ap_const_lv32_B];
        tmp_1572_reg_984 <= p_0353_1_4_fu_457_p3[ap_const_lv32_B];
        tmp_1578_reg_1016 <= p_0353_1_7_fu_728_p3[ap_const_lv32_B];
    end
end

assign ap_return = ((tmp_7_fu_937_p2[0:0] === 1'b1) ? tmp_1429_fu_949_p4 : tmp_1428_fu_915_p3);

assign p_0305_1_in_in_1_fu_206_p3 = ((tmp_1565_fu_190_p3[0:0] === 1'b1) ? ap_const_lv2_0 : ap_const_lv2_2);

assign p_0353_1_1_fu_222_p2 = (p_0353_1_1_v_fu_214_p3 + tmp_64_1_fu_198_p3);

assign p_0353_1_1_v_fu_214_p3 = ((tmp_1565_fu_190_p3[0:0] === 1'b1) ? ap_const_lv12_300 : ap_const_lv12_B00);

assign p_0353_1_2_fu_278_p3 = ((tmp_1566_fu_236_p3[0:0] === 1'b1) ? s_V_2_2_fu_272_p2 : s_V_1_2_fu_258_p2);

assign p_0353_1_3_fu_367_p3 = ((tmp_1568_reg_978[0:0] === 1'b1) ? s_V_2_3_fu_361_p2 : s_V_1_3_fu_338_p2);

assign p_0353_1_4_fu_457_p3 = ((tmp_1570_fu_395_p3[0:0] === 1'b1) ? s_V_2_4_fu_451_p2 : s_V_1_4_fu_427_p2);

assign p_0353_1_5_fu_557_p3 = ((tmp_1572_reg_984[0:0] === 1'b1) ? s_V_2_5_reg_994 : s_V_1_5_reg_989);

assign p_0353_1_6_fu_636_p3 = ((tmp_1574_fu_575_p3[0:0] === 1'b1) ? s_V_2_6_fu_630_p2 : s_V_1_6_fu_607_p2);

assign p_0353_1_7_fu_728_p3 = ((tmp_1576_fu_666_p3[0:0] === 1'b1) ? s_V_2_7_fu_722_p2 : s_V_1_7_fu_698_p2);

assign p_0353_1_8_fu_817_p3 = ((tmp_1578_reg_1016[0:0] === 1'b1) ? s_V_2_8_fu_811_p2 : s_V_1_8_fu_788_p2);

assign p_0353_1_9_fu_907_p3 = ((tmp_1580_fu_845_p3[0:0] === 1'b1) ? s_V_2_9_fu_901_p2 : s_V_1_9_fu_877_p2);

assign q_V_1_1_fu_228_p3 = ((tmp_1565_fu_190_p3[0:0] === 1'b1) ? ap_const_lv2_1 : ap_const_lv2_3);

assign q_V_1_2_fu_309_p2 = (q_star_V_2_fu_302_p3 | ap_const_lv3_1);

assign q_V_1_3_fu_389_p2 = (q_star_V_3_fu_381_p3 | ap_const_lv4_1);

assign q_V_1_4_fu_481_p2 = (q_star_V_4_fu_473_p3 | ap_const_lv5_1);

assign q_V_1_5_fu_569_p2 = (q_star_V_5_fu_562_p3 | ap_const_lv6_1);

assign q_V_1_6_fu_660_p2 = (q_star_V_6_fu_652_p3 | ap_const_lv7_1);

assign q_V_1_7_fu_759_p2 = (q_star_V_7_fu_752_p3 | ap_const_lv8_1);

assign q_V_1_8_fu_839_p2 = (q_star_V_8_fu_831_p3 | ap_const_lv9_1);

assign q_V_1_9_fu_931_p2 = (q_star_V_9_fu_923_p3 | ap_const_lv10_1);

assign q_V_fu_943_p2 = (q_V_1_9_fu_931_p2 + ap_const_lv10_1);

assign q_star_V_2_fu_302_p3 = {{tmp_1421_reg_972}, {1'b0}};

assign q_star_V_3_fu_381_p3 = {{tmp_1422_fu_374_p3}, {1'b0}};

assign q_star_V_4_fu_473_p3 = {{tmp_1423_fu_465_p3}, {1'b0}};

assign q_star_V_5_fu_562_p3 = {{tmp_1424_reg_999}, {1'b0}};

assign q_star_V_6_fu_652_p3 = {{tmp_1425_fu_644_p3}, {1'b0}};

assign q_star_V_7_fu_752_p3 = {{tmp_1426_reg_1010}, {1'b0}};

assign q_star_V_8_fu_831_p3 = {{tmp_1427_fu_824_p3}, {1'b0}};

assign q_star_V_9_fu_923_p3 = {{tmp_1428_fu_915_p3}, {1'b0}};

assign r_V_1_9_cast_fu_873_p1 = r_V_1_9_fu_867_p2;

assign r_V_1_9_fu_867_p2 = (r_V_9_fu_859_p3 | ap_const_lv11_1);

assign r_V_1_fu_320_p3 = {{q_V_1_2_fu_309_p2}, {ap_const_lv8_0}};

assign r_V_2_3_fu_344_p3 = {{tmp_1421_reg_972}, {ap_const_lv9_0}};

assign r_V_2_4_fu_433_p3 = {{tmp_1422_fu_374_p3}, {ap_const_lv8_0}};

assign r_V_2_5_fu_525_p3 = {{tmp_1423_fu_465_p3}, {ap_const_lv7_0}};

assign r_V_2_6_fu_613_p3 = {{tmp_1424_reg_999}, {ap_const_lv6_0}};

assign r_V_2_7_fu_704_p3 = {{tmp_1425_fu_644_p3}, {ap_const_lv5_0}};

assign r_V_2_8_fu_794_p3 = {{tmp_1426_reg_1010}, {ap_const_lv4_0}};

assign r_V_2_9_fu_883_p3 = {{tmp_1427_fu_824_p3}, {ap_const_lv3_0}};

assign r_V_2_fu_409_p3 = {{q_V_1_3_fu_389_p2}, {ap_const_lv7_0}};

assign r_V_3_9_cast_fu_897_p1 = r_V_3_9_fu_891_p2;

assign r_V_3_9_fu_891_p2 = (r_V_2_9_fu_883_p3 | ap_const_lv11_3);

assign r_V_3_fu_501_p3 = {{q_V_1_4_fu_481_p2}, {ap_const_lv6_0}};

assign r_V_6_fu_589_p3 = {{q_V_1_5_fu_569_p2}, {ap_const_lv5_0}};

assign r_V_7_fu_680_p3 = {{q_V_1_6_fu_660_p2}, {ap_const_lv4_0}};

assign r_V_8_fu_770_p3 = {{q_V_1_7_fu_759_p2}, {ap_const_lv3_0}};

assign r_V_9_fu_859_p3 = {{q_V_1_8_fu_839_p2}, {ap_const_lv2_0}};

assign s_V_1_2_fu_258_p2 = (tmp_1567_fu_244_p2 - tmp_70_2_cast_cast_fu_250_p3);

assign s_V_1_3_fu_338_p2 = (tmp_1569_fu_315_p2 - tmp_70_3_cast_fu_334_p1);

assign s_V_1_4_fu_427_p2 = (tmp_1571_fu_403_p2 - tmp_70_4_cast_fu_423_p1);

assign s_V_1_5_fu_519_p2 = (tmp_1573_fu_495_p2 - tmp_70_5_cast_fu_515_p1);

assign s_V_1_6_fu_607_p2 = (tmp_1575_fu_583_p2 - tmp_70_6_cast_fu_603_p1);

assign s_V_1_7_fu_698_p2 = (tmp_1577_fu_674_p2 - tmp_70_7_cast_fu_694_p1);

assign s_V_1_8_fu_788_p2 = (tmp_1579_fu_765_p2 - tmp_70_8_cast_fu_784_p1);

assign s_V_1_9_fu_877_p2 = (tmp_1581_fu_853_p2 - r_V_1_9_cast_fu_873_p1);

assign s_V_2_2_fu_272_p2 = (tmp_73_2_cast_cast_fu_264_p3 + tmp_1567_fu_244_p2);

assign s_V_2_3_fu_361_p2 = (tmp_73_3_cast_fu_357_p1 + tmp_1569_fu_315_p2);

assign s_V_2_4_fu_451_p2 = (tmp_73_4_cast_fu_447_p1 + tmp_1571_fu_403_p2);

assign s_V_2_5_fu_543_p2 = (tmp_73_5_cast_fu_539_p1 + tmp_1573_fu_495_p2);

assign s_V_2_6_fu_630_p2 = (tmp_73_6_cast_fu_626_p1 + tmp_1575_fu_583_p2);

assign s_V_2_7_fu_722_p2 = (tmp_73_7_cast_fu_718_p1 + tmp_1577_fu_674_p2);

assign s_V_2_8_fu_811_p2 = (tmp_73_8_cast_fu_807_p1 + tmp_1579_fu_765_p2);

assign s_V_2_9_fu_901_p2 = (r_V_3_9_cast_fu_897_p1 + tmp_1581_fu_853_p2);

assign tmp_1421_fu_286_p3 = ((tmp_1566_fu_236_p3[0:0] === 1'b1) ? p_0305_1_in_in_1_fu_206_p3 : q_V_1_1_fu_228_p3);

assign tmp_1422_fu_374_p3 = ((tmp_1568_reg_978[0:0] === 1'b1) ? q_star_V_2_fu_302_p3 : q_V_1_2_fu_309_p2);

assign tmp_1423_fu_465_p3 = ((tmp_1570_fu_395_p3[0:0] === 1'b1) ? q_star_V_3_fu_381_p3 : q_V_1_3_fu_389_p2);

assign tmp_1424_fu_549_p3 = ((tmp_1572_fu_487_p3[0:0] === 1'b1) ? q_star_V_4_fu_473_p3 : q_V_1_4_fu_481_p2);

assign tmp_1425_fu_644_p3 = ((tmp_1574_fu_575_p3[0:0] === 1'b1) ? q_star_V_5_fu_562_p3 : q_V_1_5_fu_569_p2);

assign tmp_1426_fu_736_p3 = ((tmp_1576_fu_666_p3[0:0] === 1'b1) ? q_star_V_6_fu_652_p3 : q_V_1_6_fu_660_p2);

assign tmp_1427_fu_824_p3 = ((tmp_1578_reg_1016[0:0] === 1'b1) ? q_star_V_7_fu_752_p3 : q_V_1_7_fu_759_p2);

assign tmp_1428_fu_915_p3 = ((tmp_1580_fu_845_p3[0:0] === 1'b1) ? q_star_V_8_fu_831_p3 : q_V_1_8_fu_839_p2);

assign tmp_1429_fu_949_p4 = {{q_V_fu_943_p2[ap_const_lv32_9 : ap_const_lv32_1]}};

assign tmp_1565_fu_190_p3 = tmp_64_s_fu_174_p2[ap_const_lv32_A];

assign tmp_1566_fu_236_p3 = p_0353_1_1_fu_222_p2[ap_const_lv32_B];

assign tmp_1567_fu_244_p2 = p_0353_1_1_fu_222_p2 << ap_const_lv12_1;

assign tmp_1569_fu_315_p2 = p_0353_1_2_reg_967 << ap_const_lv12_1;

assign tmp_1570_fu_395_p3 = p_0353_1_3_fu_367_p3[ap_const_lv32_B];

assign tmp_1571_fu_403_p2 = p_0353_1_3_fu_367_p3 << ap_const_lv12_1;

assign tmp_1572_fu_487_p3 = p_0353_1_4_fu_457_p3[ap_const_lv32_B];

assign tmp_1573_fu_495_p2 = p_0353_1_4_fu_457_p3 << ap_const_lv12_1;

assign tmp_1574_fu_575_p3 = p_0353_1_5_fu_557_p3[ap_const_lv32_B];

assign tmp_1575_fu_583_p2 = p_0353_1_5_fu_557_p3 << ap_const_lv12_1;

assign tmp_1576_fu_666_p3 = p_0353_1_6_fu_636_p3[ap_const_lv32_B];

assign tmp_1577_fu_674_p2 = p_0353_1_6_fu_636_p3 << ap_const_lv12_1;

assign tmp_1579_fu_765_p2 = p_0353_1_7_reg_1005 << ap_const_lv12_1;

assign tmp_1580_fu_845_p3 = p_0353_1_8_fu_817_p3[ap_const_lv32_B];

assign tmp_1581_fu_853_p2 = p_0353_1_8_fu_817_p3 << ap_const_lv12_1;

assign tmp_64_1_fu_198_p3 = {{tmp_s_fu_180_p4}, {ap_const_lv2_0}};

assign tmp_64_s_fu_174_p2 = ($signed(tmp_cast_fu_170_p1) + $signed(ap_const_lv11_601));

assign tmp_70_2_cast_cast_fu_250_p3 = ((tmp_1565_fu_190_p3[0:0] === 1'b1) ? ap_const_lv12_280 : ap_const_lv12_680);

assign tmp_70_3_cast_fu_334_p1 = tmp_70_3_fu_328_p2;

assign tmp_70_3_fu_328_p2 = (r_V_1_fu_320_p3 | ap_const_lv11_40);

assign tmp_70_4_cast_fu_423_p1 = tmp_70_4_fu_417_p2;

assign tmp_70_4_fu_417_p2 = (r_V_2_fu_409_p3 | ap_const_lv11_20);

assign tmp_70_5_cast_fu_515_p1 = tmp_70_5_fu_509_p2;

assign tmp_70_5_fu_509_p2 = (r_V_3_fu_501_p3 | ap_const_lv11_10);

assign tmp_70_6_cast_fu_603_p1 = tmp_70_6_fu_597_p2;

assign tmp_70_6_fu_597_p2 = (r_V_6_fu_589_p3 | ap_const_lv11_8);

assign tmp_70_7_cast_fu_694_p1 = tmp_70_7_fu_688_p2;

assign tmp_70_7_fu_688_p2 = (r_V_7_fu_680_p3 | ap_const_lv11_4);

assign tmp_70_8_cast_fu_784_p1 = tmp_70_8_fu_778_p2;

assign tmp_70_8_fu_778_p2 = (r_V_8_fu_770_p3 | ap_const_lv11_2);

assign tmp_73_2_cast_cast_fu_264_p3 = ((tmp_1565_fu_190_p3[0:0] === 1'b1) ? ap_const_lv12_180 : ap_const_lv12_580);

assign tmp_73_3_cast_fu_357_p1 = tmp_73_3_fu_351_p2;

assign tmp_73_3_fu_351_p2 = (r_V_2_3_fu_344_p3 | ap_const_lv11_C0);

assign tmp_73_4_cast_fu_447_p1 = tmp_73_4_fu_441_p2;

assign tmp_73_4_fu_441_p2 = (r_V_2_4_fu_433_p3 | ap_const_lv11_60);

assign tmp_73_5_cast_fu_539_p1 = tmp_73_5_fu_533_p2;

assign tmp_73_5_fu_533_p2 = (r_V_2_5_fu_525_p3 | ap_const_lv11_30);

assign tmp_73_6_cast_fu_626_p1 = tmp_73_6_fu_620_p2;

assign tmp_73_6_fu_620_p2 = (r_V_2_6_fu_613_p3 | ap_const_lv11_18);

assign tmp_73_7_cast_fu_718_p1 = tmp_73_7_fu_712_p2;

assign tmp_73_7_fu_712_p2 = (r_V_2_7_fu_704_p3 | ap_const_lv11_C);

assign tmp_73_8_cast_fu_807_p1 = tmp_73_8_fu_801_p2;

assign tmp_73_8_fu_801_p2 = (r_V_2_8_fu_794_p3 | ap_const_lv11_6);

assign tmp_7_fu_937_p2 = (($signed(p_0353_1_9_fu_907_p3) > $signed(12'b000000000000)) ? 1'b1 : 1'b0);

assign tmp_cast_fu_170_p1 = tmp_fu_160_p4;

assign tmp_fu_160_p4 = {{in_val_V[ap_const_lv32_10 : ap_const_lv32_7]}};

assign tmp_s_fu_180_p4 = {{tmp_64_s_fu_174_p2[ap_const_lv32_A : ap_const_lv32_1]}};

always @ (posedge ap_clk) begin
    p_0353_1_2_reg_967[2:0] <= 3'b000;
    s_V_1_5_reg_989[5:0] <= 6'b110000;
    s_V_2_5_reg_994[5:0] <= 6'b110000;
    p_0353_1_7_reg_1005[4:0] <= 5'b11100;
end

endmodule //Sobel_fxp_sqrt_9_9_17_17_s
