// Seed: 1159492246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1.id_13 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_2 = id_10;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_14,
      id_5
  );
  assign id_3 = id_13;
  wire id_18;
  wire id_19;
endmodule
