name: ADC12_Common
description: Analog-to-Digital Converter
groupName: ADC
baseAddress: 1342440192
registers:
- name: ADC_CSR
  displayName: ADC_CSR
  description: ADC common status register
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADRDY_MST
    description: "Master ADC ready\nThis bit is a copy of the ADRDY bit in the corresponding
      ADC_ISR register."
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: EOSMP_MST
    description: "End of Sampling phase flag of the master ADC\nThis bit is a copy
      of the EOSMP bit in the corresponding ADC_ISR register."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: EOC_MST
    description: "End of regular conversion of the master ADC\nThis bit is a copy
      of the EOC bit in the corresponding ADC_ISR register."
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: EOS_MST
    description: "End of regular sequence flag of the master ADC\nThis bit is a copy
      of the EOS bit in the corresponding ADC_ISR register."
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: OVR_MST
    description: "Overrun flag of the master ADC\nThis bit is a copy of the OVR bit
      in the corresponding ADC_ISR register."
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: JEOC_MST
    description: "End of injected conversion flag of the master ADC\nThis bit is a
      copy of the JEOC bit in the corresponding ADC_ISR register."
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: JEOS_MST
    description: "End of injected sequence flag of the master ADC\nThis bit is a copy
      of the JEOS bit in the corresponding ADC_ISR register."
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: AWD1_MST
    description: "Analog watchdog 1 flag of the master ADC\nThis bit is a copy of
      the AWD1 bit in the corresponding ADC_ISR register."
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: AWD2_MST
    description: "Analog watchdog 2 flag of the master ADC\nThis bit is a copy of
      the AWD2 bit in the corresponding ADC_ISR register."
    bitOffset: 8
    bitWidth: 1
    access: read-only
  - name: AWD3_MST
    description: "Analog watchdog 3 flag of the master ADC\nThis bit is a copy of
      the AWD3 bit in the corresponding ADC_ISR register."
    bitOffset: 9
    bitWidth: 1
    access: read-only
  - name: JQOVF_MST
    description: "Injected Context Queue Overflow flag of the master ADC\nThis bit
      is a copy of the JQOVF bit in the corresponding ADC_ISR register."
    bitOffset: 10
    bitWidth: 1
    access: read-only
  - name: ADRDY_SLV
    description: "Slave ADC ready\nThis bit is a copy of the ADRDY bit in the corresponding
      ADC_ISR register."
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: EOSMP_SLV
    description: "End of Sampling phase flag of the slave ADC\nThis bit is a copy
      of the EOSMP2 bit in the corresponding ADC_ISR register."
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EOC_SLV
    description: "End of regular conversion of the slave ADC\nThis bit is a copy of
      the EOC bit in the corresponding ADC_ISR register."
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: EOS_SLV
    description: End of regular sequence flag of the slave ADC. This bit is a 
      copy of the EOS bit in the corresponding ADC_ISR register.
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: OVR_SLV
    description: "Overrun flag of the slave ADC \nThis bit is a copy of the OVR bit
      in the corresponding ADC_ISR register."
    bitOffset: 20
    bitWidth: 1
    access: read-only
  - name: JEOC_SLV
    description: "End of injected conversion flag of the slave ADC \nThis bit is a
      copy of the JEOC bit in the corresponding ADC_ISR register."
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: JEOS_SLV
    description: "End of injected sequence flag of the slave ADC \nThis bit is a copy
      of the JEOS bit in the corresponding ADC_ISR register."
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: AWD1_SLV
    description: "Analog watchdog 1 flag of the slave ADC \nThis bit is a copy of
      the AWD1 bit in the corresponding ADC_ISR register."
    bitOffset: 23
    bitWidth: 1
    access: read-only
  - name: AWD2_SLV
    description: "Analog watchdog 2 flag of the slave ADC \nThis bit is a copy of
      the AWD2 bit in the corresponding ADC_ISR register."
    bitOffset: 24
    bitWidth: 1
    access: read-only
  - name: AWD3_SLV
    description: "Analog watchdog 3 flag of the slave ADC\nThis bit is a copy of the
      AWD3 bit in the corresponding ADC_ISR register."
    bitOffset: 25
    bitWidth: 1
    access: read-only
  - name: JQOVF_SLV
    description: "Injected Context Queue Overflow flag of the slave ADC \nThis bit
      is a copy of the JQOVF bit in the corresponding ADC_ISR register."
    bitOffset: 26
    bitWidth: 1
    access: read-only
- name: ADC_CCR
  displayName: ADC_CCR
  description: ADC common control register
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DUAL
    description: "Dual ADC mode selection \nThese bits are written by software to
      select the operating mode.\nAll the ADCs independent:\n00001 to 01001: Dual
      mode, master and slave ADCs working together\nAll other combinations are reserved
      and must not be programmed\nNote: The software is allowed to write these bits
      only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP
      = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 0
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Independent mode
      value: 0
    - name: B_0x1
      description: Combined regular simultaneous + injected simultaneous mode
      value: 1
    - name: B_0x2
      description: Combined regular simultaneous + alternate trigger mode
      value: 2
    - name: B_0x3
      description: Combined Interleaved mode + injected simultaneous mode
      value: 3
    - name: B_0x5
      description: Injected simultaneous mode only
      value: 5
    - name: B_0x6
      description: Regular simultaneous mode only
      value: 6
    - name: B_0x7
      description: Interleaved mode only
      value: 7
    - name: B_0x9
      description: Alternate trigger mode only
      value: 9
  - name: DELAY
    description: "Delay between 2 sampling phases \nThese bits are set and cleared
      by software. These bits are used in dual interleaved modes. Refer to Table 112
      for the value of ADC resolution versus DELAY bits values. \nNote: The software
      is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART
      = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 8
    bitWidth: 4
    access: read-write
  - name: DMACFG
    description: "DMA configuration (for dual ADC mode)\nThis bit is set and cleared
      by software to select between two DMA modes of operation and is effective only
      when DMAEN = 1.\nFor more details, refer to Section : Managing conversions using
      the DMA\nNote: The software is allowed to write these bits only when ADSTART
      = 0 (which ensures that no regular conversion is ongoing)."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA One Shot mode selected
      value: 0
    - name: B_0x1
      description: DMA Circular mode selected
      value: 1
  - name: MDMA
    description: "Direct memory access mode for dual ADC mode \nThis bitfield is set
      and cleared by software. Refer to the DMA controller section for more details.\n\
      Note: The software is allowed to write these bits only when ADSTART = 0 (which
      ensures that no regular conversion is ongoing)."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: MDMA mode disabled
      value: 0
    - name: B_0x1
      description: Enable dual interleaved mode to output to the master channel 
        of DFSDM interface both Master and the Slave result (16-bit data width)
      value: 1
    - name: B_0x2
      description: MDMA mode enabled for 12 and 10-bit resolution
      value: 2
    - name: B_0x3
      description: MDMA mode enabled for 8 and 6-bit resolution
      value: 3
  - name: CKMODE
    description: "ADC clock mode\nThese bits are set and cleared by software to define
      the ADC clock scheme (which is common to both master and slave ADCs):\nIn all
      synchronous clock modes, there is no jitter in the delay from a timer trigger
      to the start of a conversion.\nNote: The software is allowed to write these
      bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0,
      ADSTP = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'CK_ADCx (x = 123) (Asynchronous clock mode), generated at product
        level (refer to Section 6: Reset and clock control (RCC))'
      value: 0
    - name: B_0x1
      description: HCLK/1 (Synchronous clock mode). This configuration must be 
        enabled only if the AHB clock prescaler is set (HPRE[3:0] = 0xxx in 
        RCC_CFGR register) and if the system clock has a 50% duty cycle.
      value: 1
    - name: B_0x2
      description: HCLK/2 (Synchronous clock mode)
      value: 2
    - name: B_0x3
      description: HCLK/4 (Synchronous clock mode)
      value: 3
  - name: PRESC
    description: "ADC prescaler\nThese bits are set and cleared by software to select
      the frequency of the clock to the ADC. The clock is common for all the ADCs.\n\
      other: reserved\nNote: The software is allowed to write these bits only when
      the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS
      = 0 and ADEN = 0). The ADC prescaler value is applied only when CKMODE[1:0]
      = 00."
    bitOffset: 18
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: input ADC clock not divided
      value: 0
    - name: B_0x1
      description: input ADC clock divided by 2
      value: 1
    - name: B_0x2
      description: input ADC clock divided by 4
      value: 2
    - name: B_0x3
      description: input ADC clock divided by 6
      value: 3
    - name: B_0x4
      description: input ADC clock divided by 8
      value: 4
    - name: B_0x5
      description: input ADC clock divided by 10
      value: 5
    - name: B_0x6
      description: input ADC clock divided by 12
      value: 6
    - name: B_0x7
      description: input ADC clock divided by 16
      value: 7
    - name: B_0x8
      description: input ADC clock divided by 32
      value: 8
    - name: B_0x9
      description: input ADC clock divided by 64
      value: 9
    - name: B_0xA
      description: input ADC clock divided by 128
      value: 10
    - name: B_0xB
      description: input ADC clock divided by 256
      value: 11
  - name: VREFEN
    description: "V<sub>REFINT</sub> enable\nThis bit is set and cleared by software
      to enable/disable the V<sub>REFINT</sub> channel."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: V<sub>REFINT</sub> channel disabled
      value: 0
    - name: B_0x1
      description: V<sub>REFINT</sub> channel enabled
      value: 1
  - name: CH17SEL
    description: "CH17 selection\nThis bit is set and cleared by software to control
      channel 17."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Temperature sensor channel disabled, dac_out1 selected
      value: 0
    - name: B_0x1
      description: Temperature sensor channel enabled
      value: 1
  - name: CH18SEL
    description: "CH18 selection\nThis bit is set and cleared by software to control
      channel 18."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: V<sub>BAT</sub> channel disabled, dac_out2 selected.
      value: 0
    - name: B_0x1
      description: V<sub>BAT</sub> channel enabled
      value: 1
- name: ADC_CDR
  displayName: ADC_CDR
  description: ADC common regular data register for dual mode
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RDATA_MST
    description: "Regular data of the master ADC.\nIn dual mode, these bits contain
      the regular data of the master ADC. Refer to Section 16.4.32: Dual ADC modes.\n\
      The data alignment is applied as described in Section : Data register, data
      alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN))\nIn MDMA = 11 mode,
      bits 15:8 contains SLV_ADC_DR[7:0], bits 7:0 contains MST_ADC_DR[7:0]."
    bitOffset: 0
    bitWidth: 16
    access: read-only
  - name: RDATA_SLV
    description: "Regular data of the slave ADC\nIn dual mode, these bits contain
      the regular data of the slave ADC. Refer to Section 16.4.32: Dual ADC modes.\n\
      The data alignment is applied as described in Section : Data register, data
      alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN))"
    bitOffset: 16
    bitWidth: 16
    access: read-only
addressBlocks:
- offset: 0
  size: 17
  usage: registers
