// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package serial_link_reg_pkg;

  // Param list
  parameter int NumChannels = 20;
  parameter int Log2NumChannels = 5;
  parameter int NumBits = 16;
  parameter int Log2MaxClkDiv = 10;
  parameter int FlushCounterWidth = 8;
  parameter int Log2RawModeTXFifoDepth = 3;

  // Address widths within the block
  parameter int BlockAw = 9;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    struct packed {
      logic        q;
    } clk_ena;
    struct packed {
      logic        q;
    } reset_n;
    struct packed {
      logic        q;
    } axi_in_isolate;
    struct packed {
      logic        q;
    } axi_out_isolate;
  } serial_link_reg2hw_ctrl_reg_t;

  typedef struct packed {
    logic [10:0] q;
  } serial_link_reg2hw_tx_phy_clk_div_mreg_t;

  typedef struct packed {
    logic [10:0] q;
  } serial_link_reg2hw_tx_phy_clk_start_mreg_t;

  typedef struct packed {
    logic [10:0] q;
  } serial_link_reg2hw_tx_phy_clk_end_mreg_t;

  typedef struct packed {
    logic        q;
  } serial_link_reg2hw_raw_mode_en_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } serial_link_reg2hw_raw_mode_in_ch_sel_reg_t;

  typedef struct packed {
    logic [15:0] q;
    logic        re;
  } serial_link_reg2hw_raw_mode_in_data_reg_t;

  typedef struct packed {
    logic        q;
  } serial_link_reg2hw_raw_mode_out_ch_mask_mreg_t;

  typedef struct packed {
    logic [15:0] q;
    logic        qe;
  } serial_link_reg2hw_raw_mode_out_data_fifo_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
      logic        qe;
    } clear;
  } serial_link_reg2hw_raw_mode_out_data_fifo_ctrl_reg_t;

  typedef struct packed {
    logic        q;
  } serial_link_reg2hw_raw_mode_out_en_reg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } serial_link_reg2hw_flow_control_fifo_clear_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } bypass_en;
    struct packed {
      logic        q;
    } auto_flush_en;
    struct packed {
      logic [7:0]  q;
    } auto_flush_count;
  } serial_link_reg2hw_channel_alloc_tx_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } serial_link_reg2hw_channel_alloc_tx_ch_en_mreg_t;

  typedef struct packed {
    struct packed {
      logic        q;
      logic        qe;
    } clear;
    struct packed {
      logic        q;
      logic        qe;
    } flush;
  } serial_link_reg2hw_channel_alloc_tx_ctrl_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } bypass_en;
    struct packed {
      logic        q;
    } auto_flush_en;
    struct packed {
      logic [7:0]  q;
    } auto_flush_count;
    struct packed {
      logic        q;
    } sync_en;
  } serial_link_reg2hw_channel_alloc_rx_cfg_reg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } serial_link_reg2hw_channel_alloc_rx_ctrl_reg_t;

  typedef struct packed {
    logic        q;
  } serial_link_reg2hw_channel_alloc_rx_ch_en_mreg_t;

  typedef struct packed {
    struct packed {
      logic        d;
    } axi_in;
    struct packed {
      logic        d;
    } axi_out;
  } serial_link_hw2reg_isolated_reg_t;

  typedef struct packed {
    logic        d;
  } serial_link_hw2reg_raw_mode_in_data_valid_mreg_t;

  typedef struct packed {
    logic [15:0] d;
  } serial_link_hw2reg_raw_mode_in_data_reg_t;

  typedef struct packed {
    struct packed {
      logic [2:0]  d;
    } fill_state;
    struct packed {
      logic        d;
    } is_full;
  } serial_link_hw2reg_raw_mode_out_data_fifo_ctrl_reg_t;

  // Register -> HW type
  typedef struct packed {
    serial_link_reg2hw_ctrl_reg_t ctrl; // [795:792]
    serial_link_reg2hw_tx_phy_clk_div_mreg_t [19:0] tx_phy_clk_div; // [791:572]
    serial_link_reg2hw_tx_phy_clk_start_mreg_t [19:0] tx_phy_clk_start; // [571:352]
    serial_link_reg2hw_tx_phy_clk_end_mreg_t [19:0] tx_phy_clk_end; // [351:132]
    serial_link_reg2hw_raw_mode_en_reg_t raw_mode_en; // [131:131]
    serial_link_reg2hw_raw_mode_in_ch_sel_reg_t raw_mode_in_ch_sel; // [130:126]
    serial_link_reg2hw_raw_mode_in_data_reg_t raw_mode_in_data; // [125:109]
    serial_link_reg2hw_raw_mode_out_ch_mask_mreg_t [19:0] raw_mode_out_ch_mask; // [108:89]
    serial_link_reg2hw_raw_mode_out_data_fifo_reg_t raw_mode_out_data_fifo; // [88:72]
    serial_link_reg2hw_raw_mode_out_data_fifo_ctrl_reg_t raw_mode_out_data_fifo_ctrl; // [71:70]
    serial_link_reg2hw_raw_mode_out_en_reg_t raw_mode_out_en; // [69:69]
    serial_link_reg2hw_flow_control_fifo_clear_reg_t flow_control_fifo_clear; // [68:67]
    serial_link_reg2hw_channel_alloc_tx_cfg_reg_t channel_alloc_tx_cfg; // [66:57]
    serial_link_reg2hw_channel_alloc_tx_ch_en_mreg_t [19:0] channel_alloc_tx_ch_en; // [56:37]
    serial_link_reg2hw_channel_alloc_tx_ctrl_reg_t channel_alloc_tx_ctrl; // [36:33]
    serial_link_reg2hw_channel_alloc_rx_cfg_reg_t channel_alloc_rx_cfg; // [32:22]
    serial_link_reg2hw_channel_alloc_rx_ctrl_reg_t channel_alloc_rx_ctrl; // [21:20]
    serial_link_reg2hw_channel_alloc_rx_ch_en_mreg_t [19:0] channel_alloc_rx_ch_en; // [19:0]
  } serial_link_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    serial_link_hw2reg_isolated_reg_t isolated; // [41:40]
    serial_link_hw2reg_raw_mode_in_data_valid_mreg_t [19:0] raw_mode_in_data_valid; // [39:20]
    serial_link_hw2reg_raw_mode_in_data_reg_t raw_mode_in_data; // [19:4]
    serial_link_hw2reg_raw_mode_out_data_fifo_ctrl_reg_t raw_mode_out_data_fifo_ctrl; // [3:0]
  } serial_link_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] SERIAL_LINK_CTRL_OFFSET = 9'h 0;
  parameter logic [BlockAw-1:0] SERIAL_LINK_ISOLATED_OFFSET = 9'h 4;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_0_OFFSET = 9'h 8;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_1_OFFSET = 9'h c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_2_OFFSET = 9'h 10;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_3_OFFSET = 9'h 14;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_4_OFFSET = 9'h 18;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_5_OFFSET = 9'h 1c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_6_OFFSET = 9'h 20;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_7_OFFSET = 9'h 24;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_8_OFFSET = 9'h 28;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_9_OFFSET = 9'h 2c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_10_OFFSET = 9'h 30;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_11_OFFSET = 9'h 34;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_12_OFFSET = 9'h 38;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_13_OFFSET = 9'h 3c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_14_OFFSET = 9'h 40;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_15_OFFSET = 9'h 44;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_16_OFFSET = 9'h 48;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_17_OFFSET = 9'h 4c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_18_OFFSET = 9'h 50;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_DIV_19_OFFSET = 9'h 54;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_0_OFFSET = 9'h 58;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_1_OFFSET = 9'h 5c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_2_OFFSET = 9'h 60;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_3_OFFSET = 9'h 64;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_4_OFFSET = 9'h 68;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_5_OFFSET = 9'h 6c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_6_OFFSET = 9'h 70;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_7_OFFSET = 9'h 74;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_8_OFFSET = 9'h 78;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_9_OFFSET = 9'h 7c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_10_OFFSET = 9'h 80;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_11_OFFSET = 9'h 84;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_12_OFFSET = 9'h 88;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_13_OFFSET = 9'h 8c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_14_OFFSET = 9'h 90;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_15_OFFSET = 9'h 94;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_16_OFFSET = 9'h 98;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_17_OFFSET = 9'h 9c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_18_OFFSET = 9'h a0;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_START_19_OFFSET = 9'h a4;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_0_OFFSET = 9'h a8;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_1_OFFSET = 9'h ac;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_2_OFFSET = 9'h b0;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_3_OFFSET = 9'h b4;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_4_OFFSET = 9'h b8;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_5_OFFSET = 9'h bc;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_6_OFFSET = 9'h c0;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_7_OFFSET = 9'h c4;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_8_OFFSET = 9'h c8;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_9_OFFSET = 9'h cc;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_10_OFFSET = 9'h d0;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_11_OFFSET = 9'h d4;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_12_OFFSET = 9'h d8;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_13_OFFSET = 9'h dc;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_14_OFFSET = 9'h e0;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_15_OFFSET = 9'h e4;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_16_OFFSET = 9'h e8;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_17_OFFSET = 9'h ec;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_18_OFFSET = 9'h f0;
  parameter logic [BlockAw-1:0] SERIAL_LINK_TX_PHY_CLK_END_19_OFFSET = 9'h f4;
  parameter logic [BlockAw-1:0] SERIAL_LINK_RAW_MODE_EN_OFFSET = 9'h f8;
  parameter logic [BlockAw-1:0] SERIAL_LINK_RAW_MODE_IN_CH_SEL_OFFSET = 9'h fc;
  parameter logic [BlockAw-1:0] SERIAL_LINK_RAW_MODE_IN_DATA_VALID_OFFSET = 9'h 100;
  parameter logic [BlockAw-1:0] SERIAL_LINK_RAW_MODE_IN_DATA_OFFSET = 9'h 104;
  parameter logic [BlockAw-1:0] SERIAL_LINK_RAW_MODE_OUT_CH_MASK_OFFSET = 9'h 108;
  parameter logic [BlockAw-1:0] SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO_OFFSET = 9'h 10c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO_CTRL_OFFSET = 9'h 110;
  parameter logic [BlockAw-1:0] SERIAL_LINK_RAW_MODE_OUT_EN_OFFSET = 9'h 114;
  parameter logic [BlockAw-1:0] SERIAL_LINK_FLOW_CONTROL_FIFO_CLEAR_OFFSET = 9'h 118;
  parameter logic [BlockAw-1:0] SERIAL_LINK_CHANNEL_ALLOC_TX_CFG_OFFSET = 9'h 11c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_CHANNEL_ALLOC_TX_CH_EN_OFFSET = 9'h 120;
  parameter logic [BlockAw-1:0] SERIAL_LINK_CHANNEL_ALLOC_TX_CTRL_OFFSET = 9'h 124;
  parameter logic [BlockAw-1:0] SERIAL_LINK_CHANNEL_ALLOC_RX_CFG_OFFSET = 9'h 128;
  parameter logic [BlockAw-1:0] SERIAL_LINK_CHANNEL_ALLOC_RX_CTRL_OFFSET = 9'h 12c;
  parameter logic [BlockAw-1:0] SERIAL_LINK_CHANNEL_ALLOC_RX_CH_EN_OFFSET = 9'h 130;

  // Reset values for hwext registers and their fields
  parameter logic [1:0] SERIAL_LINK_ISOLATED_RESVAL = 2'h 3;
  parameter logic [0:0] SERIAL_LINK_ISOLATED_AXI_IN_RESVAL = 1'h 1;
  parameter logic [0:0] SERIAL_LINK_ISOLATED_AXI_OUT_RESVAL = 1'h 1;
  parameter logic [19:0] SERIAL_LINK_RAW_MODE_IN_DATA_VALID_RESVAL = 20'h 0;
  parameter logic [15:0] SERIAL_LINK_RAW_MODE_IN_DATA_RESVAL = 16'h 0;
  parameter logic [31:0] SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO_CTRL_RESVAL = 32'h 0;
  parameter logic [2:0] SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO_CTRL_FILL_STATE_RESVAL = 3'h 0;
  parameter logic [0:0] SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO_CTRL_IS_FULL_RESVAL = 1'h 0;
  parameter logic [0:0] SERIAL_LINK_FLOW_CONTROL_FIFO_CLEAR_RESVAL = 1'h 0;
  parameter logic [0:0] SERIAL_LINK_FLOW_CONTROL_FIFO_CLEAR_FLOW_CONTROL_FIFO_CLEAR_RESVAL = 1'h 0;
  parameter logic [1:0] SERIAL_LINK_CHANNEL_ALLOC_TX_CTRL_RESVAL = 2'h 0;
  parameter logic [0:0] SERIAL_LINK_CHANNEL_ALLOC_RX_CTRL_RESVAL = 1'h 0;

  // Register index
  typedef enum int {
    SERIAL_LINK_CTRL,
    SERIAL_LINK_ISOLATED,
    SERIAL_LINK_TX_PHY_CLK_DIV_0,
    SERIAL_LINK_TX_PHY_CLK_DIV_1,
    SERIAL_LINK_TX_PHY_CLK_DIV_2,
    SERIAL_LINK_TX_PHY_CLK_DIV_3,
    SERIAL_LINK_TX_PHY_CLK_DIV_4,
    SERIAL_LINK_TX_PHY_CLK_DIV_5,
    SERIAL_LINK_TX_PHY_CLK_DIV_6,
    SERIAL_LINK_TX_PHY_CLK_DIV_7,
    SERIAL_LINK_TX_PHY_CLK_DIV_8,
    SERIAL_LINK_TX_PHY_CLK_DIV_9,
    SERIAL_LINK_TX_PHY_CLK_DIV_10,
    SERIAL_LINK_TX_PHY_CLK_DIV_11,
    SERIAL_LINK_TX_PHY_CLK_DIV_12,
    SERIAL_LINK_TX_PHY_CLK_DIV_13,
    SERIAL_LINK_TX_PHY_CLK_DIV_14,
    SERIAL_LINK_TX_PHY_CLK_DIV_15,
    SERIAL_LINK_TX_PHY_CLK_DIV_16,
    SERIAL_LINK_TX_PHY_CLK_DIV_17,
    SERIAL_LINK_TX_PHY_CLK_DIV_18,
    SERIAL_LINK_TX_PHY_CLK_DIV_19,
    SERIAL_LINK_TX_PHY_CLK_START_0,
    SERIAL_LINK_TX_PHY_CLK_START_1,
    SERIAL_LINK_TX_PHY_CLK_START_2,
    SERIAL_LINK_TX_PHY_CLK_START_3,
    SERIAL_LINK_TX_PHY_CLK_START_4,
    SERIAL_LINK_TX_PHY_CLK_START_5,
    SERIAL_LINK_TX_PHY_CLK_START_6,
    SERIAL_LINK_TX_PHY_CLK_START_7,
    SERIAL_LINK_TX_PHY_CLK_START_8,
    SERIAL_LINK_TX_PHY_CLK_START_9,
    SERIAL_LINK_TX_PHY_CLK_START_10,
    SERIAL_LINK_TX_PHY_CLK_START_11,
    SERIAL_LINK_TX_PHY_CLK_START_12,
    SERIAL_LINK_TX_PHY_CLK_START_13,
    SERIAL_LINK_TX_PHY_CLK_START_14,
    SERIAL_LINK_TX_PHY_CLK_START_15,
    SERIAL_LINK_TX_PHY_CLK_START_16,
    SERIAL_LINK_TX_PHY_CLK_START_17,
    SERIAL_LINK_TX_PHY_CLK_START_18,
    SERIAL_LINK_TX_PHY_CLK_START_19,
    SERIAL_LINK_TX_PHY_CLK_END_0,
    SERIAL_LINK_TX_PHY_CLK_END_1,
    SERIAL_LINK_TX_PHY_CLK_END_2,
    SERIAL_LINK_TX_PHY_CLK_END_3,
    SERIAL_LINK_TX_PHY_CLK_END_4,
    SERIAL_LINK_TX_PHY_CLK_END_5,
    SERIAL_LINK_TX_PHY_CLK_END_6,
    SERIAL_LINK_TX_PHY_CLK_END_7,
    SERIAL_LINK_TX_PHY_CLK_END_8,
    SERIAL_LINK_TX_PHY_CLK_END_9,
    SERIAL_LINK_TX_PHY_CLK_END_10,
    SERIAL_LINK_TX_PHY_CLK_END_11,
    SERIAL_LINK_TX_PHY_CLK_END_12,
    SERIAL_LINK_TX_PHY_CLK_END_13,
    SERIAL_LINK_TX_PHY_CLK_END_14,
    SERIAL_LINK_TX_PHY_CLK_END_15,
    SERIAL_LINK_TX_PHY_CLK_END_16,
    SERIAL_LINK_TX_PHY_CLK_END_17,
    SERIAL_LINK_TX_PHY_CLK_END_18,
    SERIAL_LINK_TX_PHY_CLK_END_19,
    SERIAL_LINK_RAW_MODE_EN,
    SERIAL_LINK_RAW_MODE_IN_CH_SEL,
    SERIAL_LINK_RAW_MODE_IN_DATA_VALID,
    SERIAL_LINK_RAW_MODE_IN_DATA,
    SERIAL_LINK_RAW_MODE_OUT_CH_MASK,
    SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO,
    SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO_CTRL,
    SERIAL_LINK_RAW_MODE_OUT_EN,
    SERIAL_LINK_FLOW_CONTROL_FIFO_CLEAR,
    SERIAL_LINK_CHANNEL_ALLOC_TX_CFG,
    SERIAL_LINK_CHANNEL_ALLOC_TX_CH_EN,
    SERIAL_LINK_CHANNEL_ALLOC_TX_CTRL,
    SERIAL_LINK_CHANNEL_ALLOC_RX_CFG,
    SERIAL_LINK_CHANNEL_ALLOC_RX_CTRL,
    SERIAL_LINK_CHANNEL_ALLOC_RX_CH_EN
  } serial_link_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] SERIAL_LINK_PERMIT [77] = '{
    4'b 0011, // index[ 0] SERIAL_LINK_CTRL
    4'b 0001, // index[ 1] SERIAL_LINK_ISOLATED
    4'b 0011, // index[ 2] SERIAL_LINK_TX_PHY_CLK_DIV_0
    4'b 0011, // index[ 3] SERIAL_LINK_TX_PHY_CLK_DIV_1
    4'b 0011, // index[ 4] SERIAL_LINK_TX_PHY_CLK_DIV_2
    4'b 0011, // index[ 5] SERIAL_LINK_TX_PHY_CLK_DIV_3
    4'b 0011, // index[ 6] SERIAL_LINK_TX_PHY_CLK_DIV_4
    4'b 0011, // index[ 7] SERIAL_LINK_TX_PHY_CLK_DIV_5
    4'b 0011, // index[ 8] SERIAL_LINK_TX_PHY_CLK_DIV_6
    4'b 0011, // index[ 9] SERIAL_LINK_TX_PHY_CLK_DIV_7
    4'b 0011, // index[10] SERIAL_LINK_TX_PHY_CLK_DIV_8
    4'b 0011, // index[11] SERIAL_LINK_TX_PHY_CLK_DIV_9
    4'b 0011, // index[12] SERIAL_LINK_TX_PHY_CLK_DIV_10
    4'b 0011, // index[13] SERIAL_LINK_TX_PHY_CLK_DIV_11
    4'b 0011, // index[14] SERIAL_LINK_TX_PHY_CLK_DIV_12
    4'b 0011, // index[15] SERIAL_LINK_TX_PHY_CLK_DIV_13
    4'b 0011, // index[16] SERIAL_LINK_TX_PHY_CLK_DIV_14
    4'b 0011, // index[17] SERIAL_LINK_TX_PHY_CLK_DIV_15
    4'b 0011, // index[18] SERIAL_LINK_TX_PHY_CLK_DIV_16
    4'b 0011, // index[19] SERIAL_LINK_TX_PHY_CLK_DIV_17
    4'b 0011, // index[20] SERIAL_LINK_TX_PHY_CLK_DIV_18
    4'b 0011, // index[21] SERIAL_LINK_TX_PHY_CLK_DIV_19
    4'b 0011, // index[22] SERIAL_LINK_TX_PHY_CLK_START_0
    4'b 0011, // index[23] SERIAL_LINK_TX_PHY_CLK_START_1
    4'b 0011, // index[24] SERIAL_LINK_TX_PHY_CLK_START_2
    4'b 0011, // index[25] SERIAL_LINK_TX_PHY_CLK_START_3
    4'b 0011, // index[26] SERIAL_LINK_TX_PHY_CLK_START_4
    4'b 0011, // index[27] SERIAL_LINK_TX_PHY_CLK_START_5
    4'b 0011, // index[28] SERIAL_LINK_TX_PHY_CLK_START_6
    4'b 0011, // index[29] SERIAL_LINK_TX_PHY_CLK_START_7
    4'b 0011, // index[30] SERIAL_LINK_TX_PHY_CLK_START_8
    4'b 0011, // index[31] SERIAL_LINK_TX_PHY_CLK_START_9
    4'b 0011, // index[32] SERIAL_LINK_TX_PHY_CLK_START_10
    4'b 0011, // index[33] SERIAL_LINK_TX_PHY_CLK_START_11
    4'b 0011, // index[34] SERIAL_LINK_TX_PHY_CLK_START_12
    4'b 0011, // index[35] SERIAL_LINK_TX_PHY_CLK_START_13
    4'b 0011, // index[36] SERIAL_LINK_TX_PHY_CLK_START_14
    4'b 0011, // index[37] SERIAL_LINK_TX_PHY_CLK_START_15
    4'b 0011, // index[38] SERIAL_LINK_TX_PHY_CLK_START_16
    4'b 0011, // index[39] SERIAL_LINK_TX_PHY_CLK_START_17
    4'b 0011, // index[40] SERIAL_LINK_TX_PHY_CLK_START_18
    4'b 0011, // index[41] SERIAL_LINK_TX_PHY_CLK_START_19
    4'b 0011, // index[42] SERIAL_LINK_TX_PHY_CLK_END_0
    4'b 0011, // index[43] SERIAL_LINK_TX_PHY_CLK_END_1
    4'b 0011, // index[44] SERIAL_LINK_TX_PHY_CLK_END_2
    4'b 0011, // index[45] SERIAL_LINK_TX_PHY_CLK_END_3
    4'b 0011, // index[46] SERIAL_LINK_TX_PHY_CLK_END_4
    4'b 0011, // index[47] SERIAL_LINK_TX_PHY_CLK_END_5
    4'b 0011, // index[48] SERIAL_LINK_TX_PHY_CLK_END_6
    4'b 0011, // index[49] SERIAL_LINK_TX_PHY_CLK_END_7
    4'b 0011, // index[50] SERIAL_LINK_TX_PHY_CLK_END_8
    4'b 0011, // index[51] SERIAL_LINK_TX_PHY_CLK_END_9
    4'b 0011, // index[52] SERIAL_LINK_TX_PHY_CLK_END_10
    4'b 0011, // index[53] SERIAL_LINK_TX_PHY_CLK_END_11
    4'b 0011, // index[54] SERIAL_LINK_TX_PHY_CLK_END_12
    4'b 0011, // index[55] SERIAL_LINK_TX_PHY_CLK_END_13
    4'b 0011, // index[56] SERIAL_LINK_TX_PHY_CLK_END_14
    4'b 0011, // index[57] SERIAL_LINK_TX_PHY_CLK_END_15
    4'b 0011, // index[58] SERIAL_LINK_TX_PHY_CLK_END_16
    4'b 0011, // index[59] SERIAL_LINK_TX_PHY_CLK_END_17
    4'b 0011, // index[60] SERIAL_LINK_TX_PHY_CLK_END_18
    4'b 0011, // index[61] SERIAL_LINK_TX_PHY_CLK_END_19
    4'b 0001, // index[62] SERIAL_LINK_RAW_MODE_EN
    4'b 0001, // index[63] SERIAL_LINK_RAW_MODE_IN_CH_SEL
    4'b 0111, // index[64] SERIAL_LINK_RAW_MODE_IN_DATA_VALID
    4'b 0011, // index[65] SERIAL_LINK_RAW_MODE_IN_DATA
    4'b 0111, // index[66] SERIAL_LINK_RAW_MODE_OUT_CH_MASK
    4'b 0011, // index[67] SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO
    4'b 1111, // index[68] SERIAL_LINK_RAW_MODE_OUT_DATA_FIFO_CTRL
    4'b 0001, // index[69] SERIAL_LINK_RAW_MODE_OUT_EN
    4'b 0001, // index[70] SERIAL_LINK_FLOW_CONTROL_FIFO_CLEAR
    4'b 0011, // index[71] SERIAL_LINK_CHANNEL_ALLOC_TX_CFG
    4'b 0111, // index[72] SERIAL_LINK_CHANNEL_ALLOC_TX_CH_EN
    4'b 0001, // index[73] SERIAL_LINK_CHANNEL_ALLOC_TX_CTRL
    4'b 0111, // index[74] SERIAL_LINK_CHANNEL_ALLOC_RX_CFG
    4'b 0001, // index[75] SERIAL_LINK_CHANNEL_ALLOC_RX_CTRL
    4'b 0111  // index[76] SERIAL_LINK_CHANNEL_ALLOC_RX_CH_EN
  };

endpackage

