\begin{figure}[H]

\lstinputlisting[language=VHDL, lastline=39]{design_files/addersubtractor2.vhd}
	\caption{VHDL code for the circuit in Figure 3 (Part {\it a})}
	\label{fig:14}
\end{figure}