Classic Timing Analyzer report for finder
Fri Mar 18 17:05:53 2016
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.463 ns                                       ; str_in               ; current_state.state2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.564 ns                                       ; current_state.state4 ; str_out[1]           ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.873 ns                                      ; str_in               ; current_state.state7 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state2 ; current_state.state1 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                      ;                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state2 ; current_state.state1 ; clk        ; clk      ; None                        ; None                      ; 0.653 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state4 ; current_state.state2 ; clk        ; clk      ; None                        ; None                      ; 0.641 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state2 ; current_state.state5 ; clk        ; clk      ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state6 ; current_state.state3 ; clk        ; clk      ; None                        ; None                      ; 0.632 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state1 ; current_state.state4 ; clk        ; clk      ; None                        ; None                      ; 0.628 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state4 ; current_state.state6 ; clk        ; clk      ; None                        ; None                      ; 0.625 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state7 ; current_state.state7 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state5 ; current_state.state6 ; clk        ; clk      ; None                        ; None                      ; 0.441 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state3 ; current_state.state1 ; clk        ; clk      ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state3 ; current_state.state5 ; clk        ; clk      ; None                        ; None                      ; 0.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state5 ; current_state.state2 ; clk        ; clk      ; None                        ; None                      ; 0.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state0 ; current_state.state4 ; clk        ; clk      ; None                        ; None                      ; 0.434 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state6 ; current_state.state7 ; clk        ; clk      ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state1 ; current_state.state0 ; clk        ; clk      ; None                        ; None                      ; 0.417 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state7 ; current_state.state3 ; clk        ; clk      ; None                        ; None                      ; 0.417 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_state.state0 ; current_state.state0 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+--------+----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                   ; To Clock ;
+-------+--------------+------------+--------+----------------------+----------+
; N/A   ; None         ; 3.463 ns   ; str_in ; current_state.state2 ; clk      ;
; N/A   ; None         ; 3.260 ns   ; str_in ; current_state.state5 ; clk      ;
; N/A   ; None         ; 3.252 ns   ; str_in ; current_state.state6 ; clk      ;
; N/A   ; None         ; 3.252 ns   ; str_in ; current_state.state4 ; clk      ;
; N/A   ; None         ; 3.249 ns   ; str_in ; current_state.state1 ; clk      ;
; N/A   ; None         ; 3.159 ns   ; str_in ; current_state.state0 ; clk      ;
; N/A   ; None         ; 3.155 ns   ; str_in ; current_state.state3 ; clk      ;
; N/A   ; None         ; 3.112 ns   ; str_in ; current_state.state7 ; clk      ;
+-------+--------------+------------+--------+----------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+----------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To         ; From Clock ;
+-------+--------------+------------+----------------------+------------+------------+
; N/A   ; None         ; 7.564 ns   ; current_state.state4 ; str_out[1] ; clk        ;
; N/A   ; None         ; 7.391 ns   ; current_state.state1 ; str_out[1] ; clk        ;
; N/A   ; None         ; 7.369 ns   ; current_state.state0 ; str_out[1] ; clk        ;
; N/A   ; None         ; 7.319 ns   ; current_state.state5 ; str_out[1] ; clk        ;
; N/A   ; None         ; 7.250 ns   ; current_state.state4 ; str_out[0] ; clk        ;
; N/A   ; None         ; 7.243 ns   ; current_state.state3 ; str_out[2] ; clk        ;
; N/A   ; None         ; 7.232 ns   ; current_state.state0 ; str_out[2] ; clk        ;
; N/A   ; None         ; 7.226 ns   ; current_state.state2 ; str_out[0] ; clk        ;
; N/A   ; None         ; 7.090 ns   ; current_state.state6 ; str_out[0] ; clk        ;
; N/A   ; None         ; 7.086 ns   ; current_state.state2 ; str_out[2] ; clk        ;
; N/A   ; None         ; 7.058 ns   ; current_state.state1 ; str_out[2] ; clk        ;
; N/A   ; None         ; 7.053 ns   ; current_state.state0 ; str_out[0] ; clk        ;
; N/A   ; None         ; 5.828 ns   ; current_state.state6 ; match      ; clk        ;
+-------+--------------+------------+----------------------+------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+--------+----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                   ; To Clock ;
+---------------+-------------+-----------+--------+----------------------+----------+
; N/A           ; None        ; -2.873 ns ; str_in ; current_state.state7 ; clk      ;
; N/A           ; None        ; -2.916 ns ; str_in ; current_state.state3 ; clk      ;
; N/A           ; None        ; -2.920 ns ; str_in ; current_state.state0 ; clk      ;
; N/A           ; None        ; -3.010 ns ; str_in ; current_state.state1 ; clk      ;
; N/A           ; None        ; -3.013 ns ; str_in ; current_state.state6 ; clk      ;
; N/A           ; None        ; -3.013 ns ; str_in ; current_state.state4 ; clk      ;
; N/A           ; None        ; -3.021 ns ; str_in ; current_state.state5 ; clk      ;
; N/A           ; None        ; -3.224 ns ; str_in ; current_state.state2 ; clk      ;
+---------------+-------------+-----------+--------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 18 17:05:52 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finder -c finder --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "current_state.state2" and destination register "current_state.state1"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.653 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 4; REG Node = 'current_state.state2'
            Info: 2: + IC(0.270 ns) + CELL(0.228 ns) = 0.498 ns; Loc. = LCCOMB_X13_Y6_N16; Fanout = 1; COMB Node = 'Selector1~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.653 ns; Loc. = LCFF_X13_Y6_N17; Fanout = 4; REG Node = 'current_state.state1'
            Info: Total cell delay = 0.383 ns ( 58.65 % )
            Info: Total interconnect delay = 0.270 ns ( 41.35 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.454 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N17; Fanout = 4; REG Node = 'current_state.state1'
                Info: Total cell delay = 1.472 ns ( 59.98 % )
                Info: Total interconnect delay = 0.982 ns ( 40.02 % )
            Info: - Longest clock path from clock "clk" to source register is 2.454 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 4; REG Node = 'current_state.state2'
                Info: Total cell delay = 1.472 ns ( 59.98 % )
                Info: Total interconnect delay = 0.982 ns ( 40.02 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "current_state.state2" (data pin = "str_in", clock pin = "clk") is 3.463 ns
    Info: + Longest pin to register delay is 5.827 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 8; PIN Node = 'str_in'
        Info: 2: + IC(4.590 ns) + CELL(0.225 ns) = 5.672 ns; Loc. = LCCOMB_X13_Y6_N30; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.827 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 4; REG Node = 'current_state.state2'
        Info: Total cell delay = 1.237 ns ( 21.23 % )
        Info: Total interconnect delay = 4.590 ns ( 78.77 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 4; REG Node = 'current_state.state2'
        Info: Total cell delay = 1.472 ns ( 59.98 % )
        Info: Total interconnect delay = 0.982 ns ( 40.02 % )
Info: tco from clock "clk" to destination pin "str_out[1]" through register "current_state.state4" is 7.564 ns
    Info: + Longest clock path from clock "clk" to source register is 2.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N5; Fanout = 4; REG Node = 'current_state.state4'
        Info: Total cell delay = 1.472 ns ( 59.98 % )
        Info: Total interconnect delay = 0.982 ns ( 40.02 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.016 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N5; Fanout = 4; REG Node = 'current_state.state4'
        Info: 2: + IC(0.381 ns) + CELL(0.366 ns) = 0.747 ns; Loc. = LCCOMB_X13_Y6_N18; Fanout = 1; COMB Node = 'WideOr5'
        Info: 3: + IC(2.307 ns) + CELL(1.962 ns) = 5.016 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'str_out[1]'
        Info: Total cell delay = 2.328 ns ( 46.41 % )
        Info: Total interconnect delay = 2.688 ns ( 53.59 % )
Info: th for register "current_state.state7" (data pin = "str_in", clock pin = "clk") is -2.873 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N15; Fanout = 2; REG Node = 'current_state.state7'
        Info: Total cell delay = 1.472 ns ( 59.98 % )
        Info: Total interconnect delay = 0.982 ns ( 40.02 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 8; PIN Node = 'str_in'
        Info: 2: + IC(4.236 ns) + CELL(0.228 ns) = 5.321 ns; Loc. = LCCOMB_X13_Y6_N14; Fanout = 1; COMB Node = 'Selector7~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.476 ns; Loc. = LCFF_X13_Y6_N15; Fanout = 2; REG Node = 'current_state.state7'
        Info: Total cell delay = 1.240 ns ( 22.64 % )
        Info: Total interconnect delay = 4.236 ns ( 77.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Fri Mar 18 17:05:53 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


