

================================================================
== Vivado HLS Report for 'bubbleSort'
================================================================
* Date:           Wed Jul 14 18:07:21 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        bubbleSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   52|    2|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   10|   50|  2 ~ 10  |          -|          -|      5|    no    |
        | + Loop 1.1  |    0|    8|         2|          -|          -| 0 ~ 4 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     15|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|      38|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      38|     45|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_164_p2           |     +    |      0|  0|   4|           4|           2|
    |j_fu_148_p2           |     +    |      0|  0|   3|           3|           1|
    |exitcond_i_fu_142_p2  |   icmp   |      0|  0|   2|           4|           4|
    |tmp_6_i_fu_170_p2     |   icmp   |      0|  0|   6|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  15|          27|          23|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_address0           |   3|          4|    3|         12|
    |A_address1           |   3|          3|    3|          9|
    |ap_NS_fsm            |   1|          7|    1|          7|
    |indvars_iv_i_reg_87  |   4|          2|    4|          8|
    |j_i_reg_99           |   3|          2|    3|          6|
    |p_s_reg_110          |  16|          2|   16|         32|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  30|         20|   30|         74|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A_addr_1_reg_200     |   3|   0|    3|          0|
    |A_addr_2_reg_206     |   3|   0|    3|          0|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |indvars_iv_i_reg_87  |   4|   0|    4|          0|
    |j_i_reg_99           |   3|   0|    3|          0|
    |j_reg_195            |   3|   0|    3|          0|
    |p_s_reg_110          |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  38|   0|   38|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    bubbleSort   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    bubbleSort   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    bubbleSort   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    bubbleSort   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    bubbleSort   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    bubbleSort   | return value |
|ap_return        | out |   16| ap_ctrl_hs |    bubbleSort   | return value |
|A_address0       | out |    3|  ap_memory |        A        |     array    |
|A_ce0            | out |    1|  ap_memory |        A        |     array    |
|A_we0            | out |    1|  ap_memory |        A        |     array    |
|A_d0             | out |   16|  ap_memory |        A        |     array    |
|A_q0             |  in |   16|  ap_memory |        A        |     array    |
|A_address1       | out |    3|  ap_memory |        A        |     array    |
|A_ce1            | out |    1|  ap_memory |        A        |     array    |
|A_we1            | out |    1|  ap_memory |        A        |     array    |
|A_d1             | out |   16|  ap_memory |        A        |     array    |
|A_q1             |  in |   16|  ap_memory |        A        |     array    |
|indexOutputData  |  in |    8|   ap_none  | indexOutputData |    scalar    |
|operation        |  in |    8|   ap_none  |    operation    |    scalar    |
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (operation_read == 1)
	3  / (operation_read == 0)
	6  / (operation_read != 0 & operation_read != 1)
2 --> 
	6  / true
3 --> 
	4  / (!tmp)
	6  / (tmp)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	4  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_7 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap([5 x i16]* %A) nounwind, !map !7

ST_1: stg_8 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !13

ST_1: stg_9 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %operation) nounwind, !map !19

ST_1: stg_10 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !23

ST_1: stg_11 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @bubbleSort_str) nounwind

ST_1: operation_read [1/1] 0.00ns
codeRepl:5  %operation_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %operation) nounwind

ST_1: indexOutputData_read [1/1] 0.00ns
codeRepl:6  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

ST_1: stg_14 [1/1] 1.94ns
codeRepl:7  switch i8 %operation_read, label %._crit_edge8 [
    i8 0, label %.preheader
    i8 1, label %3
  ]

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = sext i8 %indexOutputData_read to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr [5 x i16]* %A, i64 0, i64 %tmp_1

ST_1: A_load [2/2] 2.39ns
:2  %A_load = load i16* %A_addr, align 2


 <State 2>: 3.96ns
ST_2: A_load [1/2] 2.39ns
:2  %A_load = load i16* %A_addr, align 2

ST_2: stg_19 [1/1] 1.57ns
:3  br label %._crit_edge8


 <State 3>: 1.57ns
ST_3: indvars_iv_i [1/1] 0.00ns
.preheader:0  %indvars_iv_i = phi i4 [ %i, %2 ], [ 4, %codeRepl ]

ST_3: tmp [1/1] 0.00ns
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %indvars_iv_i, i32 3)

ST_3: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_3: stg_23 [1/1] 1.57ns
.preheader:3  br i1 %tmp, label %._crit_edge8, label %.preheader.i


 <State 4>: 3.14ns
ST_4: j_i [1/1] 0.00ns
.preheader.i:0  %j_i = phi i3 [ %j, %._crit_edge.i ], [ 0, %.preheader ]

ST_4: j_i_cast [1/1] 0.00ns
.preheader.i:1  %j_i_cast = zext i3 %j_i to i4

ST_4: exitcond_i [1/1] 2.33ns
.preheader.i:2  %exitcond_i = icmp eq i4 %j_i_cast, %indvars_iv_i

ST_4: empty_2 [1/1] 0.00ns
.preheader.i:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0) nounwind

ST_4: j [1/1] 0.75ns
.preheader.i:4  %j = add i3 %j_i, 1

ST_4: stg_29 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_i, label %2, label %0

ST_4: tmp_2_i [1/1] 0.00ns
:0  %tmp_2_i = zext i3 %j_i to i64

ST_4: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr [5 x i16]* %A, i64 0, i64 %tmp_2_i

ST_4: temp [2/2] 2.39ns
:2  %temp = load i16* %A_addr_1, align 2

ST_4: tmp_5_i [1/1] 0.00ns
:3  %tmp_5_i = zext i3 %j to i64

ST_4: A_addr_2 [1/1] 0.00ns
:4  %A_addr_2 = getelementptr [5 x i16]* %A, i64 0, i64 %tmp_5_i

ST_4: A_load_2 [2/2] 2.39ns
:5  %A_load_2 = load i16* %A_addr_2, align 2

ST_4: i [1/1] 0.75ns
:0  %i = add i4 %indvars_iv_i, -1

ST_4: stg_37 [1/1] 0.00ns
:1  br label %.preheader


 <State 5>: 5.16ns
ST_5: temp [1/2] 2.39ns
:2  %temp = load i16* %A_addr_1, align 2

ST_5: A_load_2 [1/2] 2.39ns
:5  %A_load_2 = load i16* %A_addr_2, align 2

ST_5: tmp_6_i [1/1] 2.77ns
:6  %tmp_6_i = icmp sgt i16 %temp, %A_load_2

ST_5: stg_41 [1/1] 0.00ns
:7  br i1 %tmp_6_i, label %1, label %._crit_edge.i

ST_5: stg_42 [1/1] 2.39ns
:0  store i16 %A_load_2, i16* %A_addr_1, align 2

ST_5: stg_43 [1/1] 2.39ns
:1  store i16 %temp, i16* %A_addr_2, align 2

ST_5: stg_44 [1/1] 0.00ns
:2  br label %._crit_edge.i

ST_5: stg_45 [1/1] 0.00ns
._crit_edge.i:0  br label %.preheader.i


 <State 6>: 0.00ns
ST_6: p_s [1/1] 0.00ns
._crit_edge8:0  %p_s = phi i16 [ %A_load, %3 ], [ undef, %codeRepl ], [ 0, %.preheader ]

ST_6: stg_47 [1/1] 0.00ns
._crit_edge8:1  ret i16 %p_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ indexOutputData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7                (specbitsmap      ) [ 0000000]
stg_8                (specbitsmap      ) [ 0000000]
stg_9                (specbitsmap      ) [ 0000000]
stg_10               (specbitsmap      ) [ 0000000]
stg_11               (spectopmodule    ) [ 0000000]
operation_read       (read             ) [ 0100000]
indexOutputData_read (read             ) [ 0000000]
stg_14               (switch           ) [ 0111111]
tmp_1                (sext             ) [ 0000000]
A_addr               (getelementptr    ) [ 0010000]
A_load               (load             ) [ 0111001]
stg_19               (br               ) [ 0111001]
indvars_iv_i         (phi              ) [ 0001110]
tmp                  (bitselect        ) [ 0001110]
empty                (speclooptripcount) [ 0000000]
stg_23               (br               ) [ 0111111]
j_i                  (phi              ) [ 0000100]
j_i_cast             (zext             ) [ 0000000]
exitcond_i           (icmp             ) [ 0001110]
empty_2              (speclooptripcount) [ 0000000]
j                    (add              ) [ 0001110]
stg_29               (br               ) [ 0000000]
tmp_2_i              (zext             ) [ 0000000]
A_addr_1             (getelementptr    ) [ 0000010]
tmp_5_i              (zext             ) [ 0000000]
A_addr_2             (getelementptr    ) [ 0000010]
i                    (add              ) [ 0101110]
stg_37               (br               ) [ 0101110]
temp                 (load             ) [ 0000000]
A_load_2             (load             ) [ 0000000]
tmp_6_i              (icmp             ) [ 0001110]
stg_41               (br               ) [ 0000000]
stg_42               (store            ) [ 0000000]
stg_43               (store            ) [ 0000000]
stg_44               (br               ) [ 0000000]
stg_45               (br               ) [ 0001110]
p_s                  (phi              ) [ 0000001]
stg_47               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indexOutputData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexOutputData"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="operation">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubbleSort_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="operation_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="indexOutputData_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indexOutputData_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="A_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="3" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="3" bw="3" slack="0"/>
<pin id="82" dir="0" index="4" bw="16" slack="0"/>
<pin id="64" dir="1" index="2" bw="16" slack="0"/>
<pin id="83" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/1 temp/4 A_load_2/4 stg_42/5 stg_43/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="A_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/4 "/>
</bind>
</comp>

<comp id="87" class="1005" name="indvars_iv_i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="1"/>
<pin id="89" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="indvars_iv_i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="4" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv_i/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="j_i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="1"/>
<pin id="101" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="j_i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="p_s_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="1"/>
<pin id="112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_s_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="2"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="4" bw="1" slack="1"/>
<pin id="121" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="6" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_i_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="exitcond_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="1"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_2_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_5_i_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_6_i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/5 "/>
</bind>
</comp>

<comp id="179" class="1005" name="A_addr_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="1"/>
<pin id="181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="184" class="1005" name="A_load_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="200" class="1005" name="A_addr_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="1"/>
<pin id="202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="A_addr_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="1"/>
<pin id="208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="66" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="3"/><net_sink comp="61" pin=3"/></net>

<net id="85"><net_src comp="61" pin="5"/><net_sink comp="61" pin=4"/></net>

<net id="86"><net_src comp="61" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="110" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="128"><net_src comp="48" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="91" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="103" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="87" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="103" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="103" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="162"><net_src comp="148" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="168"><net_src comp="87" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="61" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="61" pin="5"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="54" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="187"><net_src comp="61" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="198"><net_src comp="148" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="203"><net_src comp="66" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="61" pin=3"/></net>

<net id="209"><net_src comp="74" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="61" pin=3"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="215"><net_src comp="164" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {5 }
 - Input state : 
	Port: bubbleSort : A | {1 2 4 5 }
	Port: bubbleSort : indexOutputData | {1 }
	Port: bubbleSort : operation | {1 }
  - Chain level:
	State 1
		A_addr : 1
		A_load : 2
	State 2
	State 3
		tmp : 1
		stg_23 : 2
	State 4
		j_i_cast : 1
		exitcond_i : 2
		j : 1
		stg_29 : 3
		tmp_2_i : 1
		A_addr_1 : 2
		temp : 3
		tmp_5_i : 2
		A_addr_2 : 3
		A_load_2 : 4
	State 5
		tmp_6_i : 1
		stg_41 : 2
		stg_42 : 1
		stg_43 : 1
	State 6
		stg_47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |        exitcond_i_fu_142        |    0    |    2    |
|          |          tmp_6_i_fu_170         |    0    |    6    |
|----------|---------------------------------|---------|---------|
|    add   |             j_fu_148            |    0    |    3    |
|          |             i_fu_164            |    0    |    4    |
|----------|---------------------------------|---------|---------|
|   read   |    operation_read_read_fu_42    |    0    |    0    |
|          | indexOutputData_read_read_fu_48 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |           tmp_1_fu_125          |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            tmp_fu_130           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         j_i_cast_fu_138         |    0    |    0    |
|   zext   |          tmp_2_i_fu_154         |    0    |    0    |
|          |          tmp_5_i_fu_159         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    15   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  A_addr_1_reg_200 |    3   |
|  A_addr_2_reg_206 |    3   |
|   A_addr_reg_179  |    3   |
|   A_load_reg_184  |   16   |
|     i_reg_212     |    4   |
|indvars_iv_i_reg_87|    4   |
|     j_i_reg_99    |    3   |
|     j_reg_195     |    3   |
|    p_s_reg_110    |   16   |
+-------------------+--------+
|       Total       |   55   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_61  |  p0  |   5  |   3  |   15   ||    3    |
|   grp_access_fu_61  |  p3  |   3  |   3  |    9   ||    3    |
| indvars_iv_i_reg_87 |  p0  |   2  |   4  |    8   ||    4    |
|     p_s_reg_110     |  p0  |   2  |  16  |   32   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   64   ||  6.652  ||    10   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   15   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   10   |
|  Register |    -   |   55   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   55   |   25   |
+-----------+--------+--------+--------+
