// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _block_mmul_helper_HH_
#define _block_mmul_helper_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "block_mmul_mac_mubkb.h"

namespace ap_rtl {

struct block_mmul_helper : public sc_module {
    // Port declarations 30
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<16> > A_q0;
    sc_out< sc_lv<6> > A_address1;
    sc_out< sc_logic > A_ce1;
    sc_in< sc_lv<16> > A_q1;
    sc_out< sc_lv<6> > B_address0;
    sc_out< sc_logic > B_ce0;
    sc_in< sc_lv<16> > B_q0;
    sc_out< sc_lv<6> > B_address1;
    sc_out< sc_logic > B_ce1;
    sc_in< sc_lv<16> > B_q1;
    sc_out< sc_lv<8> > out_r_address0;
    sc_out< sc_logic > out_r_ce0;
    sc_out< sc_logic > out_r_we0;
    sc_out< sc_lv<16> > out_r_d0;
    sc_in< sc_lv<16> > out_r_q0;
    sc_out< sc_lv<8> > out_r_address1;
    sc_out< sc_logic > out_r_ce1;
    sc_out< sc_logic > out_r_we1;
    sc_out< sc_lv<16> > out_r_d1;
    sc_in< sc_lv<16> > out_r_q1;
    sc_in< sc_lv<5> > ii;
    sc_in< sc_lv<4> > jj;


    // Module declarations
    block_mmul_helper(sc_module_name name);
    SC_HAS_PROCESS(block_mmul_helper);

    ~block_mmul_helper();

    sc_trace_file* mVcdFile;

    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U1;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U2;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U3;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U4;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U5;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U6;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U7;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U8;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U9;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U10;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U11;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U12;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > reg_260;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln14_reg_1006;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<16> > reg_264;
    sc_signal< sc_lv<1> > tmp_3_reg_873;
    sc_signal< sc_lv<8> > zext_ln18_fu_298_p1;
    sc_signal< sc_lv<8> > zext_ln18_reg_878;
    sc_signal< sc_lv<7> > zext_ln18_2_fu_320_p1;
    sc_signal< sc_lv<7> > zext_ln18_2_reg_883;
    sc_signal< sc_lv<8> > out_addr_reg_888;
    sc_signal< sc_lv<1> > icmp_ln16_fu_345_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_893;
    sc_signal< sc_lv<7> > zext_ln18_4_fu_351_p1;
    sc_signal< sc_lv<7> > zext_ln18_4_reg_898;
    sc_signal< sc_lv<8> > out_addr_1_reg_903;
    sc_signal< sc_lv<1> > icmp_ln16_1_fu_376_p2;
    sc_signal< sc_lv<1> > icmp_ln16_1_reg_908;
    sc_signal< sc_lv<7> > zext_ln18_6_fu_382_p1;
    sc_signal< sc_lv<7> > zext_ln18_6_reg_913;
    sc_signal< sc_lv<8> > out_addr_2_reg_918;
    sc_signal< sc_lv<1> > tmp_6_reg_923;
    sc_signal< sc_lv<8> > zext_ln18_8_fu_423_p1;
    sc_signal< sc_lv<8> > zext_ln18_8_reg_928;
    sc_signal< sc_lv<8> > out_addr_3_reg_933;
    sc_signal< sc_lv<8> > out_addr_4_reg_938;
    sc_signal< sc_lv<8> > out_addr_5_reg_943;
    sc_signal< sc_lv<1> > tmp_9_reg_948;
    sc_signal< sc_lv<8> > zext_ln18_10_fu_500_p1;
    sc_signal< sc_lv<8> > zext_ln18_10_reg_953;
    sc_signal< sc_lv<8> > out_addr_6_reg_958;
    sc_signal< sc_lv<8> > out_addr_7_reg_963;
    sc_signal< sc_lv<8> > out_addr_8_reg_968;
    sc_signal< sc_lv<1> > tmp_12_reg_973;
    sc_signal< sc_lv<8> > zext_ln18_12_fu_577_p1;
    sc_signal< sc_lv<8> > zext_ln18_12_reg_978;
    sc_signal< sc_lv<8> > out_addr_9_reg_983;
    sc_signal< sc_lv<8> > out_addr_10_reg_988;
    sc_signal< sc_lv<8> > out_addr_11_reg_993;
    sc_signal< sc_lv<3> > k_fu_638_p2;
    sc_signal< sc_lv<3> > k_reg_1001;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_644_p2;
    sc_signal< sc_lv<1> > icmp_ln10_fu_632_p2;
    sc_signal< sc_lv<8> > add_ln15_5_fu_674_p2;
    sc_signal< sc_lv<8> > add_ln15_5_reg_1024;
    sc_signal< sc_lv<8> > add_ln15_6_fu_679_p2;
    sc_signal< sc_lv<8> > add_ln15_6_reg_1029;
    sc_signal< sc_lv<7> > add_ln16_4_fu_730_p2;
    sc_signal< sc_lv<7> > add_ln16_4_reg_1044;
    sc_signal< sc_lv<16> > select_ln15_fu_747_p3;
    sc_signal< sc_lv<16> > select_ln15_reg_1064;
    sc_signal< sc_lv<16> > B_load_reg_1071;
    sc_signal< sc_lv<16> > select_ln16_fu_754_p3;
    sc_signal< sc_lv<16> > select_ln16_reg_1079;
    sc_signal< sc_lv<16> > select_ln15_1_fu_761_p3;
    sc_signal< sc_lv<16> > select_ln15_1_reg_1087;
    sc_signal< sc_lv<16> > grp_fu_803_p3;
    sc_signal< sc_lv<16> > add_ln17_reg_1094;
    sc_signal< sc_lv<16> > grp_fu_809_p3;
    sc_signal< sc_lv<16> > add_ln17_1_reg_1099;
    sc_signal< sc_lv<16> > select_ln16_1_fu_768_p3;
    sc_signal< sc_lv<16> > select_ln16_1_reg_1104;
    sc_signal< sc_lv<16> > select_ln15_2_fu_775_p3;
    sc_signal< sc_lv<16> > select_ln15_2_reg_1112;
    sc_signal< sc_lv<16> > select_ln15_3_fu_782_p3;
    sc_signal< sc_lv<16> > select_ln15_3_reg_1119;
    sc_signal< sc_lv<16> > grp_fu_815_p3;
    sc_signal< sc_lv<16> > add_ln17_2_reg_1126;
    sc_signal< sc_lv<16> > grp_fu_821_p3;
    sc_signal< sc_lv<16> > add_ln17_3_reg_1131;
    sc_signal< sc_lv<16> > grp_fu_827_p3;
    sc_signal< sc_lv<16> > add_ln17_4_reg_1136;
    sc_signal< sc_lv<16> > grp_fu_833_p3;
    sc_signal< sc_lv<16> > add_ln17_5_reg_1141;
    sc_signal< sc_lv<16> > grp_fu_839_p3;
    sc_signal< sc_lv<16> > add_ln17_6_reg_1146;
    sc_signal< sc_lv<16> > grp_fu_845_p3;
    sc_signal< sc_lv<16> > add_ln17_7_reg_1151;
    sc_signal< sc_lv<16> > grp_fu_851_p3;
    sc_signal< sc_lv<16> > add_ln17_8_reg_1156;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<16> > grp_fu_857_p3;
    sc_signal< sc_lv<16> > add_ln17_9_reg_1161;
    sc_signal< sc_lv<16> > select_ln14_10_fu_789_p3;
    sc_signal< sc_lv<16> > select_ln14_10_reg_1166;
    sc_signal< sc_lv<16> > select_ln14_11_fu_796_p3;
    sc_signal< sc_lv<16> > select_ln14_11_reg_1171;
    sc_signal< sc_lv<16> > grp_fu_863_p3;
    sc_signal< sc_lv<16> > add_ln17_10_reg_1176;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > grp_fu_868_p3;
    sc_signal< sc_lv<16> > add_ln17_11_reg_1181;
    sc_signal< sc_lv<3> > k_0_reg_249;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > sext_ln18_fu_334_p1;
    sc_signal< sc_lv<64> > sext_ln18_1_fu_365_p1;
    sc_signal< sc_lv<64> > sext_ln18_2_fu_396_p1;
    sc_signal< sc_lv<64> > sext_ln18_3_fu_451_p1;
    sc_signal< sc_lv<64> > sext_ln18_4_fu_462_p1;
    sc_signal< sc_lv<64> > sext_ln18_5_fu_473_p1;
    sc_signal< sc_lv<64> > sext_ln18_6_fu_528_p1;
    sc_signal< sc_lv<64> > sext_ln18_7_fu_539_p1;
    sc_signal< sc_lv<64> > sext_ln18_8_fu_550_p1;
    sc_signal< sc_lv<64> > sext_ln18_9_fu_605_p1;
    sc_signal< sc_lv<64> > sext_ln18_10_fu_616_p1;
    sc_signal< sc_lv<64> > sext_ln18_11_fu_627_p1;
    sc_signal< sc_lv<64> > zext_ln15_1_fu_659_p1;
    sc_signal< sc_lv<64> > zext_ln15_2_fu_669_p1;
    sc_signal< sc_lv<64> > sext_ln16_fu_715_p1;
    sc_signal< sc_lv<64> > sext_ln16_1_fu_725_p1;
    sc_signal< sc_lv<64> > zext_ln15_3_fu_735_p1;
    sc_signal< sc_lv<64> > zext_ln15_4_fu_739_p1;
    sc_signal< sc_lv<64> > sext_ln16_2_fu_743_p1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<7> > tmp_1_fu_290_p3;
    sc_signal< sc_lv<9> > tmp_2_fu_306_p3;
    sc_signal< sc_lv<9> > zext_ln18_1_fu_302_p1;
    sc_signal< sc_lv<9> > sub_ln18_fu_314_p2;
    sc_signal< sc_lv<9> > zext_ln18_3_fu_324_p1;
    sc_signal< sc_lv<9> > add_ln18_fu_328_p2;
    sc_signal< sc_lv<4> > add_ln16_fu_339_p2;
    sc_signal< sc_lv<9> > zext_ln18_5_fu_355_p1;
    sc_signal< sc_lv<9> > add_ln18_1_fu_359_p2;
    sc_signal< sc_lv<4> > add_ln16_1_fu_370_p2;
    sc_signal< sc_lv<9> > zext_ln18_7_fu_386_p1;
    sc_signal< sc_lv<9> > add_ln18_2_fu_390_p2;
    sc_signal< sc_lv<5> > add_ln15_fu_401_p2;
    sc_signal< sc_lv<7> > tmp_4_fu_415_p3;
    sc_signal< sc_lv<9> > tmp_5_fu_431_p3;
    sc_signal< sc_lv<9> > zext_ln18_9_fu_427_p1;
    sc_signal< sc_lv<9> > sub_ln18_1_fu_439_p2;
    sc_signal< sc_lv<9> > add_ln18_3_fu_445_p2;
    sc_signal< sc_lv<9> > add_ln18_4_fu_456_p2;
    sc_signal< sc_lv<9> > add_ln18_5_fu_467_p2;
    sc_signal< sc_lv<5> > add_ln15_1_fu_478_p2;
    sc_signal< sc_lv<7> > tmp_7_fu_492_p3;
    sc_signal< sc_lv<9> > tmp_8_fu_508_p3;
    sc_signal< sc_lv<9> > zext_ln18_11_fu_504_p1;
    sc_signal< sc_lv<9> > sub_ln18_2_fu_516_p2;
    sc_signal< sc_lv<9> > add_ln18_6_fu_522_p2;
    sc_signal< sc_lv<9> > add_ln18_7_fu_533_p2;
    sc_signal< sc_lv<9> > add_ln18_8_fu_544_p2;
    sc_signal< sc_lv<5> > add_ln15_2_fu_555_p2;
    sc_signal< sc_lv<7> > tmp_s_fu_569_p3;
    sc_signal< sc_lv<9> > tmp_10_fu_585_p3;
    sc_signal< sc_lv<9> > zext_ln18_13_fu_581_p1;
    sc_signal< sc_lv<9> > sub_ln18_3_fu_593_p2;
    sc_signal< sc_lv<9> > add_ln18_9_fu_599_p2;
    sc_signal< sc_lv<9> > add_ln18_10_fu_610_p2;
    sc_signal< sc_lv<9> > add_ln18_11_fu_621_p2;
    sc_signal< sc_lv<8> > zext_ln15_fu_650_p1;
    sc_signal< sc_lv<8> > add_ln15_3_fu_654_p2;
    sc_signal< sc_lv<8> > add_ln15_4_fu_664_p2;
    sc_signal< sc_lv<5> > tmp_13_fu_692_p3;
    sc_signal< sc_lv<7> > tmp_11_fu_684_p3;
    sc_signal< sc_lv<7> > zext_ln16_fu_700_p1;
    sc_signal< sc_lv<7> > sub_ln16_fu_704_p2;
    sc_signal< sc_lv<7> > add_ln16_2_fu_710_p2;
    sc_signal< sc_lv<7> > add_ln16_3_fu_720_p2;
    sc_signal< sc_lv<16> > grp_fu_268_p3;
    sc_signal< sc_lv<16> > grp_fu_275_p3;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_state3;
    static const sc_lv<14> ap_ST_fsm_state4;
    static const sc_lv<14> ap_ST_fsm_state5;
    static const sc_lv<14> ap_ST_fsm_state6;
    static const sc_lv<14> ap_ST_fsm_state7;
    static const sc_lv<14> ap_ST_fsm_state8;
    static const sc_lv<14> ap_ST_fsm_state9;
    static const sc_lv<14> ap_ST_fsm_state10;
    static const sc_lv<14> ap_ST_fsm_state11;
    static const sc_lv<14> ap_ST_fsm_state12;
    static const sc_lv<14> ap_ST_fsm_state13;
    static const sc_lv<14> ap_ST_fsm_state14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_address1();
    void thread_A_ce0();
    void thread_A_ce1();
    void thread_B_address0();
    void thread_B_address1();
    void thread_B_ce0();
    void thread_B_ce1();
    void thread_add_ln15_1_fu_478_p2();
    void thread_add_ln15_2_fu_555_p2();
    void thread_add_ln15_3_fu_654_p2();
    void thread_add_ln15_4_fu_664_p2();
    void thread_add_ln15_5_fu_674_p2();
    void thread_add_ln15_6_fu_679_p2();
    void thread_add_ln15_fu_401_p2();
    void thread_add_ln16_1_fu_370_p2();
    void thread_add_ln16_2_fu_710_p2();
    void thread_add_ln16_3_fu_720_p2();
    void thread_add_ln16_4_fu_730_p2();
    void thread_add_ln16_fu_339_p2();
    void thread_add_ln18_10_fu_610_p2();
    void thread_add_ln18_11_fu_621_p2();
    void thread_add_ln18_1_fu_359_p2();
    void thread_add_ln18_2_fu_390_p2();
    void thread_add_ln18_3_fu_445_p2();
    void thread_add_ln18_4_fu_456_p2();
    void thread_add_ln18_5_fu_467_p2();
    void thread_add_ln18_6_fu_522_p2();
    void thread_add_ln18_7_fu_533_p2();
    void thread_add_ln18_8_fu_544_p2();
    void thread_add_ln18_9_fu_599_p2();
    void thread_add_ln18_fu_328_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_268_p3();
    void thread_grp_fu_275_p3();
    void thread_icmp_ln10_fu_632_p2();
    void thread_icmp_ln14_fu_644_p2();
    void thread_icmp_ln16_1_fu_376_p2();
    void thread_icmp_ln16_fu_345_p2();
    void thread_k_fu_638_p2();
    void thread_out_r_address0();
    void thread_out_r_address1();
    void thread_out_r_ce0();
    void thread_out_r_ce1();
    void thread_out_r_d0();
    void thread_out_r_d1();
    void thread_out_r_we0();
    void thread_out_r_we1();
    void thread_select_ln14_10_fu_789_p3();
    void thread_select_ln14_11_fu_796_p3();
    void thread_select_ln15_1_fu_761_p3();
    void thread_select_ln15_2_fu_775_p3();
    void thread_select_ln15_3_fu_782_p3();
    void thread_select_ln15_fu_747_p3();
    void thread_select_ln16_1_fu_768_p3();
    void thread_select_ln16_fu_754_p3();
    void thread_sext_ln16_1_fu_725_p1();
    void thread_sext_ln16_2_fu_743_p1();
    void thread_sext_ln16_fu_715_p1();
    void thread_sext_ln18_10_fu_616_p1();
    void thread_sext_ln18_11_fu_627_p1();
    void thread_sext_ln18_1_fu_365_p1();
    void thread_sext_ln18_2_fu_396_p1();
    void thread_sext_ln18_3_fu_451_p1();
    void thread_sext_ln18_4_fu_462_p1();
    void thread_sext_ln18_5_fu_473_p1();
    void thread_sext_ln18_6_fu_528_p1();
    void thread_sext_ln18_7_fu_539_p1();
    void thread_sext_ln18_8_fu_550_p1();
    void thread_sext_ln18_9_fu_605_p1();
    void thread_sext_ln18_fu_334_p1();
    void thread_sub_ln16_fu_704_p2();
    void thread_sub_ln18_1_fu_439_p2();
    void thread_sub_ln18_2_fu_516_p2();
    void thread_sub_ln18_3_fu_593_p2();
    void thread_sub_ln18_fu_314_p2();
    void thread_tmp_10_fu_585_p3();
    void thread_tmp_11_fu_684_p3();
    void thread_tmp_13_fu_692_p3();
    void thread_tmp_1_fu_290_p3();
    void thread_tmp_2_fu_306_p3();
    void thread_tmp_4_fu_415_p3();
    void thread_tmp_5_fu_431_p3();
    void thread_tmp_7_fu_492_p3();
    void thread_tmp_8_fu_508_p3();
    void thread_tmp_s_fu_569_p3();
    void thread_zext_ln15_1_fu_659_p1();
    void thread_zext_ln15_2_fu_669_p1();
    void thread_zext_ln15_3_fu_735_p1();
    void thread_zext_ln15_4_fu_739_p1();
    void thread_zext_ln15_fu_650_p1();
    void thread_zext_ln16_fu_700_p1();
    void thread_zext_ln18_10_fu_500_p1();
    void thread_zext_ln18_11_fu_504_p1();
    void thread_zext_ln18_12_fu_577_p1();
    void thread_zext_ln18_13_fu_581_p1();
    void thread_zext_ln18_1_fu_302_p1();
    void thread_zext_ln18_2_fu_320_p1();
    void thread_zext_ln18_3_fu_324_p1();
    void thread_zext_ln18_4_fu_351_p1();
    void thread_zext_ln18_5_fu_355_p1();
    void thread_zext_ln18_6_fu_382_p1();
    void thread_zext_ln18_7_fu_386_p1();
    void thread_zext_ln18_8_fu_423_p1();
    void thread_zext_ln18_9_fu_427_p1();
    void thread_zext_ln18_fu_298_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
