{
  "processor": "TI SBP0400",
  "year": 1975,
  "specifications": {
    "data_width_bits": 4,
    "clock_mhz": 10.0,
    "transistors": 2000,
    "technology": "I2L (Integrated Injection Logic)",
    "package": "DIP",
    "cascadable_to": "16-bit"
  },
  "timing": {
    "cycles_per_instruction_range": [2, 5],
    "typical_cpi": 3.0
  },
  "validated_performance": {
    "ips_min": 2000000,
    "ips_max": 5000000,
    "mips_typical": 3.33
  },
  "notes": "TI I2L bit-slice processor, 4-bit cascadable to 16-bit",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 3.0,
    "expected_ipc": 0.333,
    "validated_workloads": ["typical", "compute", "control", "io_heavy", "mixed"],
    "predicted_cpi": 3.0,
    "cpi_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated for I2L bit-slice architecture"
  },
  "instruction_timing_tests": [
    {"instruction": "ADD", "category": "alu", "expected_cycles": 2, "source": "TI SBP0400 datasheet"},
    {"instruction": "SUB", "category": "alu", "expected_cycles": 2, "source": "TI SBP0400 datasheet"},
    {"instruction": "SHL", "category": "shift", "expected_cycles": 3, "source": "TI SBP0400 datasheet"},
    {"instruction": "SHR", "category": "shift", "expected_cycles": 3, "source": "TI SBP0400 datasheet"},
    {"instruction": "AND", "category": "logic", "expected_cycles": 2, "source": "TI SBP0400 datasheet"},
    {"instruction": "OR", "category": "logic", "expected_cycles": 2, "source": "TI SBP0400 datasheet"},
    {"instruction": "SEQ", "category": "control", "expected_cycles": 4, "source": "TI SBP0400 datasheet"},
    {"instruction": "OUT", "category": "io", "expected_cycles": 5, "source": "TI SBP0400 datasheet"}
  ],
  "cross_validation": {
    "era_comparison": {
      "am2901": {
        "relationship": "Contemporary AMD bit-slice (1975)",
        "notes": "Am2901 used Schottky TTL, SBP0400 used I2L"
      }
    },
    "architecture_notes": {
      "unique_features": [
        "I2L technology for lower power",
        "4-bit slice cascadable to 16-bit",
        "Bipolar process for reasonable speed"
      ]
    },
    "validation_methodology": {
      "sources": ["TI SBP0400 datasheet", "TI bipolar bit-slice documentation"],
      "confidence_level": "Medium",
      "cross_validated_date": "2026-01-29"
    }
  }
}
