// Seed: 1779415211
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3
    , id_8,
    output wire id_4,
    input supply1 id_5,
    input tri id_6
);
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri1 id_3
    , id_6,
    input tri0 id_4
);
  tri id_7 = id_4;
  integer id_8;
  tri0 id_9 = 1'h0;
  module_0(
      id_3, id_1, id_4, id_0, id_3, id_4, id_7
  );
  wire id_10;
  assign id_3 = id_4;
endmodule
