// Seed: 1111966282
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2 = 1;
  type_4(
      id_1 == id_1, id_1
  );
endmodule
