{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761189247793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761189247793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 11:14:07 2025 " "Processing started: Thu Oct 23 11:14:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761189247793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189247793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189247793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761189248213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761189248213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divb.v 1 1 " "Found 1 design units, including 1 entities, in source file divb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divb " "Found entity 1: divb" {  } { { "divb.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/divb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputre.v 1 1 " "Found 1 design units, including 1 entities, in source file outputre.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputre " "Found entity 1: outputre" {  } { { "outputre.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/outputre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mend.v 1 1 " "Found 1 design units, including 1 entities, in source file mend.v" { { "Info" "ISGN_ENTITY_NAME" "1 mend " "Found entity 1: mend" {  } { { "mend.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/mend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divo.v 1 1 " "Found 1 design units, including 1 entities, in source file divo.v" { { "Info" "ISGN_ENTITY_NAME" "1 divo " "Found entity 1: divo" {  } { { "divo.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/divo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ag.v 1 1 " "Found 1 design units, including 1 entities, in source file ag.v" { { "Info" "ISGN_ENTITY_NAME" "1 AG " "Found entity 1: AG" {  } { { "AG.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/AG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 1 1 " "Found 1 design units, including 1 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mclkand.v 1 1 " "Found 1 design units, including 1 entities, in source file mclkand.v" { { "Info" "ISGN_ENTITY_NAME" "1 mclkand " "Found entity 1: mclkand" {  } { { "mclkand.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/mclkand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_lab3 " "Found entity 1: MEM_lab3" {  } { { "MEM_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM_lab3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2_lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file mem2_lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM2_lab3 " "Found entity 1: MEM2_lab3" {  } { { "MEM2_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM2_lab3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761189255570 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MEM_lab3 inst7 " "Block or symbol \"MEM_lab3\" of instance \"inst7\" overlaps another block or symbol" {  } { { "lab3.bdf" "" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { -24 496 672 88 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761189255572 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst10 " "Block or symbol \"GND\" of instance \"inst10\" overlaps another block or symbol" {  } { { "lab3.bdf" "" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 48 448 480 80 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761189255572 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst12 " "Block or symbol \"GND\" of instance \"inst12\" overlaps another block or symbol" {  } { { "lab3.bdf" "" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 64 696 728 96 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761189255572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divo divo:inst5 " "Elaborating entity \"divo\" for hierarchy \"divo:inst5\"" {  } { { "lab3.bdf" "inst5" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 152 984 1144 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divo.v(24) " "Verilog HDL assignment warning at divo.v(24): truncated value with size 32 to match size of target (1)" {  } { { "divo.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/divo.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761189255578 "|lab3|divo:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputre outputre:inst4 " "Elaborating entity \"outputre\" for hierarchy \"outputre:inst4\"" {  } { { "lab3.bdf" "inst4" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 176 648 816 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp comp:inst3 " "Elaborating entity \"comp\" for hierarchy \"comp:inst3\"" {  } { { "lab3.bdf" "inst3" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 344 552 720 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 comp.v(9) " "Verilog HDL assignment warning at comp.v(9): truncated value with size 32 to match size of target (1)" {  } { { "comp.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/comp.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761189255580 "|lab3|comp:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst6 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst6\"" {  } { { "lab3.bdf" "inst6" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 264 432 592 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_lab3 MEM_lab3:inst7 " "Elaborating entity \"MEM_lab3\" for hierarchy \"MEM_lab3:inst7\"" {  } { { "lab3.bdf" "inst7" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { -24 496 672 88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM_lab3:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM_lab3:inst7\|altsyncram:altsyncram_component\"" {  } { { "MEM_lab3.v" "altsyncram_component" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM_lab3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_lab3:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM_lab3:inst7\|altsyncram:altsyncram_component\"" {  } { { "MEM_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM_lab3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_lab3:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM_lab3:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../song_A.mif " "Parameter \"init_file\" = \"../song_A.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255652 ""}  } { { "MEM_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM_lab3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761189255652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nho1 " "Found entity 1: altsyncram_nho1" {  } { { "db/altsyncram_nho1.tdf" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/db/altsyncram_nho1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nho1 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated " "Elaborating entity \"altsyncram_nho1\" for hierarchy \"MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255695 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 256 0 2 2 " "2 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/song_A.mif" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/song_A.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1761189255712 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "23 " "Memory Initialization File Address 23 is not initialized" {  } { { "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/song_A.mif" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/song_A.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1761189255712 ""}  } { { "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/song_A.mif" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/song_A.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1761189255712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AG AG:inst " "Elaborating entity \"AG\" for hierarchy \"AG:inst\"" {  } { { "lab3.bdf" "inst" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 104 216 400 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AG.v(13) " "Verilog HDL assignment warning at AG.v(13): truncated value with size 32 to match size of target (7)" {  } { { "AG.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/AG.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761189255724 "|lab3|AG:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mclkand mclkand:inst15 " "Elaborating entity \"mclkand\" for hierarchy \"mclkand:inst15\"" {  } { { "lab3.bdf" "inst15" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 280 200 336 360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mend mend:inst11 " "Elaborating entity \"mend\" for hierarchy \"mend:inst11\"" {  } { { "lab3.bdf" "inst11" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { -168 656 736 -32 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "lab3.bdf" "inst2" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 368 328 488 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(12) " "Verilog HDL assignment warning at counter.v(12): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761189255728 "|lab3|counter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divb divb:inst1 " "Elaborating entity \"divb\" for hierarchy \"divb:inst1\"" {  } { { "lab3.bdf" "inst1" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 384 96 240 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divb.v(22) " "Verilog HDL assignment warning at divb.v(22): truncated value with size 32 to match size of target (1)" {  } { { "divb.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/divb.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761189255730 "|lab3|divb:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM2_lab3 MEM2_lab3:inst8 " "Elaborating entity \"MEM2_lab3\" for hierarchy \"MEM2_lab3:inst8\"" {  } { { "lab3.bdf" "inst8" { Schematic "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/lab3.bdf" { { 16 736 952 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM2_lab3:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\"" {  } { { "MEM2_lab3.v" "altsyncram_component" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM2_lab3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM2_lab3:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\"" {  } { { "MEM2_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM2_lab3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM2_lab3:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sound1.mif " "Parameter \"init_file\" = \"../sound1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761189255779 ""}  } { { "MEM2_lab3.v" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/MEM2_lab3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761189255779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgo1 " "Found entity 1: altsyncram_cgo1" {  } { { "db/altsyncram_cgo1.tdf" "" { Text "C:/Users/USER/Downloads/ee_experiment_lab3-main/ee_experiment_lab3-main/db/altsyncram_cgo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761189255821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189255821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgo1 MEM2_lab3:inst8\|altsyncram:altsyncram_component\|altsyncram_cgo1:auto_generated " "Elaborating entity \"altsyncram_cgo1\" for hierarchy \"MEM2_lab3:inst8\|altsyncram:altsyncram_component\|altsyncram_cgo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189255822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761189256516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761189256990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761189256990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761189257053 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761189257053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761189257053 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1761189257053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761189257053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761189257067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 11:14:17 2025 " "Processing ended: Thu Oct 23 11:14:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761189257067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761189257067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761189257067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761189257067 ""}
