#밑바닥부터만드는컴퓨터시스템/1장_불논리


# Chap01. Gate Implementation Project


## 목표

- 모든 게이트의 기본이 되는 Nand Gate를 조합하여 아래의 논리 게이트를 HDL로 구현

	- **Nand Gate**
	- Not
	- And
	- Or
	- Xor
	- Mux
	- DMux
	- Multibit And
	- Multibit Or
	- Multibit Mux16
	- Multibit DMux

## 구현 언어
- Hdl ( Hardware Description Language )


## 구현
### One Bit
- Not
```vhdl
/**
 * Not gate:
 * out = not in
 */

CHIP Not {
    IN in;
    OUT out;

    PARTS:
    // Put your code here:
    Nand(a=in, b=in, out=out);
}

```

- And

```vhdl
/**
 * And gate:
 * out = 1 if (a == 1 and b == 1)
 *       0 otherwise
 */

CHIP And {
    IN a, b;
    OUT out;

    PARTS:
    // Put your code here:
    Nand(a=a, b=b, out=nout);
    Not(in=nout, out=out);
}

```

- Or

```vhdl
 /**
 * Or gate:
 * out = 1 if (a == 1 or b == 1)
 *       0 otherwise
 */

CHIP Or {
    IN a, b;
    OUT out;

    PARTS:
    // Put your code here:
    Not(in=a, out=nota);
    Not(in=b, out=notb);
    Nand(a=nota, b=notb, out=out);
}


```

- Xor

```vhdl
/**
 * Exclusive-or gate:
 * out = not (a == b)
 */

CHIP Xor {
    IN a, b;
    OUT out;

    PARTS:
    // Put your code here:
    Not(in=a, out=nota);
    Not(in=b, out=notb);
    And(a=a, b=notb, out=w1);
    And(a=b, b=nota, out=w2);
    Or(a=w1, b=w2, out=out);
}

```

- Mux

```vhdl
/** 
 * Multiplexor:
 * out = a if sel == 0
 *       b otherwise
 */

CHIP Mux {
    IN a, b, sel;
    OUT out;

    PARTS:
    // Put your code here:
    Not(in=sel, out=notsel);
    And(a=a, b=notsel, out=w1);
    And(a=b, b=sel, out=w2);
    Or(a=w1, b=w2, out=out);
}

```
- DMux

```vhdl
/**
 * Demultiplexor:
 * {a, b} = {in, 0} if sel == 0
 *          {0, in} if sel == 1
 */

CHIP DMux {
    IN in, sel;
    OUT a, b;

    PARTS:
    // Put your code here:
    Not(in=sel, out=notsel);
    And(a=in, b=notsel, out=a);
    And(a=in, b=sel, out=b);

}
```

### Multi Bit
	- Multibit And
	- Multibit Or
	- Multibit Mux16
	- Multibit DMux


