{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09602,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09901,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0039799,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00475444,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00180032,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00475444,
	"finish__design__instance__count__class:buffer": 66,
	"finish__design__instance__area__class:buffer": 82.992,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 25.004,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 28.994,
	"finish__design__instance__count__class:inverter": 66,
	"finish__design__instance__area__class:inverter": 37.24,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 10.374,
	"finish__design__instance__count__class:sequential_cell": 129,
	"finish__design__instance__area__class:sequential_cell": 679.098,
	"finish__design__instance__count__class:multi_input_combinational_cell": 540,
	"finish__design__instance__area__class:multi_input_combinational_cell": 684.684,
	"finish__design__instance__count": 854,
	"finish__design__instance__area": 1548.39,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.386003,
	"finish__clock__skew__setup": 0.00330255,
	"finish__clock__skew__hold": 0.00330255,
	"finish__timing__drv__max_slew_limit": 0.63544,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.688006,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00126068,
	"finish__power__switching__total": 0.000466412,
	"finish__power__leakage__total": 3.35561e-05,
	"finish__power__total": 0.00176064,
	"finish__design__io": 33,
	"finish__design__die__area": 2770.97,
	"finish__design__core__area": 2467.15,
	"finish__design__instance__count": 924,
	"finish__design__instance__area": 1567.01,
	"finish__design__instance__count__stdcell": 924,
	"finish__design__instance__area__stdcell": 1567.01,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.635148,
	"finish__design__instance__utilization__stdcell": 0.635148,
	"finish__design__rows": 35,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 35,
	"finish__design__sites": 9275,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 9275,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}