0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/pen/Desktop/FPGA/CTRL/CTRL.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sim_1/new/CTRL_tb.v,1684555036,verilog,,,,CTRL_tb,,,,,,,,
C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v,1685169557,verilog,,C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sim_1/new/CTRL_tb.v,,CTRL,,,,,,,,
