Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar  4 23:56:11 2019
| Host         : SEELE-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file AXI_DMA_LWIP_wrapper_control_sets_placed.rpt
| Design       : AXI_DMA_LWIP_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   260 |
| Unused register locations in slices containing registers |   782 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1156 |          324 |
| No           | No                    | Yes                    |             129 |           43 |
| No           | Yes                   | No                     |             626 |          235 |
| Yes          | No                    | No                     |            1572 |          422 |
| Yes          | No                    | Yes                    |              82 |           16 |
| Yes          | Yes                   | No                     |            1437 |          389 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                        Enable Signal                                                                                                                       |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                       | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                        |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                         |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                         |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                         |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                            |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                  |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                       | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                         |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                         | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                       | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                  |                1 |              2 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                               | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                             |                1 |              2 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                             |                1 |              2 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                1 |              2 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                             |                1 |              2 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                             |                1 |              2 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              2 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              2 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                      |                2 |              3 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                      |                1 |              3 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                               |                                                                                                                                                                                                                                                              |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              3 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |                1 |              3 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                              |                3 |              3 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                      |                2 |              3 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                      |                1 |              3 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                              |                2 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                             |                3 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                           |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                            | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                   |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | S_AXIS_tdata__0[0]                                                                                                                                                                                                                                           |                2 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                              | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                       | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                            |                                                                                                                                                                                                                                                              |                4 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                 |                                                                                                                                                                                                                                                              |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                3 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                              | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                2 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                |                1 |              4 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                   | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              5 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                       | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                              |                                                                                                                                                                                                                                                              |                2 |              5 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                            |                                                                                                                                                                                                                                                              |                2 |              5 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                               |                                                                                                                                                                                                                                                              |                2 |              5 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                2 |              5 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                    | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                     |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                       |                3 |              5 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              5 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                            |                                                                                                                                                                                                                                                              |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                 |                1 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | AXI_DMA_LWIP_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                          |                2 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_m_valid_dup_reg                                                                                                                    |                2 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                      | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                     | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                    | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                       |                1 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                   | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                2 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                      | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | AXI_DMA_LWIP_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_11_out                                                                                                                | AXI_DMA_LWIP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                        |                2 |              7 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                       |                3 |              7 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                         |                2 |              7 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                             | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                  |                2 |              7 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                               | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                3 |              7 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                    | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                     |                3 |              7 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                2 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                  | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                         |                1 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                             | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                              |                2 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                           |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                2 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                4 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                    | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[7][0]                                   |                2 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                  | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                               |                                                                                                                                                                                                                                                              |                4 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                         |                3 |              8 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf       | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                  |                                                                                                                                                                                                                                                              |                2 |              9 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                          |                                                                                                                                                                                                                                                              |                3 |              9 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                               | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1                           |                2 |              9 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |              9 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en               | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                |                                                                                                                                                                                                                                                              |                2 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                3 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                  | AXI_DMA_LWIP_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                5 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                |                                                                                                                                                                                                                                                              |                4 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                |                2 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                  |                5 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                   | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |                2 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                   | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                  |                2 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                       |                3 |             10 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                          |                3 |             11 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                      |                                                                                                                                                                                                                                                              |                2 |             11 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                   | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                7 |             12 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                    | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                        | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                              |                5 |             12 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                              |                2 |             12 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                          |                7 |             12 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                       |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                       |                2 |             12 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                5 |             13 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                                              |                4 |             13 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                    |                6 |             13 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                  | AXI_DMA_LWIP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                       |                2 |             13 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                        |                                                                                                                                                                                                                                                              |                3 |             14 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                                              |                3 |             14 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                             | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                      |                4 |             15 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                       |                3 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf       |                                                                                                                                                                                                                                                              |                2 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                   | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                4 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                   | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                4 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0] | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                5 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0        | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                             |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          |                                                                                                                                                                                                                                                              |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                        |                                                                                                                                                                                                                                                              |                3 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                5 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                              |                                                                                                                                                                                                                                                              |                2 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                          |               10 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                7 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                6 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                6 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                2 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                  |                                                                                                                                                                                                                                                              |                6 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                              |                8 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                  |                                                                                                                                                                                                                                                              |                3 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                              |                3 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                              |               10 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                       |                3 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                  |                                                                                                                                                                                                                                                              |                3 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                          |                                                                                                                                                                                                                                                              |                2 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                7 |             16 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |                5 |             17 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |                5 |             17 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                              |               11 |             17 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                       |                3 |             18 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                       |                4 |             18 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                 | AXI_DMA_LWIP_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                       |                5 |             20 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                9 |             21 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                            |                                                                                                                                                                                                                                                              |                8 |             21 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                          |                6 |             22 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                         | AXI_DMA_LWIP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                       |                6 |             23 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                             | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                8 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  |                                                                                                                                                                                                                                                              |                3 |             24 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                3 |             24 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                7 |             25 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |               12 |             25 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                8 |             25 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                7 |             25 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                6 |             25 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg           |                                                                                                                                                                                                                                                              |                4 |             26 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                              |                5 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                       |                7 |             27 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |               12 |             27 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                             |                                                                                                                                                                                                                                                              |                7 |             28 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                              |                6 |             28 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                      |                4 |             28 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                             | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                6 |             28 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                     | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                6 |             28 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg      | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                               |                5 |             30 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               10 |             30 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                           | AXI_DMA_LWIP_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                         |                6 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                  |                9 |             31 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                       |                                                                                                                                                                                                                                                              |                7 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                             |                                                                                                                                                                                                                                                              |                7 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                      | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               11 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                        | AXI_DMA_LWIP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                       |                9 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                 |                                                                                                                                                                                                                                                              |                6 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | S_AXIS_tdata[31]_i_1_n_0                                                                                                                                                                                                                                   | S_AXIS_tdata__0[0]                                                                                                                                                                                                                                           |                5 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                             |                                                                                                                                                                                                                                                              |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                         |               11 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                                              |                8 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                   |                                                                                                                                                                                                                                                              |                9 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                        |                                                                                                                                                                                                                                                              |                6 |             32 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             33 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |               11 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                  |               10 |             34 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |               12 |             34 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                             | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                              |               10 |             35 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                              |                8 |             36 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                              |                9 |             36 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                     |                8 |             36 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                      |               13 |             37 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               12 |             37 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                              |               10 |             37 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                   |                                                                                                                                                                                                                                                              |                7 |             37 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                      | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               11 |             37 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                   |                                                                                                                                                                                                                                                              |                7 |             40 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                              |               12 |             40 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                              |               10 |             40 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                  | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               12 |             41 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                              | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               15 |             41 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               13 |             41 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                              |                8 |             41 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                      | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |               11 |             42 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                        | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                8 |             43 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                        |                                                                                                                                                                                                                                                              |               10 |             45 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                                              |                7 |             45 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                       |               13 |             45 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                             | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_reg[22]           |               14 |             46 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               21 |             47 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                              |               10 |             47 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               14 |             47 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                9 |             49 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]                                                                                                          | AXI_DMA_LWIP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                       |                8 |             56 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0[0]                                                                                              | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               13 |             57 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |               17 |             59 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                          | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               11 |             59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |               24 |             61 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | AXI_DMA_LWIP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               23 |             63 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                              |               17 |             73 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               21 |             73 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                              |               10 |             80 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 | AXI_DMA_LWIP_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |               28 |            103 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 | AXI_DMA_LWIP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                              |               13 |            104 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |              105 |            320 |
|  AXI_DMA_LWIP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |              206 |            820 |
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                    12 |
| 3      |                    11 |
| 4      |                    26 |
| 5      |                    10 |
| 6      |                    12 |
| 7      |                     8 |
| 8      |                    13 |
| 9      |                     5 |
| 10     |                    12 |
| 11     |                     2 |
| 12     |                     8 |
| 13     |                     4 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                   119 |
+--------+-----------------------+


