// Seed: 3693724250
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    output wand id_5,
    input tri0 id_6,
    output wire id_7,
    input uwire id_8,
    input wire id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12,
    output supply0 id_13
);
  assign id_5 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7 id_18,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    input uwire id_13,
    input uwire id_14
    , id_19,
    input tri id_15,
    input tri id_16
);
  module_0(
      id_4, id_3, id_6, id_9, id_1, id_3, id_18, id_4, id_2, id_2, id_4, id_18, id_5, id_4
  );
endmodule
