-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_read_train_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    trainStream_TDATA : IN STD_LOGIC_VECTOR (319 downto 0);
    trainStream_TVALID : IN STD_LOGIC;
    trainStream_TREADY : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of run_read_train_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trainStream_TDATA_blk_n : STD_LOGIC;
    signal tmp_checkId_V_fu_222_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_checkId_V_reg_545 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_reg_575 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_59_fu_359_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_59_reg_583 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal exitcond1_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_60_fu_365_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_60_reg_593 : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_ce0 : STD_LOGIC;
    signal contr_AOV_we0 : STD_LOGIC;
    signal contr_AOV_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal contr_AOV_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal contr_AOV_ce1 : STD_LOGIC;
    signal contr_AOV_we1 : STD_LOGIC;
    signal contr_AOV_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal loop_index_cast1_fu_348_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index_fu_94 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal data_0_out_0_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_1_out_0_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_out_0_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_out_0_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_4_out_0_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_5_out_0_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_6_out_0_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_7_out_0_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_fu_236_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_1_fu_251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_2_fu_321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_3_fu_325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_4_fu_329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_5_fu_333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_6_fu_337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_7_fu_341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_226_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_241_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component run_read_train_contr_AOV_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    contr_AOV_U : component run_read_train_contr_AOV_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => contr_AOV_address0,
        ce0 => contr_AOV_ce0,
        we0 => contr_AOV_we0,
        d0 => contr_AOV_d0,
        q0 => contr_AOV_q0,
        address1 => contr_AOV_address1,
        ce1 => contr_AOV_ce1,
        we1 => contr_AOV_we1,
        d1 => contr_AOV_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond1_fu_353_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    loop_index_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                loop_index_fu_94 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                loop_index_fu_94 <= empty_59_reg_583;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_60_reg_593 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                data_0_out_0_fu_98 <= contr_AOV_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_60_reg_593 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                data_1_out_0_fu_102 <= contr_AOV_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_60_reg_593 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                data_2_out_0_fu_106 <= contr_AOV_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_60_reg_593 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                data_3_out_0_fu_110 <= contr_AOV_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_60_reg_593 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                data_4_out_0_fu_114 <= contr_AOV_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_60_reg_593 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                data_5_out_0_fu_118 <= contr_AOV_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_60_reg_593 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                data_6_out_0_fu_122 <= contr_AOV_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_60_reg_593 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                data_7_out_0_fu_126 <= contr_AOV_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                empty_59_reg_583 <= empty_59_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_353_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                empty_60_reg_593 <= empty_60_fu_365_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_45_reg_550 <= trainStream_TDATA(159 downto 128);
                tmp_46_reg_555 <= trainStream_TDATA(191 downto 160);
                tmp_47_reg_560 <= trainStream_TDATA(223 downto 192);
                tmp_48_reg_565 <= trainStream_TDATA(255 downto 224);
                tmp_49_reg_570 <= trainStream_TDATA(287 downto 256);
                tmp_50_reg_575 <= trainStream_TDATA(319 downto 288);
                tmp_checkId_V_reg_545 <= tmp_checkId_V_fu_222_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, trainStream_TVALID, ap_CS_fsm_state5, exitcond1_fu_353_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((exitcond1_fu_353_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, trainStream_TVALID)
    begin
        if (((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, trainStream_TVALID)
    begin
                ap_block_state1 <= ((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, exitcond1_fu_353_p2)
    begin
        if (((exitcond1_fu_353_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, exitcond1_fu_353_p2)
    begin
        if (((exitcond1_fu_353_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= tmp_checkId_V_reg_545;
    ap_return_1 <= data_0_out_0_fu_98;
    ap_return_2 <= data_1_out_0_fu_102;
    ap_return_3 <= data_2_out_0_fu_106;
    ap_return_4 <= data_3_out_0_fu_110;
    ap_return_5 <= data_4_out_0_fu_114;
    ap_return_6 <= data_5_out_0_fu_118;
    ap_return_7 <= data_6_out_0_fu_122;
    ap_return_8 <= data_7_out_0_fu_126;
    bitcast_ln145_1_fu_251_p1 <= tmp_s_fu_241_p4;
    bitcast_ln145_2_fu_321_p1 <= tmp_45_reg_550;
    bitcast_ln145_3_fu_325_p1 <= tmp_46_reg_555;
    bitcast_ln145_4_fu_329_p1 <= tmp_47_reg_560;
    bitcast_ln145_5_fu_333_p1 <= tmp_48_reg_565;
    bitcast_ln145_6_fu_337_p1 <= tmp_49_reg_570;
    bitcast_ln145_7_fu_341_p1 <= tmp_50_reg_575;
    bitcast_ln145_fu_236_p1 <= tmp_fu_226_p4;

    contr_AOV_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state5, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, loop_index_cast1_fu_348_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            contr_AOV_address0 <= loop_index_cast1_fu_348_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            contr_AOV_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            contr_AOV_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            contr_AOV_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            contr_AOV_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            contr_AOV_address0 <= "XXX";
        end if; 
    end process;


    contr_AOV_address1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            contr_AOV_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            contr_AOV_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            contr_AOV_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            contr_AOV_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            contr_AOV_address1 <= "XXX";
        end if; 
    end process;


    contr_AOV_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, trainStream_TVALID, ap_CS_fsm_state5, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            contr_AOV_ce0 <= ap_const_logic_1;
        else 
            contr_AOV_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    contr_AOV_ce1_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, trainStream_TVALID, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            contr_AOV_ce1 <= ap_const_logic_1;
        else 
            contr_AOV_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    contr_AOV_d0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, bitcast_ln145_1_fu_251_p1, bitcast_ln145_3_fu_325_p1, bitcast_ln145_5_fu_333_p1, bitcast_ln145_7_fu_341_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            contr_AOV_d0 <= bitcast_ln145_7_fu_341_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            contr_AOV_d0 <= bitcast_ln145_5_fu_333_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            contr_AOV_d0 <= bitcast_ln145_3_fu_325_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            contr_AOV_d0 <= bitcast_ln145_1_fu_251_p1;
        else 
            contr_AOV_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    contr_AOV_d1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, bitcast_ln145_fu_236_p1, bitcast_ln145_2_fu_321_p1, bitcast_ln145_4_fu_329_p1, bitcast_ln145_6_fu_337_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            contr_AOV_d1 <= bitcast_ln145_6_fu_337_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            contr_AOV_d1 <= bitcast_ln145_4_fu_329_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            contr_AOV_d1 <= bitcast_ln145_2_fu_321_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            contr_AOV_d1 <= bitcast_ln145_fu_236_p1;
        else 
            contr_AOV_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    contr_AOV_we0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, trainStream_TVALID, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            contr_AOV_we0 <= ap_const_logic_1;
        else 
            contr_AOV_we0 <= ap_const_logic_0;
        end if; 
    end process;


    contr_AOV_we1_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, trainStream_TVALID, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            contr_AOV_we1 <= ap_const_logic_1;
        else 
            contr_AOV_we1 <= ap_const_logic_0;
        end if; 
    end process;

    empty_59_fu_359_p2 <= std_logic_vector(unsigned(loop_index_fu_94) + unsigned(ap_const_lv4_1));
    empty_60_fu_365_p1 <= loop_index_fu_94(3 - 1 downto 0);
    exitcond1_fu_353_p2 <= "1" when (loop_index_fu_94 = ap_const_lv4_8) else "0";
    loop_index_cast1_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index_fu_94),64));
    tmp_checkId_V_fu_222_p1 <= trainStream_TDATA(6 - 1 downto 0);
    tmp_fu_226_p4 <= trainStream_TDATA(95 downto 64);
    tmp_s_fu_241_p4 <= trainStream_TDATA(127 downto 96);

    trainStream_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, trainStream_TVALID)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            trainStream_TDATA_blk_n <= trainStream_TVALID;
        else 
            trainStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    trainStream_TREADY_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, trainStream_TVALID)
    begin
        if ((not(((trainStream_TVALID = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            trainStream_TREADY <= ap_const_logic_1;
        else 
            trainStream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
