;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @6
	MOV -5, <-26
	SUB #72, @200
	SUB #72, @200
	JMP @42, 200
	JMP @42, 200
	ADD -100, -100
	CMP #0, -4
	SUB 0, 6
	CMP 30, 9
	JMZ <121, 103
	JMZ <121, 103
	SUB 0, 6
	SUB 0, 6
	ADD #290, <1
	ADD #290, <1
	ADD #290, <1
	SUB @-127, 100
	SUB @-127, 100
	ADD #290, <1
	SUB @-127, 100
	JMP <-127, 100
	JMP <-127, 100
	DAT #0, <40
	SUB #72, @200
	SUB #0, -94
	JMP 100, 200
	MOV @121, 106
	MOV 0, 0
	JMP 100, 200
	SUB @0, @6
	SUB @0, @6
	SUB @-126, 100
	SUB @-126, 100
	MOV 1, <-26
	SUB 0, 6
	SUB 0, 6
	SPL 0, <40
	ADD 210, 880
	ADD 210, 880
	SUB 0, 6
	SUB 0, 6
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
