/*
 * Copyright (c) 2024 Robert Middleton
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/g0/stm32g0b1Xe.dtsi>
#include <st/g0/stm32g0b1k(b-c-e)tx-pinctrl.dtsi>
#include <zephyr/dt-bindings/input/input-event-codes.h>
#include <zephyr/dt-bindings/pinctrl/stm32-pinctrl.h>
#include <zephyr/dt-bindings/pinctrl/stm32-pinctrl-common.h>

/* CPU: STM32G0B1KE
 * FLASH: 512k
 * SRAM: 128(parity-protected)/144(not parity-protected)
 */

/ {
	model = "servo-tc16";
	compatible = "st,stm32g0b1ke-servo-tc16";

	chosen {
		zephyr,console = &usart2;
		zephyr,shell-uart = &usart2;
		zephyr,uart-mcumgr = &usart2;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,code-partition = &slot0_partition;
		zephyr,canbus = &fdcan2;
	};

	aliases {
		greenled = &green_led;
		blueled = &blue_led;
		goldled = &gold_led;
		blueswitch = &blue_switch;
	};

	leds: leds {
		compatible = "gpio-leds";
		green_led: led_g {
			gpios = <&gpioc 6 GPIO_ACTIVE_HIGH>;
			label = "Green LED";
		};
		blue_led: led_b {
			gpios = <&gpioa 6 GPIO_ACTIVE_HIGH>;
			label = "Blue LED";
		};
		gold_led: led_gl {
			gpios = <&gpioa 7 GPIO_ACTIVE_HIGH>;
			label = "Gold LED";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		blue_switch: button_blue {
			label = "blue_switch";
			gpios = <&gpioa 5 (GPIO_ACTIVE_LOW)>;
		};
		gold_switch: button_gold {
			label = "gold_switch";
			gpios = <&gpioa 14 (GPIO_ACTIVE_HIGH)>;
		};
	};

	zephyr,user {
		oe-gpios = <&gpiob 4 GPIO_ACTIVE_HIGH>;
	};
};

/*
&clk_lsi {
	status = "okay";
};

&clk_hsi {
	status = "okay";
};

&clk_hsi48 {
	status = "okay";
	crs-usb-sof;
};
*/

&clk_hse {
	status = "okay";
	hse-bypass;
	clock-frequency = <DT_FREQ_M(8)>;
};

&pll {
	div-m = <1>;
	mul-n = <16>;
	div-p = <2>;
	div-q = <2>;
	div-r = <4>;
	clocks = <&clk_hse>;
	status = "okay";
};


&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(32)>;
	ahb-prescaler = <1>;
	apb1-prescaler = <1>;
};


/*
zephyr_udc0: &usb {
	pinctrl-0 = <&usb_dm_pa11 &usb_dp_pa12>;
	pinctrl-names = "default";
	status = "okay";
};
*/

/*
&usart1 {
	pinctrl-0 = <&usart1_tx_pc4 &usart1_rx_pc5>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "disabled";
};
*/


/*
&rtc {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00000400>,
		 <&rcc STM32_SRC_LSI RTC_SEL(2)>;
	status = "okay";
};

&iwdg {
	status = "okay";
};
*/

&usart2 {
	pinctrl-0 = <&usart2_tx_pa2 &usart2_rx_pa3>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/* We have 512k of flash, so let's not worry too much about space */
		boot_partition: partition@0 {
			label = "bootloader";
			reg = <0x00000000 DT_SIZE_K(48)>;
			read-only;
		};
		slot0_partition: partition@C000 {
			label = "image-0";
			reg = <0x0000C000 DT_SIZE_K(192)>;
		};
		slot1_partition: partition@3C000 {
			label = "image-1";
			reg = <0x0003C000 DT_SIZE_K(192)>;
		};

		/*
		 * 2k reserved for app storage partition.
		 * This is used for configuration data.
		 */
		config_partition: partition@7E000 {
			label = "config";
			reg = <0x0007E000 DT_SIZE_K(2)>;
		};
		/*
		 * 2k for LCC ID data
		 */
		lcc_partition: partition@7F000 {
			label = "lcc-partition";
			reg = <0x0007F000 DT_SIZE_K(2)>;
		};

		global_partition: partition@7F800 {
			label = "global-partition";
			reg = <0x0007F800 DT_SIZE_K(2)>;
		};
	};
};

&fdcan2 {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00001000>,
		 <&rcc STM32_SRC_PLL_Q FDCAN_SEL(1)>;
	pinctrl-0 = <&fdcan2_rx_pb0 &fdcan2_tx_pb1>;
	pinctrl-names = "default";
	status = "okay";
};

&i2c1 {
	status = "okay";
	pinctrl-0 = <&i2c1_scl_pb6 &i2c1_sda_pb7>;
	pinctrl-names = "default";
	status = "okay";
	clock-frequency = <I2C_BITRATE_FAST>;

	pca9685_builtin: pca9685@40 {
		status = "okay";
		compatible = "nxp,pca9685-pwm";
		reg = <0x40>;
		#pwm-cells = <2>;
	};
};

/*
&gpiob {

	oe_pin: oe_pin {
		gpio-hog;
		gpios = <4 GPIO_ACTIVE_HIGH>;
		output-low;
	};
};
*/

/ {
	pwmleds {
		status = "okay";
		compatible = "pwm-leds";

		builtin: node0 {
			pwms = <&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>,
				<&pca9685_builtin 1 PWM_MSEC(20) PWM_POLARITY_NORMAL>;
		};
	};
};
