Loading plugins phase: Elapsed time ==> 0s.468ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clk_Tension's accuracy range '1  Hz -50% +100%, (0.5  Hz - 2  Hz)' is not within the specified tolerance range '1  Hz +/- 5%, (0.95  Hz - 1.05  Hz)'.).
 * C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cydwr (Clk_Tension)
 * C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\TopDesign\TopDesign.cysch (Instance:Clk_Tension)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.227ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Projet01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cyprj -dcpsoc3 Projet01.v -verilog
======================================================================

======================================================================
Compiling:  Projet01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cyprj -dcpsoc3 Projet01.v -verilog
======================================================================

======================================================================
Compiling:  Projet01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cyprj -dcpsoc3 -verilog Projet01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jan 09 11:26:33 2019


======================================================================
Compiling:  Projet01.v
Program  :   vpp
Options  :    -yv2 -q10 Projet01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jan 09 11:26:33 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Projet01.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Projet01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cyprj -dcpsoc3 -verilog Projet01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jan 09 11:26:33 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\codegentemp\Projet01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\codegentemp\Projet01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.

tovif:  No errors.


======================================================================
Compiling:  Projet01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cyprj -dcpsoc3 -verilog Projet01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jan 09 11:26:34 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\codegentemp\Projet01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\codegentemp\Projet01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_657
	Net_658
	Net_659
	Net_660
	\WaveDAC8_1:Net_280\
	\WaveDAC8_1:Net_80\
	\WaveDAC8_2:Net_280\
	\WaveDAC8_2:Net_80\
	\WaveDAC8_3:Net_280\
	\WaveDAC8_3:Net_80\
	\WaveDAC8_4:Net_280\
	\WaveDAC8_4:Net_80\


Deleted 12 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_1_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__LED_0_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_1_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__LED_3_net_0 to tmpOE__LED_1_net_0
Aliasing \WaveDAC8_1:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_82\ to zero
Aliasing Net_107 to zero
Aliasing tmpOE__LED_2_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_9_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_8_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Bouton_1_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Bouton_2_net_0 to tmpOE__LED_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__LED_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__LED_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__LED_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__LED_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__LED_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__LED_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__LED_1_net_0
Aliasing tmpOE__Bouton_0_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_10_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_14_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_11_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__LED_Tension_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_12_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_13_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_5_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_6_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_7_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_4_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_3_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_2_net_0 to tmpOE__LED_1_net_0
Aliasing \WaveDAC8_2:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_2:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_2:VDAC8:Net_82\ to zero
Aliasing Net_934 to zero
Aliasing \WaveDAC8_3:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_3:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_3:VDAC8:Net_82\ to zero
Aliasing Net_930 to zero
Aliasing \WaveDAC8_4:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_4:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_4:VDAC8:Net_82\ to zero
Aliasing Net_926 to zero
Aliasing tmpOE__Sortie_15_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Sortie_16_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Buffer_in_net_0 to tmpOE__LED_1_net_0
Aliasing tmpOE__Buffer_out_net_0 to tmpOE__LED_1_net_0
Removing Rhs of wire Net_653[2] = \Control_Reg_1:control_out_1\[13]
Removing Rhs of wire Net_653[2] = \Control_Reg_1:control_1\[33]
Removing Lhs of wire one[7] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \Control_Reg_1:clk\[9] = zero[6]
Removing Lhs of wire \Control_Reg_1:rst\[10] = zero[6]
Removing Rhs of wire Net_664[11] = \Control_Reg_1:control_out_0\[12]
Removing Rhs of wire Net_664[11] = \Control_Reg_1:control_0\[34]
Removing Rhs of wire Net_654[14] = \Control_Reg_1:control_out_2\[15]
Removing Rhs of wire Net_654[14] = \Control_Reg_1:control_2\[32]
Removing Rhs of wire Net_655[16] = \Control_Reg_1:control_out_3\[17]
Removing Rhs of wire Net_655[16] = \Control_Reg_1:control_3\[31]
Removing Lhs of wire tmpOE__LED_0_net_0[36] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_1_net_0[42] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__LED_3_net_0[49] = tmpOE__LED_1_net_0[1]
Removing Rhs of wire \WaveDAC8_1:Net_183\[66] = \WaveDAC8_1:demux:tmp__demux_0_reg\[71]
Removing Rhs of wire \WaveDAC8_1:Net_107\[69] = \WaveDAC8_1:demux:tmp__demux_1_reg\[74]
Removing Rhs of wire \WaveDAC8_1:Net_134\[72] = \WaveDAC8_1:cydff_1\[85]
Removing Lhs of wire \WaveDAC8_1:Net_336\[73] = \WaveDAC8_1:Net_279\[57]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_83\[76] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_81\[77] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_82\[78] = zero[6]
Removing Lhs of wire Net_107[86] = zero[6]
Removing Lhs of wire tmpOE__LED_2_net_0[88] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_9_net_0[94] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_8_net_0[101] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Bouton_1_net_0[128] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Bouton_2_net_0[134] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[140] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[141] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[142] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[143] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[144] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[145] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[146] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Bouton_0_net_0[164] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_10_net_0[170] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_14_net_0[176] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_11_net_0[182] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__LED_Tension_net_0[188] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_12_net_0[196] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_13_net_0[202] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_5_net_0[208] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_6_net_0[214] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_7_net_0[220] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_4_net_0[226] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_3_net_0[232] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_2_net_0[238] = tmpOE__LED_1_net_0[1]
Removing Rhs of wire \WaveDAC8_2:Net_183\[255] = \WaveDAC8_2:demux:tmp__demux_0_reg\[260]
Removing Rhs of wire \WaveDAC8_2:Net_107\[258] = \WaveDAC8_2:demux:tmp__demux_1_reg\[263]
Removing Rhs of wire \WaveDAC8_2:Net_134\[261] = \WaveDAC8_2:cydff_1\[273]
Removing Lhs of wire \WaveDAC8_2:Net_336\[262] = \WaveDAC8_2:Net_279\[246]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_83\[265] = zero[6]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_81\[266] = zero[6]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_82\[267] = zero[6]
Removing Lhs of wire Net_934[274] = zero[6]
Removing Rhs of wire \WaveDAC8_3:Net_183\[287] = \WaveDAC8_3:demux:tmp__demux_0_reg\[292]
Removing Rhs of wire \WaveDAC8_3:Net_107\[290] = \WaveDAC8_3:demux:tmp__demux_1_reg\[295]
Removing Rhs of wire \WaveDAC8_3:Net_134\[293] = \WaveDAC8_3:cydff_1\[305]
Removing Lhs of wire \WaveDAC8_3:Net_336\[294] = \WaveDAC8_3:Net_279\[278]
Removing Lhs of wire \WaveDAC8_3:VDAC8:Net_83\[297] = zero[6]
Removing Lhs of wire \WaveDAC8_3:VDAC8:Net_81\[298] = zero[6]
Removing Lhs of wire \WaveDAC8_3:VDAC8:Net_82\[299] = zero[6]
Removing Lhs of wire Net_930[306] = zero[6]
Removing Rhs of wire \WaveDAC8_4:Net_183\[319] = \WaveDAC8_4:demux:tmp__demux_0_reg\[324]
Removing Rhs of wire \WaveDAC8_4:Net_107\[322] = \WaveDAC8_4:demux:tmp__demux_1_reg\[327]
Removing Rhs of wire \WaveDAC8_4:Net_134\[325] = \WaveDAC8_4:cydff_1\[337]
Removing Lhs of wire \WaveDAC8_4:Net_336\[326] = \WaveDAC8_4:Net_279\[310]
Removing Lhs of wire \WaveDAC8_4:VDAC8:Net_83\[329] = zero[6]
Removing Lhs of wire \WaveDAC8_4:VDAC8:Net_81\[330] = zero[6]
Removing Lhs of wire \WaveDAC8_4:VDAC8:Net_82\[331] = zero[6]
Removing Lhs of wire Net_926[338] = zero[6]
Removing Lhs of wire tmpOE__Sortie_15_net_0[340] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Sortie_16_net_0[346] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Buffer_in_net_0[352] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire tmpOE__Buffer_out_net_0[358] = tmpOE__LED_1_net_0[1]
Removing Lhs of wire \WaveDAC8_1:cydff_1\\D\[366] = zero[6]
Removing Lhs of wire \WaveDAC8_2:cydff_1\\D\[367] = zero[6]
Removing Lhs of wire \WaveDAC8_3:cydff_1\\D\[368] = zero[6]
Removing Lhs of wire \WaveDAC8_4:cydff_1\\D\[369] = zero[6]

------------------------------------------------------
Aliased 0 equations, 79 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cyprj" -dcpsoc3 Projet01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.606ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 09 January 2019 11:26:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Club robot\Desktop\Proojet01 (3)\Projet01.cydsn\Projet01.cyprj -d CY8C5888LTI-LP097 Projet01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \WaveDAC8_1:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC8_2:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC8_3:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC8_4:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'WaveDAC8_2_DacClk'. Fanout=3, Signal=\WaveDAC8_2:Net_279\
    Digital Clock 1: Automatic-assigning  clock 'WaveDAC8_3_DacClk'. Fanout=3, Signal=\WaveDAC8_3:Net_279\
    Digital Clock 2: Automatic-assigning  clock 'WaveDAC8_4_DacClk'. Fanout=3, Signal=\WaveDAC8_4:Net_279\
    Digital Clock 3: Automatic-assigning  clock 'WaveDAC8_1_DacClk'. Fanout=3, Signal=\WaveDAC8_1:Net_279\
    Digital Clock 4: Automatic-assigning  clock 'Clk_Tension'. Fanout=1, Signal=Net_435
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pin_input => Net_653 ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_0(0)__PA ,
            pin_input => Net_664 ,
            pad => LED_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_1(0)__PA ,
            analog_term => Net_961 ,
            pad => Sortie_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            pin_input => Net_655 ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            pin_input => Net_654 ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_9(0)__PA ,
            analog_term => Net_969 ,
            pad => Sortie_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_8(0)__PA ,
            analog_term => Net_968 ,
            pad => Sortie_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bouton_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bouton_1(0)__PA ,
            fb => Net_989 ,
            pad => Bouton_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bouton_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bouton_2(0)__PA ,
            fb => Net_990 ,
            pad => Bouton_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Bouton_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bouton_0(0)__PA ,
            fb => Net_988 ,
            pad => Bouton_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_10(0)__PA ,
            analog_term => Net_970 ,
            pad => Sortie_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_14(0)__PA ,
            analog_term => Net_974 ,
            pad => Sortie_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_11(0)__PA ,
            analog_term => Net_971 ,
            pad => Sortie_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Tension(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Tension(0)__PA ,
            pin_input => Net_435_local ,
            pad => LED_Tension(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_12(0)__PA ,
            analog_term => Net_972 ,
            pad => Sortie_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_13(0)__PA ,
            analog_term => Net_973 ,
            pad => Sortie_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_5(0)__PA ,
            analog_term => Net_965 ,
            pad => Sortie_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_6(0)__PA ,
            analog_term => Net_966 ,
            pad => Sortie_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_7(0)__PA ,
            analog_term => Net_967 ,
            pad => Sortie_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_4(0)__PA ,
            analog_term => Net_964 ,
            pad => Sortie_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_3(0)__PA ,
            analog_term => Net_963 ,
            pad => Sortie_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_2(0)__PA ,
            analog_term => Net_962 ,
            pad => Sortie_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_15(0)__PA ,
            analog_term => Net_975 ,
            pad => Sortie_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sortie_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sortie_16(0)__PA ,
            analog_term => Net_976 ,
            pad => Sortie_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buffer_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Buffer_in(0)__PA ,
            analog_term => Net_1004 ,
            pad => Buffer_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buffer_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Buffer_out(0)__PA ,
            analog_term => Net_987 ,
            pad => Buffer_out(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => Net_655 ,
            control_2 => Net_654 ,
            control_1 => Net_653 ,
            control_0 => Net_664 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_279_local\ ,
            termin => zero ,
            termout => Net_1026 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_1027 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_2:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_2:Net_279_local\ ,
            termin => zero ,
            termout => Net_936 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_2:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_937 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_3:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_3:Net_279_local\ ,
            termin => zero ,
            termout => Net_932 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_3:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_933 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_4:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_4:Net_279_local\ ,
            termin => zero ,
            termout => Net_1023 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_4:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_1024 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_button_0
        PORT MAP (
            interrupt => Net_988 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_button_1
        PORT MAP (
            interrupt => Net_989 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_button_2
        PORT MAP (
            interrupt => Net_990 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   36 :   12 :   48 : 75.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    8 :   16 :   24 : 33.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :  192 :  192 :  0.00 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.358ms
Tech Mapping phase: Elapsed time ==> 0s.561ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Bouton_0(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Bouton_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Bouton_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Buffer_in(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Buffer_out(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_0(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LED_3(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_Tension(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Sortie_1(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Sortie_10(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Sortie_11(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Sortie_12(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Sortie_13(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sortie_14(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Sortie_15(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sortie_16(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Sortie_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Sortie_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Sortie_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Sortie_5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Sortie_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Sortie_7(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Sortie_8(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Sortie_9(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(12)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(12)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC8_1:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8_2:VDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC8_3:VDAC8:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \WaveDAC8_4:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Bouton_0(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Bouton_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Bouton_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Buffer_in(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Buffer_out(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_0(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LED_3(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_Tension(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Sortie_1(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Sortie_10(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Sortie_11(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Sortie_12(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Sortie_13(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sortie_14(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Sortie_15(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sortie_16(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Sortie_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Sortie_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Sortie_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Sortie_5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Sortie_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Sortie_7(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Sortie_8(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Sortie_9(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(12)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(12)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC8_1:VDAC8:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \WaveDAC8_2:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8_3:VDAC8:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC8_4:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 4s.134ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "AmuxEye::AMux_2" overuses wire "GPXT P15[0] Sw__0b"
Net "AmuxEye::AMux_2" overuses wire "GPXT P15[0] Wire"
Net "AmuxEye::AMux_2" overuses wire "GPIO P15[3] Sw__0b"
Net "AmuxEye::AMux_2" overuses wire "GPIO P15[3] Wire"
Net "AmuxNose::AMux_2" overuses wire "GPIO P15[3] Sw__0b"
Net "AmuxNose::AMux_2" overuses wire "GPIO P15[3] Wire"
Net "AmuxNose::AMux_2" overuses wire "GPXT P15[0] Sw__0b"
Net "AmuxNose::AMux_2" overuses wire "GPXT P15[0] Wire"
Net "AmuxEye::AMux_2" overuses wire "GPIO P15[2] Sw__0b"
Net "AmuxEye::AMux_2" overuses wire "GPIO P15[2] Wire"
Net "AmuxEye::AMux_2" overuses wire "GPIO P3[3] Sw__0b"
Net "AmuxEye::AMux_2" overuses wire "GPIO P3[3] Wire"
Net "AmuxNose::AMux_2" overuses wire "GPIO P3[3] Sw__0b"
Net "AmuxNose::AMux_2" overuses wire "GPIO P3[3] Wire"
Net "AmuxNose::AMux_2" overuses wire "GPIO P15[2] Sw__0b"
Net "AmuxNose::AMux_2" overuses wire "GPIO P15[2] Wire"
Analog Routing phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1004 {
    p1_6
  }
  Net: Net_823 {
    vidac_3_vout
  }
  Net: Net_1018 {
    vidac_0_vout
  }
  Net: Net_1016 {
    vidac_1_vout
  }
  Net: Net_986 {
    vidac_2_vout
  }
  Net: Net_987 {
    p1_7
  }
  Net: Net_961 {
    p3_0
  }
  Net: Net_962 {
    p3_1
  }
  Net: Net_963 {
    p3_3
  }
  Net: Net_964 {
    p3_4
  }
  Net: Net_965 {
    p3_5
  }
  Net: Net_966 {
    p3_6
  }
  Net: Net_967 {
    p3_7
  }
  Net: Net_968 {
    p15_0
  }
  Net: Net_969 {
    p15_1
  }
  Net: Net_970 {
    p15_2
  }
  Net: Net_971 {
    p15_3
  }
  Net: Net_972 {
    p15_4
  }
  Net: Net_973 {
    p15_5
  }
  Net: Net_974 {
    p0_0
  }
  Net: Net_975 {
    p0_1
  }
  Net: Net_976 {
    p0_2
  }
  Net: \WaveDAC8_1:VDAC8:Net_77\ {
  }
  Net: \WaveDAC8_2:VDAC8:Net_77\ {
  }
  Net: \WaveDAC8_3:VDAC8:Net_77\ {
  }
  Net: \WaveDAC8_4:VDAC8:Net_77\ {
  }
  Net: AmuxNet::AMux_1 {
    p1_6
    agr2_x_p1_6
    agr2
    agl2_x_agr2
    agl2
    agl2_x_dsm_0_vplus
    dsm_0_vplus
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_vidac_0_vout
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_vidac_3_vout
    agl1_x_agr1
    agr1
    agr1_x_vidac_1_vout
    agl5_x_vidac_2_vout
    vidac_0_vout
    vidac_3_vout
    vidac_1_vout
    vidac_2_vout
  }
  Net: AmuxNet::AMux_2 {
    p1_7
    amuxbusr_x_p1_7
    amuxbusr
    amuxbusl_x_amuxbusr
    amuxbusl
    amuxbusl_x_p15_4
    amuxbusr_x_p15_0
    amuxbusr_x_p15_3
    amuxbusr_x_p3_3
    amuxbusr_x_p15_2
    amuxbusl_x_p0_2
    amuxbusl_x_p0_1
    amuxbusr_x_p3_4
    amuxbusl_x_p15_5
    amuxbusr_x_p3_0
    amuxbusr_x_p3_1
    amuxbusr_x_p3_5
    amuxbusr_x_p15_1
    amuxbusr_x_p3_6
    amuxbusl_x_p0_0
    amuxbusr_x_p3_7
    p15_4
    p15_0
    p15_3
    p3_3
    p15_2
    p0_2
    p0_1
    p3_4
    p15_5
    p3_0
    p3_1
    p3_5
    p15_1
    p3_6
    p0_0
    p3_7
  }
}
Map of item to net {
  p1_6                                             -> Net_1004
  vidac_3_vout                                     -> Net_823
  vidac_0_vout                                     -> Net_1018
  vidac_1_vout                                     -> Net_1016
  vidac_2_vout                                     -> Net_986
  p1_7                                             -> Net_987
  p3_0                                             -> Net_961
  p3_1                                             -> Net_962
  p3_3                                             -> Net_963
  p3_4                                             -> Net_964
  p3_5                                             -> Net_965
  p3_6                                             -> Net_966
  p3_7                                             -> Net_967
  p15_0                                            -> Net_968
  p15_1                                            -> Net_969
  p15_2                                            -> Net_970
  p15_3                                            -> Net_971
  p15_4                                            -> Net_972
  p15_5                                            -> Net_973
  p0_0                                             -> Net_974
  p0_1                                             -> Net_975
  p0_2                                             -> Net_976
  agr2_x_p1_6                                      -> AmuxNet::AMux_1
  agr2                                             -> AmuxNet::AMux_1
  agl2_x_agr2                                      -> AmuxNet::AMux_1
  agl2                                             -> AmuxNet::AMux_1
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  dsm_0_vplus                                      -> AmuxNet::AMux_1
  agl1_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  agl1                                             -> AmuxNet::AMux_1
  agl1_x_vidac_0_vout                              -> AmuxNet::AMux_1
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  agl5                                             -> AmuxNet::AMux_1
  agl5_x_agr5                                      -> AmuxNet::AMux_1
  agr5                                             -> AmuxNet::AMux_1
  agr5_x_vidac_3_vout                              -> AmuxNet::AMux_1
  agl1_x_agr1                                      -> AmuxNet::AMux_1
  agr1                                             -> AmuxNet::AMux_1
  agr1_x_vidac_1_vout                              -> AmuxNet::AMux_1
  agl5_x_vidac_2_vout                              -> AmuxNet::AMux_1
  amuxbusr_x_p1_7                                  -> AmuxNet::AMux_2
  amuxbusr                                         -> AmuxNet::AMux_2
  amuxbusl_x_amuxbusr                              -> AmuxNet::AMux_2
  amuxbusl                                         -> AmuxNet::AMux_2
  amuxbusl_x_p15_4                                 -> AmuxNet::AMux_2
  amuxbusr_x_p15_0                                 -> AmuxNet::AMux_2
  amuxbusr_x_p15_3                                 -> AmuxNet::AMux_2
  amuxbusr_x_p3_3                                  -> AmuxNet::AMux_2
  amuxbusr_x_p15_2                                 -> AmuxNet::AMux_2
  amuxbusl_x_p0_2                                  -> AmuxNet::AMux_2
  amuxbusl_x_p0_1                                  -> AmuxNet::AMux_2
  amuxbusr_x_p3_4                                  -> AmuxNet::AMux_2
  amuxbusl_x_p15_5                                 -> AmuxNet::AMux_2
  amuxbusr_x_p3_0                                  -> AmuxNet::AMux_2
  amuxbusr_x_p3_1                                  -> AmuxNet::AMux_2
  amuxbusr_x_p3_5                                  -> AmuxNet::AMux_2
  amuxbusr_x_p15_1                                 -> AmuxNet::AMux_2
  amuxbusr_x_p3_6                                  -> AmuxNet::AMux_2
  amuxbusl_x_p0_0                                  -> AmuxNet::AMux_2
  amuxbusr_x_p3_7                                  -> AmuxNet::AMux_2
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_1004
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_823
      Outer: agr5_x_vidac_3_vout
      Inner: agr2_x_p1_6
      Path {
        vidac_3_vout
        agr5_x_vidac_3_vout
        agr5
        agl5_x_agr5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
        agl2_x_dsm_0_vplus
        agl2
        agl2_x_agr2
        agr2
        agr2_x_p1_6
        p1_6
      }
    }
    Arm: 1 {
      Net:   Net_1018
      Outer: agl1_x_vidac_0_vout
      Inner: agr2_x_p1_6
      Path {
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_dsm_0_vplus
        dsm_0_vplus
        agl2_x_dsm_0_vplus
        agl2
        agl2_x_agr2
        agr2
        agr2_x_p1_6
        p1_6
      }
    }
    Arm: 2 {
      Net:   Net_1016
      Outer: agr1_x_vidac_1_vout
      Inner: agr2_x_p1_6
      Path {
        vidac_1_vout
        agr1_x_vidac_1_vout
        agr1
        agl1_x_agr1
        agl1
        agl1_x_dsm_0_vplus
        dsm_0_vplus
        agl2_x_dsm_0_vplus
        agl2
        agl2_x_agr2
        agr2
        agr2_x_p1_6
        p1_6
      }
    }
    Arm: 3 {
      Net:   Net_986
      Outer: agl5_x_vidac_2_vout
      Inner: agr2_x_p1_6
      Path {
        vidac_2_vout
        agl5_x_vidac_2_vout
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
        agl2_x_dsm_0_vplus
        agl2
        agl2_x_agr2
        agr2
        agr2_x_p1_6
        p1_6
      }
    }
  }
  Mux: AMux_2 {
     Mouth: Net_987
     Guts:  AmuxNet::AMux_2
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_961
      Outer: amuxbusr_x_p3_0
      Inner: amuxbusr_x_p1_7
      Path {
        p3_0
        amuxbusr_x_p3_0
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 1 {
      Net:   Net_962
      Outer: amuxbusr_x_p3_1
      Inner: amuxbusr_x_p1_7
      Path {
        p3_1
        amuxbusr_x_p3_1
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 2 {
      Net:   Net_963
      Outer: amuxbusr_x_p3_3
      Inner: amuxbusr_x_p1_7
      Path {
        p3_3
        amuxbusr_x_p3_3
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 3 {
      Net:   Net_964
      Outer: amuxbusr_x_p3_4
      Inner: amuxbusr_x_p1_7
      Path {
        p3_4
        amuxbusr_x_p3_4
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 4 {
      Net:   Net_965
      Outer: amuxbusr_x_p3_5
      Inner: amuxbusr_x_p1_7
      Path {
        p3_5
        amuxbusr_x_p3_5
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 5 {
      Net:   Net_966
      Outer: amuxbusr_x_p3_6
      Inner: amuxbusr_x_p1_7
      Path {
        p3_6
        amuxbusr_x_p3_6
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 6 {
      Net:   Net_967
      Outer: amuxbusr_x_p3_7
      Inner: amuxbusr_x_p1_7
      Path {
        p3_7
        amuxbusr_x_p3_7
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 7 {
      Net:   Net_968
      Outer: amuxbusr_x_p15_0
      Inner: amuxbusr_x_p1_7
      Path {
        p15_0
        amuxbusr_x_p15_0
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 8 {
      Net:   Net_969
      Outer: amuxbusr_x_p15_1
      Inner: amuxbusr_x_p1_7
      Path {
        p15_1
        amuxbusr_x_p15_1
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 9 {
      Net:   Net_970
      Outer: amuxbusr_x_p15_2
      Inner: amuxbusr_x_p1_7
      Path {
        p15_2
        amuxbusr_x_p15_2
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 10 {
      Net:   Net_971
      Outer: amuxbusr_x_p15_3
      Inner: amuxbusr_x_p1_7
      Path {
        p15_3
        amuxbusr_x_p15_3
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 11 {
      Net:   Net_972
      Outer: amuxbusl_x_p15_4
      Inner: amuxbusr_x_p1_7
      Path {
        p15_4
        amuxbusl_x_p15_4
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 12 {
      Net:   Net_973
      Outer: amuxbusl_x_p15_5
      Inner: amuxbusr_x_p1_7
      Path {
        p15_5
        amuxbusl_x_p15_5
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 13 {
      Net:   Net_974
      Outer: amuxbusl_x_p0_0
      Inner: amuxbusr_x_p1_7
      Path {
        p0_0
        amuxbusl_x_p0_0
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 14 {
      Net:   Net_975
      Outer: amuxbusl_x_p0_1
      Inner: amuxbusr_x_p1_7
      Path {
        p0_1
        amuxbusl_x_p0_1
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
    Arm: 15 {
      Net:   Net_976
      Outer: amuxbusl_x_p0_2
      Inner: amuxbusr_x_p1_7
      Path {
        p0_2
        amuxbusl_x_p0_2
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
        amuxbusr_x_p1_7
        p1_7
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => Net_655 ,
        control_2 => Net_654 ,
        control_1 => Net_653 ,
        control_0 => Net_664 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_button_0
        PORT MAP (
            interrupt => Net_988 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_button_1
        PORT MAP (
            interrupt => Net_989 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_button_2
        PORT MAP (
            interrupt => Net_990 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_279_local\ ,
            termin => zero ,
            termout => Net_1026 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_1027 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\WaveDAC8_2:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_2:Net_279_local\ ,
            termin => zero ,
            termout => Net_936 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\WaveDAC8_2:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_937 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =\WaveDAC8_3:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_3:Net_279_local\ ,
            termin => zero ,
            termout => Net_932 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =\WaveDAC8_3:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_933 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =\WaveDAC8_4:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_4:Net_279_local\ ,
            termin => zero ,
            termout => Net_1023 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(7)] 
    drqcell: Name =\WaveDAC8_4:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_1024 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sortie_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_14(0)__PA ,
        analog_term => Net_974 ,
        pad => Sortie_14(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sortie_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_15(0)__PA ,
        analog_term => Net_975 ,
        pad => Sortie_15(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sortie_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_16(0)__PA ,
        analog_term => Net_976 ,
        pad => Sortie_16(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        pin_input => Net_655 ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        pin_input => Net_654 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pin_input => Net_653 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_0(0)__PA ,
        pin_input => Net_664 ,
        pad => LED_0(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Buffer_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Buffer_in(0)__PA ,
        analog_term => Net_1004 ,
        pad => Buffer_in(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Buffer_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Buffer_out(0)__PA ,
        analog_term => Net_987 ,
        pad => Buffer_out(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED_Tension(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Tension(0)__PA ,
        pin_input => Net_435_local ,
        pad => LED_Tension(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Bouton_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bouton_0(0)__PA ,
        fb => Net_988 ,
        pad => Bouton_0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Bouton_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bouton_1(0)__PA ,
        fb => Net_989 ,
        pad => Bouton_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Bouton_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bouton_2(0)__PA ,
        fb => Net_990 ,
        pad => Bouton_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sortie_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_1(0)__PA ,
        analog_term => Net_961 ,
        pad => Sortie_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sortie_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_2(0)__PA ,
        analog_term => Net_962 ,
        pad => Sortie_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Sortie_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_3(0)__PA ,
        analog_term => Net_963 ,
        pad => Sortie_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sortie_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_4(0)__PA ,
        analog_term => Net_964 ,
        pad => Sortie_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Sortie_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_5(0)__PA ,
        analog_term => Net_965 ,
        pad => Sortie_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sortie_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_6(0)__PA ,
        analog_term => Net_966 ,
        pad => Sortie_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Sortie_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_7(0)__PA ,
        analog_term => Net_967 ,
        pad => Sortie_7(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sortie_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_8(0)__PA ,
        analog_term => Net_968 ,
        pad => Sortie_8(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sortie_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_9(0)__PA ,
        analog_term => Net_969 ,
        pad => Sortie_9(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sortie_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_10(0)__PA ,
        analog_term => Net_970 ,
        pad => Sortie_10(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Sortie_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_11(0)__PA ,
        analog_term => Net_971 ,
        pad => Sortie_11(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sortie_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_12(0)__PA ,
        analog_term => Net_972 ,
        pad => Sortie_12(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Sortie_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sortie_13(0)__PA ,
        analog_term => Net_973 ,
        pad => Sortie_13(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \WaveDAC8_2:Net_279\ ,
            dclk_0 => \WaveDAC8_2:Net_279_local\ ,
            dclk_glb_1 => \WaveDAC8_3:Net_279\ ,
            dclk_1 => \WaveDAC8_3:Net_279_local\ ,
            dclk_glb_2 => \WaveDAC8_4:Net_279\ ,
            dclk_2 => \WaveDAC8_4:Net_279_local\ ,
            dclk_glb_3 => \WaveDAC8_1:Net_279\ ,
            dclk_3 => \WaveDAC8_1:Net_279_local\ ,
            dclk_glb_4 => Net_435 ,
            dclk_4 => Net_435_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\WaveDAC8_3:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \WaveDAC8_3:Net_279_local\ ,
            vout => Net_1018 ,
            iout => \WaveDAC8_3:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\WaveDAC8_2:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \WaveDAC8_2:Net_279_local\ ,
            vout => Net_1016 ,
            iout => \WaveDAC8_2:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\WaveDAC8_1:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \WaveDAC8_1:Net_279_local\ ,
            vout => Net_986 ,
            iout => \WaveDAC8_1:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\WaveDAC8_4:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \WaveDAC8_4:Net_279_local\ ,
            vout => Net_823 ,
            iout => \WaveDAC8_4:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_3 => Net_986 ,
            muxin_2 => Net_1016 ,
            muxin_1 => Net_1018 ,
            muxin_0 => Net_823 ,
            vout => Net_1004 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_2
        PORT MAP (
            muxin_15 => Net_976 ,
            muxin_14 => Net_975 ,
            muxin_13 => Net_974 ,
            muxin_12 => Net_973 ,
            muxin_11 => Net_972 ,
            muxin_10 => Net_971 ,
            muxin_9 => Net_970 ,
            muxin_8 => Net_969 ,
            muxin_7 => Net_968 ,
            muxin_6 => Net_967 ,
            muxin_5 => Net_966 ,
            muxin_4 => Net_965 ,
            muxin_3 => Net_964 ,
            muxin_2 => Net_963 ,
            muxin_1 => Net_962 ,
            muxin_0 => Net_961 ,
            vout => Net_987 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000000000"
            muxin_width = 16
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------------
   0 |   0 |     * |      NONE |    RES_PULL_DOWN |     Sortie_14(0) | Analog(Net_974)
     |   1 |     * |      NONE |    RES_PULL_DOWN |     Sortie_15(0) | Analog(Net_975)
     |   2 |     * |      NONE |    RES_PULL_DOWN |     Sortie_16(0) | Analog(Net_976)
     |   4 |     * |      NONE |         CMOS_OUT |         LED_3(0) | In(Net_655)
     |   5 |     * |      NONE |         CMOS_OUT |         LED_2(0) | In(Net_654)
     |   6 |     * |      NONE |         CMOS_OUT |         LED_1(0) | In(Net_653)
     |   7 |     * |      NONE |         CMOS_OUT |         LED_0(0) | In(Net_664)
-----+-----+-------+-----------+------------------+------------------+------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |     Buffer_in(0) | Analog(Net_1004)
     |   7 |     * |      NONE |         CMOS_OUT |    Buffer_out(0) | Analog(Net_987)
-----+-----+-------+-----------+------------------+------------------+------------------
   2 |   1 |     * |      NONE |      RES_PULL_UP |   LED_Tension(0) | In(Net_435_local)
     |   3 |     * |      NONE |    RES_PULL_DOWN |      Bouton_0(0) | FB(Net_988)
     |   4 |     * |      NONE |    RES_PULL_DOWN |      Bouton_1(0) | FB(Net_989)
     |   5 |     * |      NONE |    RES_PULL_DOWN |      Bouton_2(0) | FB(Net_990)
-----+-----+-------+-----------+------------------+------------------+------------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |      Sortie_1(0) | Analog(Net_961)
     |   1 |     * |      NONE |    RES_PULL_DOWN |      Sortie_2(0) | Analog(Net_962)
     |   3 |     * |      NONE |    RES_PULL_DOWN |      Sortie_3(0) | Analog(Net_963)
     |   4 |     * |      NONE |    RES_PULL_DOWN |      Sortie_4(0) | Analog(Net_964)
     |   5 |     * |      NONE |    RES_PULL_DOWN |      Sortie_5(0) | Analog(Net_965)
     |   6 |     * |      NONE |    RES_PULL_DOWN |      Sortie_6(0) | Analog(Net_966)
     |   7 |     * |      NONE |    RES_PULL_DOWN |      Sortie_7(0) | Analog(Net_967)
-----+-----+-------+-----------+------------------+------------------+------------------
  12 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------------
  15 |   0 |     * |      NONE |    RES_PULL_DOWN |      Sortie_8(0) | Analog(Net_968)
     |   1 |     * |      NONE |    RES_PULL_DOWN |      Sortie_9(0) | Analog(Net_969)
     |   2 |     * |      NONE |    RES_PULL_DOWN |     Sortie_10(0) | Analog(Net_970)
     |   3 |     * |      NONE |    RES_PULL_DOWN |     Sortie_11(0) | Analog(Net_971)
     |   4 |     * |      NONE |    RES_PULL_DOWN |     Sortie_12(0) | Analog(Net_972)
     |   5 |     * |      NONE |    RES_PULL_DOWN |     Sortie_13(0) | Analog(Net_973)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.140ms
Digital Placement phase: Elapsed time ==> 1s.981ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Projet01_r.vh2" --pcf-path "Projet01.pco" --des-name "Projet01" --dsf-path "Projet01.dsf" --sdc-path "Projet01.sdc" --lib-path "Projet01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.964ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.452ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Projet01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.561ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.339ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.355ms
API generation phase: Elapsed time ==> 4s.664ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
