# CMOS-VLSI-Final-Project
*SISO 8-bit Multiplier Layout made in the Cadence Virtuoso Design Environment*

![Alt text](https://cdn.discordapp.com/attachments/903351213179953222/918198352275972126/unknown.png "Multiplier")

*Logisim model representation*

![Alt text](https://cdn.discordapp.com/attachments/769713139729432590/1062828405592166600/8bitmult.png)

**Contributors**
- Thomas Bivins
- Patrick Cook
- Josue Lugo Roldan
