
ubuntu-preinstalled/tsort:     file format elf32-littlearm


Disassembly of section .init:

00000dfc <.init>:
 dfc:	push	{r3, lr}
 e00:	bl	1698 <__assert_fail@plt+0x5f4>
 e04:	pop	{r3, pc}

Disassembly of section .plt:

00000e08 <calloc@plt-0x14>:
     e08:	push	{lr}		; (str lr, [sp, #-4]!)
     e0c:	ldr	lr, [pc, #4]	; e18 <calloc@plt-0x4>
     e10:	add	lr, pc, lr
     e14:	ldr	pc, [lr, #8]!
     e18:	strheq	r4, [r1], -ip

00000e1c <calloc@plt>:
     e1c:	add	ip, pc, #0, 12
     e20:	add	ip, ip, #20, 20	; 0x14000
     e24:	ldr	pc, [ip, #188]!	; 0xbc

00000e28 <fputs_unlocked@plt>:
     e28:			; <UNDEFINED> instruction: 0xe7fd4778
     e2c:	add	ip, pc, #0, 12
     e30:	add	ip, ip, #20, 20	; 0x14000
     e34:	ldr	pc, [ip, #176]!	; 0xb0

00000e38 <raise@plt>:
     e38:	add	ip, pc, #0, 12
     e3c:	add	ip, ip, #20, 20	; 0x14000
     e40:	ldr	pc, [ip, #168]!	; 0xa8

00000e44 <strcmp@plt>:
     e44:	add	ip, pc, #0, 12
     e48:	add	ip, ip, #20, 20	; 0x14000
     e4c:	ldr	pc, [ip, #160]!	; 0xa0

00000e50 <__cxa_finalize@plt>:
     e50:	add	ip, pc, #0, 12
     e54:	add	ip, ip, #20, 20	; 0x14000
     e58:	ldr	pc, [ip, #152]!	; 0x98

00000e5c <posix_fadvise64@plt>:
     e5c:			; <UNDEFINED> instruction: 0xe7fd4778
     e60:	add	ip, pc, #0, 12
     e64:	add	ip, ip, #20, 20	; 0x14000
     e68:	ldr	pc, [ip, #140]!	; 0x8c

00000e6c <fflush@plt>:
     e6c:			; <UNDEFINED> instruction: 0xe7fd4778
     e70:	add	ip, pc, #0, 12
     e74:	add	ip, ip, #20, 20	; 0x14000
     e78:	ldr	pc, [ip, #128]!	; 0x80

00000e7c <free@plt>:
     e7c:	add	ip, pc, #0, 12
     e80:	add	ip, ip, #20, 20	; 0x14000
     e84:	ldr	pc, [ip, #120]!	; 0x78

00000e88 <_exit@plt>:
     e88:	add	ip, pc, #0, 12
     e8c:	add	ip, ip, #20, 20	; 0x14000
     e90:	ldr	pc, [ip, #112]!	; 0x70

00000e94 <memcpy@plt>:
     e94:			; <UNDEFINED> instruction: 0xe7fd4778
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #20, 20	; 0x14000
     ea0:	ldr	pc, [ip, #100]!	; 0x64

00000ea4 <mbsinit@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #20, 20	; 0x14000
     eac:	ldr	pc, [ip, #92]!	; 0x5c

00000eb0 <memcmp@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #20, 20	; 0x14000
     eb8:	ldr	pc, [ip, #84]!	; 0x54

00000ebc <dcgettext@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #20, 20	; 0x14000
     ec4:	ldr	pc, [ip, #76]!	; 0x4c

00000ec8 <__stack_chk_fail@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #20, 20	; 0x14000
     ed0:	ldr	pc, [ip, #68]!	; 0x44

00000ed4 <dup2@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #20, 20	; 0x14000
     edc:	ldr	pc, [ip, #60]!	; 0x3c

00000ee0 <realloc@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #20, 20	; 0x14000
     ee8:	ldr	pc, [ip, #52]!	; 0x34

00000eec <textdomain@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #20, 20	; 0x14000
     ef4:	ldr	pc, [ip, #44]!	; 0x2c

00000ef8 <iswprint@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #20, 20	; 0x14000
     f00:	ldr	pc, [ip, #36]!	; 0x24

00000f04 <fwrite@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #20, 20	; 0x14000
     f0c:	ldr	pc, [ip, #28]!

00000f10 <lseek64@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #20, 20	; 0x14000
     f18:	ldr	pc, [ip, #20]!

00000f1c <__ctype_get_mb_cur_max@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #20, 20	; 0x14000
     f24:	ldr	pc, [ip, #12]!

00000f28 <__fpending@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #20, 20	; 0x14000
     f30:	ldr	pc, [ip, #4]!

00000f34 <mbrtowc@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #77824	; 0x13000
     f3c:	ldr	pc, [ip, #4092]!	; 0xffc

00000f40 <error@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #77824	; 0x13000
     f48:	ldr	pc, [ip, #4084]!	; 0xff4

00000f4c <open64@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #77824	; 0x13000
     f54:	ldr	pc, [ip, #4076]!	; 0xfec

00000f58 <puts@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #77824	; 0x13000
     f60:	ldr	pc, [ip, #4068]!	; 0xfe4

00000f64 <malloc@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #77824	; 0x13000
     f6c:	ldr	pc, [ip, #4060]!	; 0xfdc

00000f70 <__libc_start_main@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #77824	; 0x13000
     f78:	ldr	pc, [ip, #4052]!	; 0xfd4

00000f7c <__freading@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #77824	; 0x13000
     f84:	ldr	pc, [ip, #4044]!	; 0xfcc

00000f88 <__gmon_start__@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #77824	; 0x13000
     f90:	ldr	pc, [ip, #4036]!	; 0xfc4

00000f94 <freopen64@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #77824	; 0x13000
     f9c:	ldr	pc, [ip, #4028]!	; 0xfbc

00000fa0 <getopt_long@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #77824	; 0x13000
     fa8:	ldr	pc, [ip, #4020]!	; 0xfb4

00000fac <__ctype_b_loc@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #77824	; 0x13000
     fb4:	ldr	pc, [ip, #4012]!	; 0xfac

00000fb8 <exit@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #77824	; 0x13000
     fc0:	ldr	pc, [ip, #4004]!	; 0xfa4

00000fc4 <strlen@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #77824	; 0x13000
     fcc:	ldr	pc, [ip, #3996]!	; 0xf9c

00000fd0 <__errno_location@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #77824	; 0x13000
     fd8:	ldr	pc, [ip, #3988]!	; 0xf94

00000fdc <__cxa_atexit@plt>:
     fdc:			; <UNDEFINED> instruction: 0xe7fd4778
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #77824	; 0x13000
     fe8:	ldr	pc, [ip, #3976]!	; 0xf88

00000fec <memset@plt>:
     fec:			; <UNDEFINED> instruction: 0xe7fd4778
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #77824	; 0x13000
     ff8:	ldr	pc, [ip, #3964]!	; 0xf7c

00000ffc <__printf_chk@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #77824	; 0x13000
    1004:	ldr	pc, [ip, #3956]!	; 0xf74

00001008 <fileno@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #77824	; 0x13000
    1010:	ldr	pc, [ip, #3948]!	; 0xf6c

00001014 <__fprintf_chk@plt>:
    1014:			; <UNDEFINED> instruction: 0xe7fd4778
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #77824	; 0x13000
    1020:	ldr	pc, [ip, #3936]!	; 0xf60

00001024 <fclose@plt>:
    1024:			; <UNDEFINED> instruction: 0xe7fd4778
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #77824	; 0x13000
    1030:	ldr	pc, [ip, #3924]!	; 0xf54

00001034 <fseeko64@plt>:
    1034:			; <UNDEFINED> instruction: 0xe7fd4778
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #77824	; 0x13000
    1040:	ldr	pc, [ip, #3912]!	; 0xf48

00001044 <__uflow@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #77824	; 0x13000
    104c:	ldr	pc, [ip, #3904]!	; 0xf40

00001050 <setlocale@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #77824	; 0x13000
    1058:	ldr	pc, [ip, #3896]!	; 0xf38

0000105c <strrchr@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #77824	; 0x13000
    1064:	ldr	pc, [ip, #3888]!	; 0xf30

00001068 <nl_langinfo@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #77824	; 0x13000
    1070:	ldr	pc, [ip, #3880]!	; 0xf28

00001074 <bindtextdomain@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #77824	; 0x13000
    107c:	ldr	pc, [ip, #3872]!	; 0xf20

00001080 <strncmp@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #77824	; 0x13000
    1088:	ldr	pc, [ip, #3864]!	; 0xf18

0000108c <abort@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #77824	; 0x13000
    1094:	ldr	pc, [ip, #3856]!	; 0xf10

00001098 <close@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #77824	; 0x13000
    10a0:	ldr	pc, [ip, #3848]!	; 0xf08

000010a4 <__assert_fail@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #77824	; 0x13000
    10ac:	ldr	pc, [ip, #3840]!	; 0xf00

Disassembly of section .text:

000010b0 <.text>:
    10b0:	svcmi	0x00f0e92d
    10b4:	stc	6, cr4, [sp, #-16]!
    10b8:	strmi	r8, [sp], -r4, lsl #22
    10bc:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    10c0:			; <UNDEFINED> instruction: 0xf8df2700
    10c4:	ldrbtmi	r3, [sl], #-1244	; 0xfffffb24
    10c8:	ldrbls	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    10cc:	stmdavs	r8, {r0, r2, r3, r7, ip, sp, pc}
    10d0:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    10d4:	ldrbvs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    10d8:	movwls	r6, #47131	; 0xb81b
    10dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    10e0:	cdp2	0, 9, cr15, cr8, cr0, {0}
    10e4:	andcs	r4, r6, r9, asr #12
    10e8:	svc	0x00b2f7ff
    10ec:			; <UNDEFINED> instruction: 0xf8df447e
    10f0:			; <UNDEFINED> instruction: 0x463014bc
    10f4:	ldrthi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    10f8:			; <UNDEFINED> instruction: 0xf7ff4479
    10fc:			; <UNDEFINED> instruction: 0x4630efbc
    1100:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
    1104:	strtcc	pc, [ip], #2271	; 0x8df
    1108:			; <UNDEFINED> instruction: 0xf85844f8
    110c:			; <UNDEFINED> instruction: 0xf0030003
    1110:			; <UNDEFINED> instruction: 0xf8dff9a3
    1114:			; <UNDEFINED> instruction: 0xf8df24a4
    1118:	ldrtmi	r0, [r3], -r4, lsr #9
    111c:	strtgt	pc, [r0], #2271	; 0x8df
    1120:	strls	r4, [r3, -r9, lsr #12]
    1124:	ldrbtmi	r4, [ip], #1144	; 0x478
    1128:			; <UNDEFINED> instruction: 0xf8cd9002
    112c:	strtmi	ip, [r0], -r4
    1130:	andvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1134:	strcs	pc, [ip], #2271	; 0x8df
    1138:	ldrbtmi	r6, [sl], #-2102	; 0xfffff7ca
    113c:			; <UNDEFINED> instruction: 0xf0009600
    1140:			; <UNDEFINED> instruction: 0xf8dffe09
    1144:	strbmi	r3, [sl], -r4, lsl #9
    1148:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    114c:	strls	r4, [r0, -r0, lsr #12]
    1150:	svc	0x0026f7ff
    1154:			; <UNDEFINED> instruction: 0xf0403001
    1158:			; <UNDEFINED> instruction: 0xf8df81e1
    115c:			; <UNDEFINED> instruction: 0xf8583470
    1160:	ldmdavs	r3!, {r0, r1, sp, lr}
    1164:	bcs	47cf4 <program_name@@Base+0x32c50>
    1168:	bichi	pc, r5, r0, lsl #6
    116c:			; <UNDEFINED> instruction: 0xf00042a3
    1170:			; <UNDEFINED> instruction: 0xf8558186
    1174:			; <UNDEFINED> instruction: 0xf8df3023
    1178:			; <UNDEFINED> instruction: 0x46181458
    117c:	mcr	4, 0, r4, cr8, cr9, {3}
    1180:			; <UNDEFINED> instruction: 0xf7ff3a10
    1184:	strmi	lr, [r3], -r0, ror #28
    1188:			; <UNDEFINED> instruction: 0x461c4638
    118c:			; <UNDEFINED> instruction: 0xf0009307
    1190:	strmi	pc, [r7], -fp, lsl #22
    1194:			; <UNDEFINED> instruction: 0xf0002c00
    1198:			; <UNDEFINED> instruction: 0xf8df8180
    119c:			; <UNDEFINED> instruction: 0xf8df3438
    11a0:	mrc	4, 0, r1, cr8, cr8, {1}
    11a4:			; <UNDEFINED> instruction: 0xf8580a10
    11a8:	ldrbtmi	r3, [r9], #-3
    11ac:	movwls	r6, #26650	; 0x681a
    11b0:	stc2l	0, cr15, [r6, #-0]
    11b4:	stmdacs	r0, {r2, r9, sl, lr}
    11b8:	bicshi	pc, r9, r0
    11bc:			; <UNDEFINED> instruction: 0xac099b06
    11c0:	ldrtmi	r2, [sl], r2, lsl #2
    11c4:	bmi	43c9f0 <program_name@@Base+0x42794c>
    11c8:			; <UNDEFINED> instruction: 0xf0006818
    11cc:	strtmi	pc, [r0], -fp, lsl #26
    11d0:	blx	fedbd1e0 <program_name@@Base+0xfeda813c>
    11d4:	strcc	pc, [r4], #-2271	; 0xfffff721
    11d8:	mcr	4, 0, r4, cr8, cr11, {3}
    11dc:	movwcs	r3, #2704	; 0xa90
    11e0:	stmdals	r6, {r0, r2, r8, r9, ip, pc}
    11e4:	cdp	2, 1, cr2, cr8, cr3, {0}
    11e8:	vmov	r1, s19
    11ec:	stmdavs	r0, {r4, r9, fp, ip, sp}
    11f0:	blx	feabd200 <program_name@@Base+0xfeaa815c>
    11f4:			; <UNDEFINED> instruction: 0xf0001c41
    11f8:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, pc}
    11fc:	msrhi	SPSR_sx, r0
    1200:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1204:	svceq	0x0000f1ba
    1208:	cmphi	r6, r0	; <UNPREDICTABLE>
    120c:	ldrdpl	pc, [r8], -sl
    1210:			; <UNDEFINED> instruction: 0x462c46d0
    1214:	ands	fp, r5, sp, asr r9
    1218:	movwcs	lr, #6613	; 0x19d5
    121c:			; <UNDEFINED> instruction: 0x4613bfb8
    1220:	ldmvs	sl, {r0, r1, r3, r4, r6, r8, r9, ip, sp, pc}^
    1224:	svclt	0x001c2a00
    1228:	ldrmi	r4, [ip], -r8, lsr #13
    122c:	stmdavs	r9!, {r0, r2, r3, r4, r9, sl, lr}
    1230:			; <UNDEFINED> instruction: 0xf7ff4658
    1234:	cdpne	14, 0, cr14, cr7, cr8, {0}
    1238:	strtmi	sp, [lr], -lr, ror #3
    123c:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    1240:	strb	r9, [lr, r5, lsl #12]
    1244:			; <UNDEFINED> instruction: 0xf0004658
    1248:	blls	17fd0c <program_name@@Base+0x16ac68>
    124c:			; <UNDEFINED> instruction: 0xf8ca4606
    1250:	blcs	1278 <__assert_fail@plt+0x1d4>
    1254:	ldmdavs	r1!, {r2, r4, r5, r6, r7, ip, lr, pc}
    1258:			; <UNDEFINED> instruction: 0xf7ff6818
    125c:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1260:	ldmdbvs	r3!, {r0, r2, r3, r4, r5, r7, ip, lr, pc}
    1264:	movwcc	r2, #4104	; 0x1008
    1268:			; <UNDEFINED> instruction: 0xf0026133
    126c:	bls	1808d0 <program_name@@Base+0x16b82c>
    1270:	stmib	r0, {r0, r1, r4, r7, r8, fp, sp, lr}^
    1274:	orrsvs	r6, r0, r0, lsl #6
    1278:	ldrbmi	lr, [r8], -ip, lsr #15
    127c:	blx	fe53d284 <program_name@@Base+0xfe5281e0>
    1280:	stmdavs	r1!, {r8, r9, sl, fp, sp}
    1284:	strhtvs	fp, [r8], #-248	; 0xffffff08
    1288:	svclt	0x00a84606
    128c:	ldrbmi	r6, [r8], -r8, lsr #1
    1290:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    1294:			; <UNDEFINED> instruction: 0xf0002800
    1298:	ldmib	r4, {r2, r5, r8, pc}^
    129c:	svclt	0x00a45301
    12a0:	ldrmi	r2, [sp], -r1, lsl #14
    12a4:			; <UNDEFINED> instruction: 0xf04fda01
    12a8:	adcmi	r3, lr, #66846720	; 0x3fc0000
    12ac:	ssatmi	fp, #10, r8, lsl #30
    12b0:			; <UNDEFINED> instruction: 0xf8d9d016
    12b4:	ldrbmi	r1, [r8], -r0
    12b8:	stcl	7, cr15, [r4, #1020]	; 0x3fc
    12bc:	mvnscc	pc, #79	; 0x4f
    12c0:			; <UNDEFINED> instruction: 0xf0002800
    12c4:	svclt	0x00ab80ef
    12c8:			; <UNDEFINED> instruction: 0xf8c92201
    12cc:			; <UNDEFINED> instruction: 0xf8c9300c
    12d0:			; <UNDEFINED> instruction: 0xf8d9200c
    12d4:	svclt	0x00a89004
    12d8:	ldrdls	pc, [r8], -r9
    12dc:	mvnle	r4, lr, asr #10
    12e0:	blcs	1b674 <program_name@@Base+0x65d0>
    12e4:	rscsmi	sp, fp, #61	; 0x3d
    12e8:	andeq	pc, r0, r7, asr #3
    12ec:	stmiavs	fp!, {r0, r3, r4, r5, ip, lr, pc}^
    12f0:	mlale	r7, pc, r2, r4	; <UNPREDICTABLE>
    12f4:	ldmib	r5, {r1, r3, r4, r5, r6, sl, fp, ip}^
    12f8:	andsle	r1, ip, r1, lsl #6
    12fc:	strmi	r6, [fp], -sl, lsl #17
    1300:	stmdavs	sl, {r1, r3, r5, r6, sp, lr}^
    1304:	adcvs	r6, r2, sp, lsl #1
    1308:	andcs	r6, r0, #76	; 0x4c
    130c:	rscvs	r6, sl, r2, ror #1
    1310:	addsmi	r6, r7, #14286848	; 0xda0000
    1314:	rscvs	fp, r0, r8, lsl #30
    1318:	addsmi	sp, r0, #2
    131c:	rscvs	fp, pc, r8, lsl #30
    1320:	sbcsvs	r2, sl, r0, lsl #4
    1324:	ldrdcs	pc, [r8], -r8
    1328:	svclt	0x000c42a2
    132c:	andcc	pc, r8, r8, asr #17
    1330:	andcc	pc, r4, r8, asr #17
    1334:	ldmdavs	sl, {r1, r7, r8, r9, sl, sp, lr, pc}^
    1338:	ldmvs	sl, {r1, r3, r5, r7, sp, lr}
    133c:	rsbvs	r6, r2, sp, asr r0
    1340:			; <UNDEFINED> instruction: 0xe7e2609c
    1344:			; <UNDEFINED> instruction: 0xf04f3701
    1348:	svclt	0x000b0200
    134c:	stmdavs	fp!, {r0, r1, r3, r5, r7, fp, sp, lr}^
    1350:	adcvs	r6, r3, r3, rrx
    1354:	svclt	0x000c462b
    1358:	rsbvs	r6, ip, ip, lsr #1
    135c:	rscvs	r6, r2, sl, ror #1
    1360:	ldrmi	lr, [pc], #-2016	; 1368 <__assert_fail@plt+0x2c4>
    1364:	strb	r6, [r9, -r7, ror #1]!
    1368:	ldrbmi	r9, [r7], -r5, lsl #22
    136c:			; <UNDEFINED> instruction: 0xf0402b00
    1370:			; <UNDEFINED> instruction: 0xf8da80da
    1374:	tstlt	r8, r8
    1378:	ldrbtmi	r4, [r9], #-2457	; 0xfffff667
    137c:			; <UNDEFINED> instruction: 0xf9faf000
    1380:			; <UNDEFINED> instruction: 0xf04f4e98
    1384:	ldcmi	8, cr0, [r8, #4]
    1388:	rsbge	pc, r0, #14614528	; 0xdf0000
    138c:			; <UNDEFINED> instruction: 0xf8df447e
    1390:	ldrbtmi	r9, [sp], #-608	; 0xfffffda0
    1394:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    1398:	blcs	1b46c <program_name@@Base+0x63c8>
    139c:	ldmvs	r8!, {r1, r4, r5, ip, lr, pc}
    13a0:	suble	r2, r5, r0, lsl #16
    13a4:	ldrbtmi	r4, [r9], #-2451	; 0xfffff66d
    13a8:			; <UNDEFINED> instruction: 0xf9e4f000
    13ac:	blcs	1b580 <program_name@@Base+0x64dc>
    13b0:			; <UNDEFINED> instruction: 0xf8dfd063
    13b4:	ldrbtmi	fp, [fp], #580	; 0x244
    13b8:	ldmibvs	ip, {r3, r4, fp, sp, lr}
    13bc:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    13c0:	movwcs	r6, #2152	; 0x868
    13c4:	andvs	r6, r3, r9, lsr #16
    13c8:	eorvs	r3, r9, r1, lsl #18
    13cc:			; <UNDEFINED> instruction: 0xf8d5b1a4
    13d0:	ldrmi	ip, [lr], r8
    13d4:	ldmdavs	sl, {r0, r1, r5, r9, sl, lr}
    13d8:			; <UNDEFINED> instruction: 0x3c016914
    13dc:	stmdblt	r4!, {r2, r4, r8, sp, lr}
    13e0:	andscs	pc, r4, ip, asr #17
    13e4:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    13e8:	ldmdavs	fp, {r2, r4, r7, r9, sl, lr}^
    13ec:	mvnsle	r2, r0, lsl #22
    13f0:	tstlt	fp, r3, ror r6
    13f4:	andgt	pc, r8, sl, asr #17
    13f8:			; <UNDEFINED> instruction: 0xf8cb6943
    13fc:	blcs	d414 <version_etc_copyright@@Base+0x87f0>
    1400:	stmiblt	r1, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
    1404:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    1408:	ldc2	0, cr15, [lr, #8]!
    140c:			; <UNDEFINED> instruction: 0xf0402800
    1410:	bmi	1ea168c <program_name@@Base+0x1e8c5e8>
    1414:	andeq	pc, r1, r8, lsl #1
    1418:	ldrbtmi	r4, [sl], #-2913	; 0xfffff49f
    141c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1420:	subsmi	r9, sl, fp, lsl #22
    1424:	andlt	sp, sp, sp, ror r1
    1428:	blhi	13c724 <program_name@@Base+0x127680>
    142c:	svchi	0x00f0e8bd
    1430:	blcs	1b604 <program_name@@Base+0x6560>
    1434:	ldmdbmi	r2!, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    1438:	andcs	r2, r0, r5, lsl #4
    143c:	ldrdlt	pc, [r4, #143]	; 0x8f
    1440:			; <UNDEFINED> instruction: 0xf04f4479
    1444:			; <UNDEFINED> instruction: 0xf7ff0800
    1448:	mrc	13, 0, lr, cr8, cr10, {1}
    144c:	tstcs	r3, r0, lsl sl
    1450:			; <UNDEFINED> instruction: 0x460444fb
    1454:			; <UNDEFINED> instruction: 0xf0022000
    1458:	smlatbcs	r0, r1, r8, pc	; <UNPREDICTABLE>
    145c:	strmi	r4, [r3], -r2, lsr #12
    1460:			; <UNDEFINED> instruction: 0xf7ff4608
    1464:	ldmvs	r8!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    1468:			; <UNDEFINED> instruction: 0x4649b110
    146c:			; <UNDEFINED> instruction: 0xf982f000
    1470:	ldrdcc	pc, [ip], -fp
    1474:	mvnsle	r2, r0, lsl #22
    1478:	ldmdavs	r1!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    147c:	ldrtmi	lr, [r8], -r1, asr #15
    1480:			; <UNDEFINED> instruction: 0xf0009707
    1484:	blmi	14ffad0 <program_name@@Base+0x14eaa2c>
    1488:			; <UNDEFINED> instruction: 0xf8584a5f
    148c:	ldrbtmi	r3, [sl], #-3
    1490:	bcs	43ccb8 <program_name@@Base+0x427c14>
    1494:	strmi	r9, [r7], -r6, lsl #6
    1498:	blmi	13baee0 <program_name@@Base+0x13a5e3c>
    149c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    14a0:	str	r9, [fp], r6, lsl #6
    14a4:	adcscs	r4, ip, #91136	; 0x16400
    14a8:	ldmdami	sl, {r0, r3, r4, r6, r8, fp, lr}^
    14ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    14b0:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    14b4:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
    14b8:	addcs	r4, sl, #89088	; 0x15c00
    14bc:	ldmdami	r8, {r0, r1, r2, r4, r6, r8, fp, lr}^
    14c0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    14c4:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    14c8:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    14cc:	vpadd.i8	q10, q0, <illegal reg q2.5>
    14d0:	ldmdbmi	r5, {r0, r1, r4, r6, r7, r9, ip}^
    14d4:	ldrbtmi	r4, [fp], #-2133	; 0xfffff7ab
    14d8:	tstcc	r0, #2030043136	; 0x79000000
    14dc:			; <UNDEFINED> instruction: 0xf7ff4478
    14e0:	blmi	14fcc70 <program_name@@Base+0x14e7bcc>
    14e4:	ldmdbmi	r3, {r1, r2, r3, r5, r7, r9, sp}^
    14e8:	ldrbtmi	r4, [fp], #-2131	; 0xfffff7ad
    14ec:	tstcc	r8, #2030043136	; 0x79000000
    14f0:			; <UNDEFINED> instruction: 0xf7ff4478
    14f4:	ldmdbmi	r1, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    14f8:	ldrtmi	r2, [r8], -r5, lsl #4
    14fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1500:	ldmdavs	r3!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    1504:	andls	r3, r5, r1, lsl #6
    1508:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    150c:			; <UNDEFINED> instruction: 0xf90ef002
    1510:	ldrtmi	r9, [r9], -r5, lsl #20
    1514:	ldrtmi	r4, [r8], -r3, lsl #12
    1518:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    151c:			; <UNDEFINED> instruction: 0xf0002001
    1520:			; <UNDEFINED> instruction: 0xf7fff9c5
    1524:	stmdbmi	r6, {r1, r4, r6, r7, sl, fp, sp, lr, pc}^
    1528:	andcs	r2, r0, r5, lsl #4
    152c:			; <UNDEFINED> instruction: 0xf7ff4479
    1530:	cdp	12, 1, cr14, cr8, cr6, {6}
    1534:	tstcs	r3, r0, lsl sl
    1538:	andcs	r4, r0, r4, lsl #12
    153c:			; <UNDEFINED> instruction: 0xf82ef002
    1540:	tstcs	r0, r2, lsr #12
    1544:	andcs	r4, r1, r3, lsl #12
    1548:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    154c:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1550:	stmdals	r7, {r2, fp, sp, lr}
    1554:	ldmdbmi	fp!, {r3, r4, r6, r7, r8, fp, ip, sp, pc}
    1558:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    155c:	stc	7, cr15, [lr], #1020	; 0x3fc
    1560:			; <UNDEFINED> instruction: 0x46034a39
    1564:	andcs	r4, r1, r1, lsr #12
    1568:			; <UNDEFINED> instruction: 0xf7ff447a
    156c:			; <UNDEFINED> instruction: 0xf7ffecea
    1570:	mrc	13, 0, lr, cr8, cr0, {1}
    1574:	tstcs	r3, r0, lsl sl
    1578:	strtmi	r6, [r0], -r5, lsl #16
    157c:			; <UNDEFINED> instruction: 0xf80ef002
    1580:			; <UNDEFINED> instruction: 0x46294a32
    1584:			; <UNDEFINED> instruction: 0x4603447a
    1588:			; <UNDEFINED> instruction: 0xf7ff2001
    158c:	mrc	12, 0, lr, cr8, cr10, {6}
    1590:	tstcs	r3, r0, lsl sl
    1594:			; <UNDEFINED> instruction: 0xf0022000
    1598:	strb	pc, [r1, r1, lsl #16]!	; <UNPREDICTABLE>
    159c:	andeq	r3, r1, sl, lsl #28
    15a0:	andeq	r0, r0, r8, ror #1
    15a4:	andeq	r3, r0, sl, asr #22
    15a8:	andeq	r3, r0, r8, ror #10
    15ac:	andeq	r3, r0, ip, lsl #12
    15b0:	andeq	r3, r1, r8, asr #27
    15b4:	strdeq	r0, [r0], -r8
    15b8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15bc:	strdeq	r3, [r0], -r4
    15c0:	andeq	r0, r0, r3, lsl #15
    15c4:	andeq	r3, r0, r2, lsr #7
    15c8:	andeq	r3, r0, r2, lsr #13
    15cc:	andeq	r0, r0, ip, ror #1
    15d0:	andeq	r3, r0, r4, lsl #11
    15d4:	andeq	r0, r0, r0, lsl #2
    15d8:	muleq	r0, r2, r5
    15dc:	andeq	r3, r0, r8, ror #10
    15e0:	andeq	r0, r0, r3, ror #7
    15e4:	strdeq	r3, [r1], -ip
    15e8:	strdeq	r3, [r1], -r6
    15ec:	strdeq	r3, [r1], -r4
    15f0:	andeq	r0, r0, r7, ror #8
    15f4:	andeq	r0, r0, fp, lsr #8
    15f8:	ldrdeq	r3, [r1], -r2
    15fc:			; <UNDEFINED> instruction: 0x00013ab6
    1600:	andeq	r3, r0, r0, lsl #7
    1604:	andeq	r3, r1, r8, lsr ip
    1608:	andeq	r3, r0, r2, ror r2
    160c:	andeq	r3, r0, r0, asr #6
    1610:	muleq	r0, r6, r2
    1614:	andeq	r3, r0, sl, asr #5
    1618:	andeq	r3, r0, ip, lsr #6
    161c:	andeq	r3, r0, r2, lsl #5
    1620:	muleq	r0, r6, r2
    1624:	andeq	r3, r0, r6, lsl r3
    1628:	andeq	r3, r0, ip, ror #4
    162c:	andeq	r3, r0, r4, ror r2
    1630:	andeq	r3, r0, r2, lsl #6
    1634:	andeq	r3, r0, r8, asr r2
    1638:	andeq	r3, r0, r4, ror r2
    163c:	andeq	r3, r0, ip, lsr #4
    1640:	andeq	r3, r0, r8, ror #4
    1644:	andeq	r3, r0, r2, lsl #5
    1648:	andeq	r3, r0, r0, asr #5
    164c:	andeq	r3, r0, r4, lsr #5
    1650:	bleq	3d794 <program_name@@Base+0x286f0>
    1654:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1658:	strbtmi	fp, [sl], -r2, lsl #24
    165c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1660:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1664:	ldrmi	sl, [sl], #776	; 0x308
    1668:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    166c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1670:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1674:			; <UNDEFINED> instruction: 0xf85a4b06
    1678:	stmdami	r6, {r0, r1, ip, sp}
    167c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1680:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1684:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1688:	andeq	r3, r1, ip, asr #16
    168c:	ldrdeq	r0, [r0], -ip
    1690:	andeq	r0, r0, r4, lsl #2
    1694:	andeq	r0, r0, ip, lsl #2
    1698:	ldr	r3, [pc, #20]	; 16b4 <__assert_fail@plt+0x610>
    169c:	ldr	r2, [pc, #20]	; 16b8 <__assert_fail@plt+0x614>
    16a0:	add	r3, pc, r3
    16a4:	ldr	r2, [r3, r2]
    16a8:	cmp	r2, #0
    16ac:	bxeq	lr
    16b0:	b	f88 <__gmon_start__@plt>
    16b4:	andeq	r3, r1, ip, lsr #16
    16b8:	strdeq	r0, [r0], -ip
    16bc:	blmi	1d36dc <program_name@@Base+0x1be638>
    16c0:	bmi	1d28a8 <program_name@@Base+0x1bd804>
    16c4:	addmi	r4, r3, #2063597568	; 0x7b000000
    16c8:	andle	r4, r3, sl, ror r4
    16cc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16d0:	ldrmi	fp, [r8, -r3, lsl #2]
    16d4:	svclt	0x00004770
    16d8:	andeq	r3, r1, r4, asr #19
    16dc:	andeq	r3, r1, r0, asr #19
    16e0:	andeq	r3, r1, r8, lsl #16
    16e4:	andeq	r0, r0, r4, ror #1
    16e8:	stmdbmi	r9, {r3, fp, lr}
    16ec:	bmi	2528d4 <program_name@@Base+0x23d830>
    16f0:	bne	2528dc <program_name@@Base+0x23d838>
    16f4:	svceq	0x00cb447a
    16f8:			; <UNDEFINED> instruction: 0x01a1eb03
    16fc:	andle	r1, r3, r9, asr #32
    1700:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1704:	ldrmi	fp, [r8, -r3, lsl #2]
    1708:	svclt	0x00004770
    170c:	muleq	r1, r8, r9
    1710:	muleq	r1, r4, r9
    1714:	ldrdeq	r3, [r1], -ip
    1718:	andeq	r0, r0, r8, lsr #2
    171c:	blmi	2aeb44 <program_name@@Base+0x299aa0>
    1720:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1724:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1728:	blmi	26fcdc <program_name@@Base+0x25ac38>
    172c:	ldrdlt	r5, [r3, -r3]!
    1730:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1734:			; <UNDEFINED> instruction: 0xf7ff6818
    1738:			; <UNDEFINED> instruction: 0xf7ffeb8c
    173c:	blmi	1c1640 <program_name@@Base+0x1ac59c>
    1740:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1744:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1748:	andeq	r3, r1, r2, ror #18
    174c:	andeq	r3, r1, ip, lsr #15
    1750:	andeq	r0, r0, r0, ror #1
    1754:	andeq	r3, r1, lr, asr #17
    1758:	andeq	r3, r1, r2, asr #18
    175c:	svclt	0x0000e7c4
    1760:	andcs	r4, r0, r3, lsl #20
    1764:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1768:	andsvs	r3, r3, r1, lsl #6
    176c:	svclt	0x00004770
    1770:	andeq	r3, r1, r4, lsr #18
    1774:			; <UNDEFINED> instruction: 0x4604b570
    1778:	stmdavs	r0!, {r0, r2, r3, r9, sl, lr}^
    177c:	cmplt	r8, r9, lsr #12
    1780:			; <UNDEFINED> instruction: 0xfff8f7ff
    1784:			; <UNDEFINED> instruction: 0x4620b930
    1788:	ldmdblt	r8, {r3, r5, r7, r8, r9, sl, lr}
    178c:	stccs	8, cr6, [r0], {164}	; 0xa4
    1790:	ldfltp	f5, [r0, #-972]!	; 0xfffffc34
    1794:	ldcllt	0, cr2, [r0, #-4]!
    1798:	blcs	1ba2c <program_name@@Base+0x6988>
    179c:			; <UNDEFINED> instruction: 0x4620d1f3
    17a0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    17a4:	svclt	0x00004708
    17a8:			; <UNDEFINED> instruction: 0x4605b538
    17ac:			; <UNDEFINED> instruction: 0xf002201c
    17b0:			; <UNDEFINED> instruction: 0x4604faf5
    17b4:			; <UNDEFINED> instruction: 0x4628b11d
    17b8:	blx	fef3d7ca <program_name@@Base+0xfef28726>
    17bc:	movwcs	r4, #1541	; 0x605
    17c0:	eorvs	r4, r5, r0, lsr #12
    17c4:	movwcc	lr, #6596	; 0x19c4
    17c8:	movwcc	lr, #14788	; 0x39c4
    17cc:	movwcc	lr, #22980	; 0x59c4
    17d0:	svclt	0x0000bd38
    17d4:	ldmdblt	r3, {r0, r1, r8, fp, sp, lr}^
    17d8:	cmplt	r3, r3, lsl #16
    17dc:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    17e0:	teqlt	r2, sl, asr r8
    17e4:			; <UNDEFINED> instruction: 0x6158689b
    17e8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    17ec:	mulcs	r0, r8, r0
    17f0:	subsvs	r4, r8, r0, ror r7
    17f4:	svclt	0x0000e7f8
    17f8:	andeq	r3, r1, sl, lsr #17
    17fc:	muleq	r1, lr, r8
    1800:	mvnsmi	lr, #737280	; 0xb4000
    1804:	stmdbvs	r0, {r0, r2, r9, sl, lr}
    1808:	eorsle	r2, r8, r0, lsl #16
    180c:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    1810:	stccs	8, cr6, [r0], {220}	; 0xdc
    1814:	stmibvs	r8!, {r0, r2, r4, r5, ip, lr, pc}
    1818:	ldreq	pc, [r8], -r5, lsl #2
    181c:	eor	fp, lr, r8, lsl r9
    1820:	stmdavs	r0, {r1, r2, r8, sl, fp, ip}^
    1824:	stmdavs	r2, {r3, r4, r6, r8, r9, ip, sp, pc}
    1828:			; <UNDEFINED> instruction: 0xd1f94294
    182c:	cmnlt	r0, #104, 18	; 0x1a0000
    1830:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1834:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1838:	ldrbtmi	r4, [r8], #3865	; 0xf19
    183c:	and	r4, r3, pc, ror r4
    1840:	andsls	pc, r4, r1, asr #17
    1844:			; <UNDEFINED> instruction: 0xb32c60fc
    1848:	stmdavs	r3!, {r8, sp}
    184c:	strbmi	r4, [r2], -r8, lsl #12
    1850:			; <UNDEFINED> instruction: 0xf7ff6964
    1854:	ldmvs	r9!, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    1858:	mvnsle	r4, sp, lsl #5
    185c:	andcs	r6, r0, #3342336	; 0x330000
    1860:	streq	lr, [r0], #-2515	; 0xfffff62d
    1864:	blcc	5bc78 <program_name@@Base+0x46bd4>
    1868:	eorsvs	r6, r4, r3, lsl #2
    186c:	stmdbvs	r9, {r0, r1, r3, r9, sl, lr}^
    1870:	stmdbcs	r0, {r1, r3, r4, r6, r8, sp, lr}
    1874:	bmi	2f6064 <program_name@@Base+0x2e0fc0>
    1878:	ldrbtmi	r2, [sl], #-1
    187c:	pop	{r0, r4, r6, r7, sp, lr}
    1880:			; <UNDEFINED> instruction: 0x462083f8
    1884:	pop	{r0, r2, r3, r4, r6, r7, sp, lr}
    1888:	bmi	1e2870 <program_name@@Base+0x1cd7cc>
    188c:	ldrbtmi	r6, [sl], #-364	; 0xfffffe94
    1890:	ubfx	r6, r5, #1, #21
    1894:	ldrb	r2, [r2, r1]!
    1898:	andeq	r3, r1, sl, ror r8
    189c:	andeq	r2, r0, lr, ror #31
    18a0:	andeq	r3, r1, ip, asr #16
    18a4:	andeq	r3, r1, lr, lsl #16
    18a8:	strdeq	r3, [r1], -sl
    18ac:			; <UNDEFINED> instruction: 0x46064a79
    18b0:	ldrbtmi	r4, [sl], #-2937	; 0xfffff487
    18b4:	strlt	r4, [r0, #3193]	; 0xc79
    18b8:	ldmpl	r3, {r4, r7, ip, sp, pc}^
    18bc:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    18c0:			; <UNDEFINED> instruction: 0xf04f930f
    18c4:	orrslt	r0, r8, r0, lsl #6
    18c8:	andcs	r4, r5, #119808	; 0x1d400
    18cc:	andcs	r4, r0, r5, ror r9
    18d0:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    18d4:			; <UNDEFINED> instruction: 0xf7ff681d
    18d8:	blmi	1cfc4a8 <program_name@@Base+0x1ce7404>
    18dc:	stmiapl	r3!, {r0, r8, sp}^
    18e0:			; <UNDEFINED> instruction: 0x4602681b
    18e4:			; <UNDEFINED> instruction: 0xf7ff4628
    18e8:			; <UNDEFINED> instruction: 0x4630eb98
    18ec:	bl	193f8f0 <program_name@@Base+0x192a84c>
    18f0:	andcs	r4, r5, #1802240	; 0x1b8000
    18f4:	svcge	0x00014d6e
    18f8:			; <UNDEFINED> instruction: 0xf7ff4479
    18fc:	blmi	1abc484 <program_name@@Base+0x1aa73e0>
    1900:	stmiapl	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1904:			; <UNDEFINED> instruction: 0x4601681a
    1908:			; <UNDEFINED> instruction: 0xf7ff2001
    190c:	stmdbmi	r9!, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    1910:	ldrtmi	r2, [r0], -r5, lsl #4
    1914:			; <UNDEFINED> instruction: 0xf7ff4479
    1918:	blmi	19fc468 <program_name@@Base+0x19e73c4>
    191c:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    1920:	b	fe13f924 <program_name@@Base+0xfe12a880>
    1924:	andcs	r4, r5, #1654784	; 0x194000
    1928:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    192c:	b	ff1bf930 <program_name@@Base+0xff1aa88c>
    1930:			; <UNDEFINED> instruction: 0xf7ff6821
    1934:	stmdbmi	r2!, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    1938:	ldrtmi	r2, [r0], -r5, lsl #4
    193c:			; <UNDEFINED> instruction: 0xf7ff4479
    1940:	stmdavs	r1!, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    1944:	b	1cbf948 <program_name@@Base+0x1caa8a4>
    1948:	andcs	r4, r5, #1540096	; 0x178000
    194c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1950:	b	fed3f954 <program_name@@Base+0xfed2a8b0>
    1954:			; <UNDEFINED> instruction: 0xf7ff6821
    1958:	vstrgt	s28, [pc, #-424]	; 17b8 <__assert_fail@plt+0x714>
    195c:	strgt	r4, [pc], #-1596	; 1964 <__assert_fail@plt+0x8c0>
    1960:			; <UNDEFINED> instruction: 0xf8ddcd0f
    1964:	strgt	ip, [pc], #-4	; 196c <__assert_fail@plt+0x8c8>
    1968:	strgt	ip, [pc], #-3343	; 1970 <__assert_fail@plt+0x8cc>
    196c:	muleq	r3, r5, r8
    1970:	andeq	lr, r3, r4, lsl #17
    1974:	svceq	0x0000f1bc
    1978:	ldclmi	0, cr13, [r3, #-52]	; 0xffffffcc
    197c:	and	r4, r4, sp, ror r4
    1980:	svcgt	0x0008f857
    1984:	svceq	0x0000f1bc
    1988:	strbtmi	sp, [r1], -r5
    198c:			; <UNDEFINED> instruction: 0xf7ff4628
    1990:	stmdacs	r0, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    1994:	ldmdavs	ip!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    1998:	sfmcs	f2, 4, [r0], {5}
    199c:	stmdbmi	fp, {r0, r1, r2, r4, r5, ip, lr, pc}^
    19a0:	ldrbtmi	r2, [r9], #-0
    19a4:	b	fe2bf9a8 <program_name@@Base+0xfe2aa904>
    19a8:	bmi	12946d4 <program_name@@Base+0x127f630>
    19ac:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    19b0:	andcs	r4, r1, r1, lsl #12
    19b4:	bl	8bf9b8 <program_name@@Base+0x8aa914>
    19b8:	andcs	r2, r5, r0, lsl #2
    19bc:	bl	123f9c0 <program_name@@Base+0x122a91c>
    19c0:	stmdbmi	r5, {r4, r5, r8, ip, sp, pc}^
    19c4:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    19c8:	bl	16bf9cc <program_name@@Base+0x16aa928>
    19cc:	cmple	r1, r0, lsl #16
    19d0:	andcs	r4, r5, #1081344	; 0x108000
    19d4:	stclmi	0, cr2, [r2, #-0]
    19d8:			; <UNDEFINED> instruction: 0xf7ff4479
    19dc:	ldrbtmi	lr, [sp], #-2672	; 0xfffff590
    19e0:	strtmi	r4, [fp], -r0, asr #20
    19e4:			; <UNDEFINED> instruction: 0x4601447a
    19e8:			; <UNDEFINED> instruction: 0xf7ff2001
    19ec:	ldmdbmi	lr!, {r3, r8, r9, fp, sp, lr, pc}
    19f0:	andcs	r2, r0, r5, lsl #4
    19f4:			; <UNDEFINED> instruction: 0xf7ff4479
    19f8:	adcmi	lr, ip, #401408	; 0x62000
    19fc:	suble	r4, r6, r1, lsl #12
    1a00:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    1a04:	andcs	r4, r1, r2, lsr #12
    1a08:	b	ffe3fa0c <program_name@@Base+0xffe2a968>
    1a0c:	ldmdbmi	r8!, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    1a10:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1a14:	b	14bfa18 <program_name@@Base+0x14aa974>
    1a18:	bmi	dd46f8 <program_name@@Base+0xdbf654>
    1a1c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1a20:	andcs	r4, r1, r1, lsl #12
    1a24:	b	ffabfa28 <program_name@@Base+0xffaaa984>
    1a28:	andcs	r4, r5, r1, lsr #12
    1a2c:	bl	43fa30 <program_name@@Base+0x42a98c>
    1a30:	ldmdbmi	r2!, {r3, r5, r8, ip, sp, pc}
    1a34:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    1a38:	bl	8bfa3c <program_name@@Base+0x8aa998>
    1a3c:	ldmdbmi	r0!, {r6, r7, r8, fp, ip, sp, pc}
    1a40:	andcs	r2, r0, r5, lsl #4
    1a44:	ldrbtmi	r4, [r9], #-3119	; 0xfffff3d1
    1a48:	b	e3fa4c <program_name@@Base+0xe2a9a8>
    1a4c:	bmi	b92c44 <program_name@@Base+0xb7dba0>
    1a50:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    1a54:	andcs	r4, r1, r1, lsl #12
    1a58:	b	ff43fa5c <program_name@@Base+0xff42a9b8>
    1a5c:	andcs	r4, r5, #704512	; 0xac000
    1a60:	ldrbtmi	r2, [r9], #-0
    1a64:	b	abfa68 <program_name@@Base+0xaaa9c4>
    1a68:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    1a6c:	strb	r4, [r9, r1, lsl #12]
    1a70:	ldrbtmi	r4, [ip], #-3112	; 0xfffff3d8
    1a74:	andcs	r4, r5, #40, 18	; 0xa0000
    1a78:	ldrbtmi	r2, [r9], #-0
    1a7c:	b	7bfa80 <program_name@@Base+0x7aa9dc>
    1a80:	ldrbtmi	r4, [sl], #-2598	; 0xfffff5da
    1a84:	andcs	r4, r1, r1, lsl #12
    1a88:	b	fee3fa8c <program_name@@Base+0xfee2a9e8>
    1a8c:	blmi	93b914 <program_name@@Base+0x926870>
    1a90:			; <UNDEFINED> instruction: 0xe7b7447b
    1a94:	andeq	r3, r1, lr, lsl r6
    1a98:	andeq	r0, r0, r8, ror #1
    1a9c:	andeq	r3, r1, r4, lsl r6
    1aa0:	strdeq	r0, [r0], -r4
    1aa4:	andeq	r2, r0, r2, lsl ip
    1aa8:	andeq	r0, r0, r8, lsl r1
    1aac:	andeq	r2, r0, r4, lsl ip
    1ab0:	andeq	r3, r1, r4, lsl #14
    1ab4:	andeq	r2, r0, ip, asr ip
    1ab8:	andeq	r0, r0, r8, lsl #2
    1abc:	andeq	r2, r0, lr, ror sp
    1ac0:	andeq	r2, r0, ip, ror #24
    1ac4:	andeq	r2, r0, sl, lsl #25
    1ac8:	andeq	r2, r0, r0, ror #22
    1acc:	andeq	r2, r0, lr, ror #24
    1ad0:	andeq	r2, r0, ip, ror ip
    1ad4:	andeq	r2, r0, r2, lsr #25
    1ad8:	muleq	r0, sl, ip
    1adc:	ldrdeq	r2, [r0], -r4
    1ae0:	strdeq	r2, [r0], -lr
    1ae4:	andeq	r2, r0, r4, asr #24
    1ae8:	ldrdeq	r2, [r0], -r8
    1aec:	andeq	r3, r0, sl, lsl r2
    1af0:	strdeq	r2, [r0], -lr
    1af4:	andeq	r2, r0, ip, lsl #24
    1af8:	andeq	r2, r0, r2, lsr ip
    1afc:	andeq	r2, r0, sl, lsr #24
    1b00:	andeq	r2, r0, r6, ror #24
    1b04:	muleq	r0, r0, sl
    1b08:	ldrdeq	r2, [r0], -r6
    1b0c:	andeq	r2, r0, sl, ror #24
    1b10:	andeq	r2, r0, lr, lsl #20
    1b14:	andeq	r2, r0, sl, ror #20
    1b18:	andeq	r2, r0, sl, ror #23
    1b1c:	andeq	r2, r0, sl, asr sl
    1b20:	andeq	r2, r0, r8, ror #19
    1b24:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1b28:			; <UNDEFINED> instruction: 0x47706018
    1b2c:	andeq	r3, r1, r2, ror r5
    1b30:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1b34:			; <UNDEFINED> instruction: 0x47707118
    1b38:	andeq	r3, r1, r6, ror #10
    1b3c:	addlt	fp, r4, r0, ror r5
    1b40:	blmi	7d4bc0 <program_name@@Base+0x7bfb1c>
    1b44:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1b48:			; <UNDEFINED> instruction: 0xf0026818
    1b4c:	ldrdlt	pc, [r8, #-165]	; 0xffffff5b
    1b50:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    1b54:			; <UNDEFINED> instruction: 0xf7ff791e
    1b58:			; <UNDEFINED> instruction: 0x4605ea3c
    1b5c:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    1b60:	tstle	r7, r0, lsr #22
    1b64:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    1b68:			; <UNDEFINED> instruction: 0xf0026818
    1b6c:	stmiblt	r0, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}^
    1b70:	ldcllt	0, cr11, [r0, #-16]!
    1b74:	andcs	r4, r5, #344064	; 0x54000
    1b78:	ldrbtmi	r2, [r9], #-0
    1b7c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b80:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    1b84:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    1b88:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    1b8c:			; <UNDEFINED> instruction: 0xf0019303
    1b90:	bmi	440f84 <program_name@@Base+0x42bee0>
    1b94:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    1b98:	strmi	r9, [r3], -r0, lsl #12
    1b9c:			; <UNDEFINED> instruction: 0xf7ff2000
    1ba0:	blmi	37c2e8 <program_name@@Base+0x367244>
    1ba4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1ba8:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bac:	ldrtmi	r4, [r3], -fp, lsl #20
    1bb0:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    1bb4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bb8:	svclt	0x0000e7f3
    1bbc:	andeq	r3, r1, ip, lsl #7
    1bc0:	andeq	r0, r0, r8, lsl #2
    1bc4:	andeq	r3, r1, r6, asr #10
    1bc8:	strdeq	r0, [r0], -r4
    1bcc:	muleq	r0, lr, ip
    1bd0:	andeq	r3, r1, r6, lsl r5
    1bd4:	andeq	r2, r0, lr, lsl #25
    1bd8:	andeq	r0, r0, r0, lsl r1
    1bdc:	andeq	r2, r0, r6, ror ip
    1be0:	ldmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1be4:	ldrblt	fp, [r0, #376]	; 0x178
    1be8:	strcs	fp, [r0], -r4, lsl #1
    1bec:	strmi	r2, [ip], -r0, lsl #14
    1bf0:	b	2bfbf4 <program_name@@Base+0x2aab50>
    1bf4:			; <UNDEFINED> instruction: 0x463b4632
    1bf8:	stmib	sp, {r1, sl, ip, pc}^
    1bfc:			; <UNDEFINED> instruction: 0xf7ff6700
    1c00:	andlt	lr, r4, r0, lsr r9
    1c04:			; <UNDEFINED> instruction: 0x4770bdd0
    1c08:			; <UNDEFINED> instruction: 0x4604b510
    1c0c:	tstcs	r0, fp, lsl #16
    1c10:			; <UNDEFINED> instruction: 0xf7ff4478
    1c14:	addmi	lr, r4, #156, 18	; 0x270000
    1c18:	andcs	fp, r1, r8, lsl #30
    1c1c:	stmdacs	r0, {r0, r1, ip, lr, pc}
    1c20:			; <UNDEFINED> instruction: 0x2000bfb8
    1c24:	vldrlt	s26, [r0, #-0]
    1c28:	b	dbfc2c <program_name@@Base+0xdaab88>
    1c2c:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c30:	strmi	r2, [r3], -r9, lsl #4
    1c34:	andsvs	r2, sl, r0
    1c38:	svclt	0x0000bd10
    1c3c:	andeq	r2, r0, ip, lsl ip
    1c40:	svcmi	0x00f8e92d
    1c44:	ldrmi	r4, [r0], -r2, lsl #13
    1c48:	pkhbtmi	r4, fp, r0, lsl #13
    1c4c:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c50:			; <UNDEFINED> instruction: 0xf7ff4604
    1c54:			; <UNDEFINED> instruction: 0x2c01e9be
    1c58:	rsble	r4, r0, r1, lsl #13
    1c5c:	subsle	r2, ip, r2, lsl #24
    1c60:	subsle	r2, r7, r0, lsl #24
    1c64:	strmi	r2, [r8], -r2, lsl #2
    1c68:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c6c:	svclt	0x00181e84
    1c70:	tstcs	r1, r1, lsl #8
    1c74:			; <UNDEFINED> instruction: 0xf7ff4608
    1c78:	tstcs	r0, lr, lsr #18
    1c7c:	strmi	r1, [r8], -r7, asr #28
    1c80:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    1c84:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c88:	andcs	fp, r0, r8, lsl #6
    1c8c:			; <UNDEFINED> instruction: 0xffbcf7ff
    1c90:	strmi	r4, [r6], -r5, lsl #12
    1c94:	subsle	r2, r4, r0, lsl #16
    1c98:	andcs	fp, r1, r7, lsr #2
    1c9c:			; <UNDEFINED> instruction: 0xffb4f7ff
    1ca0:	movwlt	r4, #1543	; 0x607
    1ca4:	andcs	fp, r2, r4, lsr #2
    1ca8:			; <UNDEFINED> instruction: 0xffaef7ff
    1cac:	movtlt	r4, #1540	; 0x604
    1cb0:	ldrbmi	r4, [r9], -r2, asr #12
    1cb4:			; <UNDEFINED> instruction: 0xf7ff4650
    1cb8:	strmi	lr, [r6], -lr, ror #18
    1cbc:	ldrdhi	pc, [r0], -r9
    1cc0:	stmiblt	r7, {r2, r4, r8, r9, fp, ip, sp, pc}^
    1cc4:	cmplt	lr, sp, lsr #18
    1cc8:	pop	{r4, r5, r9, sl, lr}
    1ccc:			; <UNDEFINED> instruction: 0x46058ff8
    1cd0:	andcs	lr, r0, r2, ror #15
    1cd4:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cd8:	mvnsle	r2, r0, lsl #28
    1cdc:			; <UNDEFINED> instruction: 0xf8c94630
    1ce0:	ldmfd	sp!, {pc}
    1ce4:			; <UNDEFINED> instruction: 0xf8d98ff8
    1ce8:	strtmi	r8, [r6], -r0
    1cec:	andcs	fp, r2, ip, lsl r1
    1cf0:			; <UNDEFINED> instruction: 0xf7ff463e
    1cf4:	ldrdcs	lr, [r1], -r2
    1cf8:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cfc:	rscle	r2, r2, r0, lsl #26
    1d00:			; <UNDEFINED> instruction: 0xf8d9e7e7
    1d04:	strmi	r8, [r6], -r0
    1d08:			; <UNDEFINED> instruction: 0xf7ff2002
    1d0c:	svccs	0x0000e9c6
    1d10:	ubfx	sp, r8, #1, #17
    1d14:	strtmi	r4, [r5], -r7, lsr #12
    1d18:	strcs	lr, [r0], #-1994	; 0xfffff836
    1d1c:	smlatbcs	r0, r9, r7, lr
    1d20:			; <UNDEFINED> instruction: 0xf7ff4608
    1d24:	ldmdblt	r8, {r3, r4, r6, r7, fp, sp, lr, pc}
    1d28:	strmi	r4, [r7], -r4, lsl #12
    1d2c:	ldr	r4, [pc, r5, lsl #12]!
    1d30:			; <UNDEFINED> instruction: 0xf7ff2000
    1d34:	strmi	pc, [r5], -r9, ror #30
    1d38:			; <UNDEFINED> instruction: 0xb1204606
    1d3c:	strtmi	r2, [r7], -r0, lsl #8
    1d40:	strcs	lr, [r1, #-1974]	; 0xfffff84a
    1d44:			; <UNDEFINED> instruction: 0x462fe7ba
    1d48:	ldrdhi	pc, [r0], -r9
    1d4c:	svccs	0x00004625
    1d50:			; <UNDEFINED> instruction: 0xe7d0d0b8
    1d54:	svcmi	0x00f0e92d
    1d58:	cdpmi	0, 2, cr11, cr5, cr5, {4}
    1d5c:	stcmi	8, cr2, [r5], #-8
    1d60:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1d64:	cfstrsmi	mvf4, [r4, #-504]!	; 0xfffffe08
    1d68:	blge	3bc4e4 <program_name@@Base+0x3a7440>
    1d6c:	ldrbtmi	r5, [sp], #-2356	; 0xfffff6cc
    1d70:	strls	r6, [r3], #-2084	; 0xfffff7dc
    1d74:	streq	pc, [r0], #-79	; 0xffffffb1
    1d78:	stmdbpl	ip!, {r5, sl, fp, lr}
    1d7c:	ldrdls	pc, [r0], -r4
    1d80:	andhi	pc, r0, r4, asr #17
    1d84:	blmi	7b5dcc <program_name@@Base+0x7a0d28>
    1d88:			; <UNDEFINED> instruction: 0xf8c42200
    1d8c:	stmiapl	fp!, {ip, pc}^
    1d90:	bmi	719e00 <program_name@@Base+0x704d5c>
    1d94:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    1d98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d9c:	subsmi	r9, sl, r3, lsl #22
    1da0:	andlt	sp, r5, r3, lsr #2
    1da4:	svchi	0x00f0e8bd
    1da8:			; <UNDEFINED> instruction: 0x461f4616
    1dac:	blmi	5d460c <program_name@@Base+0x5bf568>
    1db0:			; <UNDEFINED> instruction: 0xf8cd447a
    1db4:	ldrbtmi	r8, [fp], #-0
    1db8:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dbc:	rscle	r1, r2, r3, asr #24
    1dc0:	andle	r2, pc, r8, ror #16
    1dc4:	bicsle	r2, lr, r6, ror r8
    1dc8:	ldcge	8, cr4, [r0], {17}
    1dcc:	ldrbmi	r9, [r3], -r2, lsl #8
    1dd0:			; <UNDEFINED> instruction: 0x4631463a
    1dd4:	strls	r5, [r0], #-2088	; 0xfffff7d8
    1dd8:			; <UNDEFINED> instruction: 0xf0016800
    1ddc:	strbmi	pc, [r0], -r5, asr #30	; <UNPREDICTABLE>
    1de0:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1de4:	ldrbmi	r4, [r8, r0, asr #12]
    1de8:			; <UNDEFINED> instruction: 0xf7ffe7cd
    1dec:	svclt	0x0000e86e
    1df0:	andeq	r3, r1, ip, ror #2
    1df4:	andeq	r0, r0, r8, ror #1
    1df8:	andeq	r3, r1, r2, ror #2
    1dfc:	andeq	r0, r0, r0, lsr #2
    1e00:	andeq	r0, r0, ip, ror #1
    1e04:	andeq	r3, r1, sl, lsr r1
    1e08:	andeq	r2, r0, r8, lsl #21
    1e0c:			; <UNDEFINED> instruction: 0x00012fbe
    1e10:	andeq	r0, r0, r8, lsl #2
    1e14:	mrcmi	5, 0, fp, cr10, cr8, {7}
    1e18:	teqlt	r0, #2113929216	; 0x7e000000
    1e1c:	strmi	r2, [r4], -pc, lsr #2
    1e20:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e24:			; <UNDEFINED> instruction: 0xb1b84605
    1e28:	blne	ec8f4c <program_name@@Base+0xeb3ea8>
    1e2c:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    1e30:	stmdacc	r6, {r2, r4, r8, fp, lr}
    1e34:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    1e38:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e3c:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    1e40:	tstle	r0, ip, ror #22
    1e44:	blcs	1d20038 <program_name@@Base+0x1d0af94>
    1e48:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    1e4c:	tstle	sl, sp, lsr #22
    1e50:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    1e54:			; <UNDEFINED> instruction: 0x601c58f3
    1e58:	blmi	354690 <program_name@@Base+0x33f5ec>
    1e5c:	andsvs	r4, r4, sl, ror r4
    1e60:			; <UNDEFINED> instruction: 0x601c58f3
    1e64:			; <UNDEFINED> instruction: 0x463cbdf8
    1e68:	blmi	2bbe48 <program_name@@Base+0x2a6da4>
    1e6c:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    1e70:	ldmpl	r3!, {r0, r8, sp}^
    1e74:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1e78:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e7c:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e80:	strheq	r3, [r1], -r8
    1e84:	andeq	r2, r0, lr, asr #20
    1e88:	andeq	r0, r0, r4, lsr #2
    1e8c:	andeq	r3, r1, r4, asr #4
    1e90:	andeq	r0, r0, r4, lsl r1
    1e94:	strdeq	r0, [r0], -r4
    1e98:	ldrdeq	r2, [r0], -r8
    1e9c:	eorscs	fp, r0, #56, 10	; 0xe000000
    1ea0:	tstcs	r0, sp, lsl #12
    1ea4:			; <UNDEFINED> instruction: 0xf7ff4604
    1ea8:	stccs	8, cr14, [sl, #-656]	; 0xfffffd70
    1eac:	strtmi	sp, [r0], -r2
    1eb0:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    1eb4:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eb8:	andcs	fp, r5, #112, 10	; 0x1c000000
    1ebc:	strmi	r4, [lr], -r5, lsl #12
    1ec0:	andcs	r4, r0, r1, lsl #12
    1ec4:	svc	0x00faf7fe
    1ec8:	strmi	r4, [r4], -r5, lsl #5
    1ecc:	strtmi	sp, [r0], -r1
    1ed0:			; <UNDEFINED> instruction: 0xf002bd70
    1ed4:	stmdavc	r3, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    1ed8:	nopeq	{35}	; 0x23
    1edc:	tstle	r7, r5, asr fp
    1ee0:			; <UNDEFINED> instruction: 0xf0237843
    1ee4:	blcs	1502b6c <program_name@@Base+0x14edac8>
    1ee8:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    1eec:	nopeq	{35}	; 0x23
    1ef0:			; <UNDEFINED> instruction: 0xd12b2b46
    1ef4:	blcs	b60208 <program_name@@Base+0xb4b164>
    1ef8:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    1efc:			; <UNDEFINED> instruction: 0xd1252b38
    1f00:	bllt	6e0414 <program_name@@Base+0x6cb370>
    1f04:	blcs	181ff98 <program_name@@Base+0x180aef4>
    1f08:	ldcmi	0, cr13, [r8], {41}	; 0x29
    1f0c:			; <UNDEFINED> instruction: 0xe7de447c
    1f10:	tstle	fp, r7, asr #22
    1f14:			; <UNDEFINED> instruction: 0xf0237843
    1f18:	blcs	1082ba0 <program_name@@Base+0x106dafc>
    1f1c:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    1f20:	tstle	r3, r1, lsr fp
    1f24:	blcs	e20238 <program_name@@Base+0xe0b194>
    1f28:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    1f2c:	tstle	sp, r0, lsr fp
    1f30:	blcs	ce0444 <program_name@@Base+0xccb3a0>
    1f34:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    1f38:	tstle	r7, r0, lsr fp
    1f3c:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    1f40:	blcs	181ffd4 <program_name@@Base+0x180af30>
    1f44:	stcmi	0, cr13, [sl], {14}
    1f48:			; <UNDEFINED> instruction: 0xe7c0447c
    1f4c:	andle	r2, r3, r9, lsl #28
    1f50:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    1f54:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1f58:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    1f5c:	stcmi	7, cr14, [r7], {183}	; 0xb7
    1f60:			; <UNDEFINED> instruction: 0xe7b4447c
    1f64:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    1f68:	svclt	0x0000e7b1
    1f6c:	andeq	r2, r0, r4, lsl #19
    1f70:	andeq	r2, r0, ip, asr #18
    1f74:	andeq	r2, r0, lr, asr #18
    1f78:	andeq	r2, r0, r2, lsr r9
    1f7c:	andeq	r2, r0, ip, lsr r9
    1f80:	andeq	r2, r0, r2, lsr r9
    1f84:	svcmi	0x00f0e92d
    1f88:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    1f8c:	strmi	r8, [r9], r2, lsl #22
    1f90:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    1f94:			; <UNDEFINED> instruction: 0xf8df3206
    1f98:			; <UNDEFINED> instruction: 0xf8df2bfc
    1f9c:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    1fa0:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    1fa4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1fa8:			; <UNDEFINED> instruction: 0xf04f931b
    1fac:	blls	a82bb4 <program_name@@Base+0xa6db10>
    1fb0:	blls	ae6bf0 <program_name@@Base+0xad1b4c>
    1fb4:	blls	a66c08 <program_name@@Base+0xa51b64>
    1fb8:	streq	pc, [r2], #-3
    1fbc:	tstls	r2, #44, 22	; 0xb000
    1fc0:	svc	0x00acf7fe
    1fc4:			; <UNDEFINED> instruction: 0xf3c39b29
    1fc8:	movwls	r0, #37696	; 0x9340
    1fcc:			; <UNDEFINED> instruction: 0xf1b8900f
    1fd0:	vmax.f32	d0, d1, d10
    1fd4:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    1fd8:	rsbseq	pc, r1, #24
    1fdc:	adceq	r0, r4, #-268435449	; 0xf0000007
    1fe0:	andseq	r0, lr, #536870921	; 0x20000009
    1fe4:	subseq	r0, r2, #-1879048189	; 0x90000003
    1fe8:	andeq	r0, fp, r4, ror #4
    1fec:	andeq	r0, fp, fp
    1ff0:	svceq	0x000af1b8
    1ff4:			; <UNDEFINED> instruction: 0xf8dfd00e
    1ff8:	strbmi	r0, [r1], -r4, lsr #23
    1ffc:			; <UNDEFINED> instruction: 0xf7ff4478
    2000:			; <UNDEFINED> instruction: 0x4641ff5b
    2004:			; <UNDEFINED> instruction: 0xf8df4603
    2008:	tstls	r3, #152, 22	; 0x26000
    200c:			; <UNDEFINED> instruction: 0xf7ff4478
    2010:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    2014:	bleq	3e158 <program_name@@Base+0x290b4>
    2018:			; <UNDEFINED> instruction: 0xf0002c00
    201c:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    2020:	strls	r2, [r8], #-1025	; 0xfffffbff
    2024:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    2028:			; <UNDEFINED> instruction: 0xf7fe5a10
    202c:	movwcs	lr, #4044	; 0xfcc
    2030:	stmib	sp, {r4, r8, r9, ip, pc}^
    2034:	tstls	r1, #671088640	; 0x28000000
    2038:	strcs	r9, [r0, -sp]
    203c:	movwcc	r9, #6918	; 0x1b06
    2040:	tsthi	r0, r0	; <UNPREDICTABLE>
    2044:	blne	ff768c64 <program_name@@Base+0xff753bc0>
    2048:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    204c:			; <UNDEFINED> instruction: 0xf0002d00
    2050:	blls	2a249c <program_name@@Base+0x28d3f8>
    2054:			; <UNDEFINED> instruction: 0xf1b89807
    2058:	svclt	0x000c0f02
    205c:			; <UNDEFINED> instruction: 0xf0032300
    2060:	ldrmi	r0, [lr], -r1, lsl #6
    2064:	movwls	r1, #51651	; 0xc9c3
    2068:			; <UNDEFINED> instruction: 0xf0002e00
    206c:	bls	362d04 <program_name@@Base+0x34dc60>
    2070:			; <UNDEFINED> instruction: 0xf0002a00
    2074:	blls	1a31d4 <program_name@@Base+0x18e130>
    2078:	bl	1cc884 <program_name@@Base+0x1b77e0>
    207c:	ldrmi	r0, [r1], -r2, lsl #8
    2080:	mvnscc	pc, #-1073741784	; 0xc0000028
    2084:			; <UNDEFINED> instruction: 0xf383fab3
    2088:	cmpne	r3, #323584	; 0x4f000
    208c:	movwcs	fp, #3992	; 0xf98
    2090:			; <UNDEFINED> instruction: 0xf7feb113
    2094:	mulls	r6, r8, pc	; <UNPREDICTABLE>
    2098:	addsmi	r9, ip, #6144	; 0x1800
    209c:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    20a0:	bne	43d908 <program_name@@Base+0x428864>
    20a4:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    20a8:	svc	0x0002f7fe
    20ac:			; <UNDEFINED> instruction: 0xf0402800
    20b0:	blls	263198 <program_name@@Base+0x24e0f4>
    20b4:			; <UNDEFINED> instruction: 0xf0402b00
    20b8:	blls	322bcc <program_name@@Base+0x30db28>
    20bc:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    20c0:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    20c4:			; <UNDEFINED> instruction: 0xf014e8df
    20c8:	cmneq	sp, r8, lsl r1
    20cc:	cmneq	sp, sp, ror r1
    20d0:	cmneq	sp, sp, ror r1
    20d4:	rsceq	r0, ip, #1073741855	; 0x4000001f
    20d8:	adceq	r0, fp, #224, 4
    20dc:	rscseq	r0, r5, #-536870898	; 0xe000000e
    20e0:	rscseq	r0, r1, #805306383	; 0x3000000f
    20e4:	cmneq	sp, sp, ror r1
    20e8:	cmneq	sp, sp, ror r1
    20ec:	cmneq	sp, sp, ror r1
    20f0:	cmneq	sp, sp, ror r1
    20f4:	cmneq	sp, sp, ror r1
    20f8:	cmneq	sp, sp, ror r1
    20fc:	cmneq	sp, sp, ror r1
    2100:	cmneq	sp, sp, ror r1
    2104:	cmneq	sp, sp, ror r1
    2108:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    210c:			; <UNDEFINED> instruction: 0x06d30179
    2110:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2114:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    2118:	cmneq	r9, r9, ror r1
    211c:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2120:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2124:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2128:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    212c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2130:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2134:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2138:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    213c:	cmneq	r9, pc, ror r0
    2140:	cmneq	r9, r9, ror r1
    2144:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    2148:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    214c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2150:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2154:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2158:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    215c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2160:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2164:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2168:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    216c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2170:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2174:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2178:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    217c:	cmneq	r9, pc, ror r0
    2180:	rsbseq	r0, pc, r7, asr #4
    2184:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2188:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    218c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2190:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2194:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2198:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    219c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    21a0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    21a4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    21a8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    21ac:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    21b0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    21b4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    21b8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    21bc:	eorseq	r0, r3, #127	; 0x7f
    21c0:	eorseq	r0, r3, #1073741854	; 0x4000001e
    21c4:			; <UNDEFINED> instruction: 0x463206d3
    21c8:	movwcs	r4, #1589	; 0x635
    21cc:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    21d0:			; <UNDEFINED> instruction: 0xf0002800
    21d4:	vshr.u64	q12, <illegal reg q2.5>, #60
    21d8:			; <UNDEFINED> instruction: 0xf0041147
    21dc:			; <UNDEFINED> instruction: 0xf850021f
    21e0:	blx	84626c <program_name@@Base+0x8311c8>
    21e4:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    21e8:	sbchi	pc, sl, r0, asr #2
    21ec:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    21f0:	blx	fece8a1c <program_name@@Base+0xfecd3978>
    21f4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    21f8:			; <UNDEFINED> instruction: 0xf0402a00
    21fc:	bls	2e3954 <program_name@@Base+0x2ce8b0>
    2200:	andeq	pc, r1, #130	; 0x82
    2204:	andsle	r4, r5, r3, lsl r0
    2208:	movwls	r4, #46553	; 0xb5d9
    220c:	eorcs	fp, r7, #132, 30	; 0x210
    2210:	andcs	pc, fp, sl, lsl #16
    2214:	andeq	pc, r1, #-1073741822	; 0xc0000002
    2218:	svclt	0x00844591
    221c:			; <UNDEFINED> instruction: 0xf80a2124
    2220:			; <UNDEFINED> instruction: 0xf10b1002
    2224:			; <UNDEFINED> instruction: 0xf10b0202
    2228:	ldrmi	r0, [r1, #2819]	; 0xb03
    222c:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    2230:	andne	pc, r2, sl, lsl #16
    2234:			; <UNDEFINED> instruction: 0xf10745d9
    2238:	svclt	0x00840701
    223c:			; <UNDEFINED> instruction: 0xf80a235c
    2240:			; <UNDEFINED> instruction: 0xf10b300b
    2244:	blls	204e50 <program_name@@Base+0x1efdac>
    2248:	svclt	0x003845cb
    224c:	andmi	pc, fp, sl, lsl #16
    2250:			; <UNDEFINED> instruction: 0xf10b2d00
    2254:	svclt	0x00080b01
    2258:	movwls	r2, #33536	; 0x8300
    225c:	movwcc	r9, #6918	; 0x1b06
    2260:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    2264:	vldrpl	d25, [sp, #28]
    2268:	svclt	0x00183d00
    226c:	cfstr32cs	mvfx2, [r0, #-4]
    2270:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    2274:	andeq	pc, r2, #168, 2	; 0x2a
    2278:	blx	feca86a4 <program_name@@Base+0xfec93600>
    227c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    2280:	movweq	lr, #6658	; 0x1a02
    2284:	svceq	0x0000f1bb
    2288:	movwcs	fp, #3864	; 0xf18
    228c:			; <UNDEFINED> instruction: 0xf0402b00
    2290:			; <UNDEFINED> instruction: 0xf08181d0
    2294:	andsmi	r0, sl, r1, lsl #6
    2298:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    229c:	blcs	28ee4 <program_name@@Base+0x13e40>
    22a0:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    22a4:	blcs	28ecc <program_name@@Base+0x13e28>
    22a8:	ldrhi	pc, [r4], r0, asr #32
    22ac:	bls	428ef8 <program_name@@Base+0x413e54>
    22b0:	svclt	0x00183b00
    22b4:			; <UNDEFINED> instruction: 0xf1b92301
    22b8:	svclt	0x00180f00
    22bc:	blcs	aec4 <version_etc_copyright@@Base+0x62a0>
    22c0:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    22c4:			; <UNDEFINED> instruction: 0xf8dd9a11
    22c8:	tstcs	r1, r4, asr #32
    22cc:	andscc	lr, r0, #3358720	; 0x334000
    22d0:			; <UNDEFINED> instruction: 0xf88a2327
    22d4:	andcs	r3, r0, #0
    22d8:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22dc:			; <UNDEFINED> instruction: 0xf04f468b
    22e0:	tstls	sp, r2, lsl #16
    22e4:	andls	r4, r9, #2063597568	; 0x7b000000
    22e8:	bcc	43db10 <program_name@@Base+0x428a6c>
    22ec:	blls	27bd88 <program_name@@Base+0x266ce4>
    22f0:			; <UNDEFINED> instruction: 0xf0402b00
    22f4:	ldrmi	r8, [lr], -r7, ror #12
    22f8:	andeq	pc, r2, #168, 2	; 0x2a
    22fc:	blx	feca8f30 <program_name@@Base+0xfec93e8c>
    2300:			; <UNDEFINED> instruction: 0xf083f282
    2304:	ldmdbeq	r2, {r0, r8, r9}^
    2308:			; <UNDEFINED> instruction: 0xf0004013
    230c:	ldrbmi	r8, [r9, #1360]	; 0x550
    2310:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    2314:	andne	pc, fp, sl, lsl #16
    2318:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    231c:	svclt	0x00844589
    2320:			; <UNDEFINED> instruction: 0xf80a2024
    2324:			; <UNDEFINED> instruction: 0xf10b0001
    2328:	strmi	r0, [r9, #258]	; 0x102
    232c:	eorcs	fp, r7, r4, lsl #31
    2330:	andeq	pc, r1, sl, lsl #16
    2334:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    2338:	vrshl.s8	d20, d9, d16
    233c:	pkhtbmi	r8, fp, r2, asr #10
    2340:	movwls	r4, #46681	; 0xb659
    2344:			; <UNDEFINED> instruction: 0xf80a235c
    2348:			; <UNDEFINED> instruction: 0xf1b8300b
    234c:			; <UNDEFINED> instruction: 0xf10b0f02
    2350:			; <UNDEFINED> instruction: 0xf0000b01
    2354:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    2358:	addmi	r1, r3, #31488	; 0x7b00
    235c:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    2360:	blcc	c19674 <program_name@@Base+0xc045d0>
    2364:	vqdmulh.s<illegal width 8>	d18, d0, d9
    2368:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    236c:			; <UNDEFINED> instruction: 0xf0839b0a
    2370:	tstmi	sl, #67108864	; 0x4000000
    2374:	svclt	0x0008462b
    2378:			; <UNDEFINED> instruction: 0xf43f4615
    237c:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    2380:			; <UNDEFINED> instruction: 0xf47f2e00
    2384:	bls	2ee058 <program_name@@Base+0x2d8fb4>
    2388:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    238c:	andsmi	r3, r3, r1, lsl #14
    2390:	blcs	2ef04 <program_name@@Base+0x19e60>
    2394:	svcge	0x0057f43f
    2398:	svclt	0x008445d9
    239c:			; <UNDEFINED> instruction: 0xf80a2327
    23a0:			; <UNDEFINED> instruction: 0xf10b300b
    23a4:			; <UNDEFINED> instruction: 0xf10b0301
    23a8:	ldrmi	r0, [r9, #2818]	; 0xb02
    23ac:	eorcs	fp, r7, #132, 30	; 0x210
    23b0:	andcs	pc, r3, sl, lsl #16
    23b4:	movwls	r2, #45824	; 0xb300
    23b8:	ldrtmi	lr, [r2], -r5, asr #14
    23bc:	str	r2, [r3, -r0, lsl #12]
    23c0:	blls	3cbbc8 <program_name@@Base+0x3b6b24>
    23c4:			; <UNDEFINED> instruction: 0xf0402b01
    23c8:			; <UNDEFINED> instruction: 0xf7fe83fb
    23cc:	eorlt	lr, r3, #240, 26	; 0x3c00
    23d0:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    23d4:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    23d8:	orrmi	pc, r0, #50331648	; 0x3000000
    23dc:	blls	28cfe4 <program_name@@Base+0x277f40>
    23e0:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    23e4:	andeq	pc, r1, #3
    23e8:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    23ec:	bcs	abf4 <version_etc_copyright@@Base+0x5fd0>
    23f0:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    23f4:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    23f8:			; <UNDEFINED> instruction: 0xf383fab3
    23fc:	bls	284970 <program_name@@Base+0x26f8cc>
    2400:	andeq	pc, r1, #130	; 0x82
    2404:			; <UNDEFINED> instruction: 0xf43f4313
    2408:	blls	26df98 <program_name@@Base+0x258ef4>
    240c:			; <UNDEFINED> instruction: 0xf0002b00
    2410:	movwcs	r8, #187	; 0xbb
    2414:	stccs	6, cr14, [r0], {219}	; 0xdb
    2418:	ldrbthi	pc, [pc], #64	; 2420 <__assert_fail@plt+0x137c>	; <UNPREDICTABLE>
    241c:	movwls	r2, #41729	; 0xa301
    2420:	svceq	0x0000f1b9
    2424:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    2428:			; <UNDEFINED> instruction: 0x377cf8df
    242c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2430:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2434:			; <UNDEFINED> instruction: 0xf8cd447b
    2438:			; <UNDEFINED> instruction: 0xf8cd902c
    243c:	cdp	0, 0, cr9, cr8, cr4, {1}
    2440:	movwcs	r3, #6672	; 0x1a10
    2444:	movwls	r4, #34459	; 0x869b
    2448:	ldrb	r9, [r6, #781]!	; 0x30d
    244c:			; <UNDEFINED> instruction: 0xf0402c00
    2450:			; <UNDEFINED> instruction: 0xf1b98587
    2454:			; <UNDEFINED> instruction: 0xf0000f00
    2458:	movwcs	r8, #5325	; 0x14cd
    245c:	ldrmi	r9, [fp], r8, lsl #6
    2460:	movwmi	lr, #39373	; 0x99cd
    2464:			; <UNDEFINED> instruction: 0x2322930d
    2468:	andcc	pc, r0, sl, lsl #17
    246c:			; <UNDEFINED> instruction: 0x373cf8df
    2470:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    2474:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    2478:	bcc	43dca0 <program_name@@Base+0x428bfc>
    247c:	movwcs	lr, #5597	; 0x15dd
    2480:	stmib	sp, {r3, r8, r9, ip, pc}^
    2484:	andcs	r3, r0, #603979776	; 0x24000000
    2488:	ldrmi	r9, [r3], sp, lsl #6
    248c:			; <UNDEFINED> instruction: 0x3720f8df
    2490:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2494:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    2498:	andsls	r9, r1, #-1342177280	; 0xb0000000
    249c:	bcc	43dcc4 <program_name@@Base+0x428c20>
    24a0:	movwcs	lr, #1483	; 0x5cb
    24a4:	cdp	2, 0, cr2, cr8, cr1, {0}
    24a8:			; <UNDEFINED> instruction: 0x469b3a10
    24ac:	tstls	r0, #8, 4	; 0x80000000
    24b0:	movwcs	lr, #43469	; 0xa9cd
    24b4:	movwls	r9, #37649	; 0x9311
    24b8:	ldr	r9, [lr, #781]!	; 0x30d
    24bc:	strbmi	r2, [r3], r0, lsl #6
    24c0:	bcc	43dce8 <program_name@@Base+0x428c44>
    24c4:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    24c8:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    24cc:	movwcs	r3, #4873	; 0x1309
    24d0:	eorshi	pc, r4, sp, asr #17
    24d4:	ldr	r9, [r0, #776]!	; 0x308
    24d8:	tstls	r0, #0, 6
    24dc:	movwls	r4, #46747	; 0xb69b
    24e0:	andcs	r9, r1, #1140850688	; 0x44000000
    24e4:			; <UNDEFINED> instruction: 0xf8df930a
    24e8:			; <UNDEFINED> instruction: 0xf8cd36cc
    24ec:			; <UNDEFINED> instruction: 0xf04f8034
    24f0:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    24f4:	andls	r9, r9, #8, 4	; 0x80000000
    24f8:	bcc	43dd20 <program_name@@Base+0x428c7c>
    24fc:	movwcs	lr, #5533	; 0x159d
    2500:	stmib	sp, {r3, r8, r9, ip, pc}^
    2504:	andcs	r3, r0, #603979776	; 0x24000000
    2508:	ldrmi	r9, [r3], sp, lsl #6
    250c:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    2510:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2514:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    2518:	andsls	r9, r1, #-1342177280	; 0xb0000000
    251c:	bcc	43dd44 <program_name@@Base+0x428ca0>
    2520:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    2524:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    2528:	ldrb	r9, [r9, -sl, lsl #8]!
    252c:	blls	18bd34 <program_name@@Base+0x176c90>
    2530:			; <UNDEFINED> instruction: 0xf0003301
    2534:	blls	1a31c0 <program_name@@Base+0x18e11c>
    2538:	svclt	0x00181e5a
    253c:			; <UNDEFINED> instruction: 0xf1a82201
    2540:	blx	fecc3150 <program_name@@Base+0xfecae0ac>
    2544:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2548:	svccs	0x0000b912
    254c:	bichi	pc, r2, r0
    2550:	ldrb	r2, [r4, -r0, lsl #10]
    2554:			; <UNDEFINED> instruction: 0xf1b82600
    2558:			; <UNDEFINED> instruction: 0xf0000f02
    255c:	ldmib	sp, {r2, r8, r9, pc}^
    2560:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    2564:	bls	3525b8 <program_name@@Base+0x33d514>
    2568:	svclt	0x00082a00
    256c:	strtmi	r2, [r2], -r0, lsl #6
    2570:			; <UNDEFINED> instruction: 0xf0402b00
    2574:	blls	2a316c <program_name@@Base+0x28e0c8>
    2578:			; <UNDEFINED> instruction: 0xf0402b00
    257c:	blls	263718 <program_name@@Base+0x24e674>
    2580:	blcs	b988 <version_etc_copyright@@Base+0x6d64>
    2584:	svcge	0x0045f47f
    2588:	ldrbt	r9, [r9], r9, lsl #22
    258c:			; <UNDEFINED> instruction: 0xf1b82600
    2590:			; <UNDEFINED> instruction: 0xf0000f02
    2594:			; <UNDEFINED> instruction: 0xf1b882f7
    2598:	tstle	ip, r5, lsl #30
    259c:			; <UNDEFINED> instruction: 0xf0139b29
    25a0:	andle	r0, r9, r4, lsl #6
    25a4:	vldmiane	fp!, {s18-s23}
    25a8:	andle	r4, r4, #805306377	; 0x30000009
    25ac:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    25b0:			; <UNDEFINED> instruction: 0xf0002c3f
    25b4:	movwcs	r8, #1147	; 0x47b
    25b8:			; <UNDEFINED> instruction: 0x461d243f
    25bc:			; <UNDEFINED> instruction: 0x2600e71f
    25c0:	svceq	0x0002f1b8
    25c4:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    25c8:	strtcs	r2, [r7], #-768	; 0xfffffd00
    25cc:	svcge	0x0017f47f
    25d0:	bllt	fe0e91fc <program_name@@Base+0xfe0d4158>
    25d4:	blx	fece9220 <program_name@@Base+0xfecd417c>
    25d8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    25dc:	svceq	0x0000f1b9
    25e0:	movwcs	fp, #3848	; 0xf08
    25e4:			; <UNDEFINED> instruction: 0xf0402b00
    25e8:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    25ec:			; <UNDEFINED> instruction: 0x2327bf84
    25f0:	andcc	pc, fp, sl, lsl #16
    25f4:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    25f8:	svclt	0x00844599
    25fc:			; <UNDEFINED> instruction: 0xf80a225c
    2600:			; <UNDEFINED> instruction: 0xf10b2003
    2604:	ldrmi	r0, [r9, #770]	; 0x302
    2608:	eorcs	sp, r7, #32768	; 0x8000
    260c:	andcs	pc, r3, sl, lsl #16
    2610:			; <UNDEFINED> instruction: 0xf10b2300
    2614:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    2618:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    261c:	rsbscs	lr, r4, #176, 12	; 0xb000000
    2620:			; <UNDEFINED> instruction: 0xf1b89b09
    2624:	svclt	0x00140f02
    2628:			; <UNDEFINED> instruction: 0xf0032300
    262c:	blcs	3238 <__assert_fail@plt+0x2194>
    2630:			; <UNDEFINED> instruction: 0xf04fd0a1
    2634:	blls	284644 <program_name@@Base+0x26f5a0>
    2638:	svclt	0x00182b00
    263c:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2640:			; <UNDEFINED> instruction: 0x46499a12
    2644:	ldrbmi	r9, [r0], -r9, lsr #22
    2648:			; <UNDEFINED> instruction: 0xf8cd2400
    264c:	andls	r8, r4, #0
    2650:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    2654:	movwls	r9, #6675	; 0x1a13
    2658:	andls	r9, r3, #33554432	; 0x2000000
    265c:	bls	1e927c <program_name@@Base+0x1d41d8>
    2660:	ldc2	7, cr15, [r0], {255}	; 0xff
    2664:			; <UNDEFINED> instruction: 0xf8df4683
    2668:			; <UNDEFINED> instruction: 0xf8df2554
    266c:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    2670:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2674:	subsmi	r9, sl, fp, lsl fp
    2678:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    267c:	andslt	r4, sp, r8, asr r6
    2680:	blhi	bd97c <program_name@@Base+0xa88d8>
    2684:	svchi	0x00f0e8bd
    2688:			; <UNDEFINED> instruction: 0xf1a82462
    268c:	bls	24329c <program_name@@Base+0x22e1f8>
    2690:			; <UNDEFINED> instruction: 0xf383fab3
    2694:	bcs	4c08 <quoting_style_vals@@Base+0x2f4>
    2698:	orrhi	pc, r5, #64	; 0x40
    269c:	strb	r4, [r9, #1557]	; 0x615
    26a0:	ldrb	r2, [r2, r1, ror #8]!
    26a4:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    26a8:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    26ac:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    26b0:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    26b4:	blls	1fc438 <program_name@@Base+0x1e7394>
    26b8:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    26bc:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    26c0:			; <UNDEFINED> instruction: 0xf853a302
    26c4:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    26c8:	svclt	0x00004718
    26cc:	andeq	r0, r0, pc, lsl r2
    26d0:			; <UNDEFINED> instruction: 0xfffffcf7
    26d4:			; <UNDEFINED> instruction: 0xfffffcf7
    26d8:			; <UNDEFINED> instruction: 0xfffffcf7
    26dc:			; <UNDEFINED> instruction: 0xfffffcf7
    26e0:			; <UNDEFINED> instruction: 0xfffffcf7
    26e4:			; <UNDEFINED> instruction: 0xfffffcf7
    26e8:	andeq	r0, r0, r3, asr r2
    26ec:	andeq	r0, r0, r7, asr #4
    26f0:			; <UNDEFINED> instruction: 0xffffff53
    26f4:	andeq	r0, r0, pc, asr #4
    26f8:			; <UNDEFINED> instruction: 0xffffffe7
    26fc:	andeq	r0, r0, r7, lsr r2
    2700:	andeq	r0, r0, fp, asr #4
    2704:			; <UNDEFINED> instruction: 0xfffffcf7
    2708:			; <UNDEFINED> instruction: 0xfffffcf7
    270c:			; <UNDEFINED> instruction: 0xfffffcf7
    2710:			; <UNDEFINED> instruction: 0xfffffcf7
    2714:			; <UNDEFINED> instruction: 0xfffffcf7
    2718:			; <UNDEFINED> instruction: 0xfffffcf7
    271c:			; <UNDEFINED> instruction: 0xfffffcf7
    2720:			; <UNDEFINED> instruction: 0xfffffcf7
    2724:			; <UNDEFINED> instruction: 0xfffffcf7
    2728:			; <UNDEFINED> instruction: 0xfffffcf7
    272c:			; <UNDEFINED> instruction: 0xfffffcf7
    2730:			; <UNDEFINED> instruction: 0xfffffcf7
    2734:			; <UNDEFINED> instruction: 0xfffffcf7
    2738:			; <UNDEFINED> instruction: 0xfffffcf7
    273c:			; <UNDEFINED> instruction: 0xfffffcf7
    2740:			; <UNDEFINED> instruction: 0xfffffcf7
    2744:			; <UNDEFINED> instruction: 0xfffffcf7
    2748:			; <UNDEFINED> instruction: 0xfffffcf7
    274c:	andeq	r0, r0, fp, lsr r2
    2750:	strdeq	r0, [r0], -sp
    2754:	strdeq	r0, [r0], -sp
    2758:	andeq	r0, r0, r3, lsl r2
    275c:	strdeq	r0, [r0], -sp
    2760:			; <UNDEFINED> instruction: 0xfffffd29
    2764:	strdeq	r0, [r0], -sp
    2768:			; <UNDEFINED> instruction: 0xfffffef5
    276c:	strdeq	r0, [r0], -sp
    2770:	strdeq	r0, [r0], -sp
    2774:	strdeq	r0, [r0], -sp
    2778:			; <UNDEFINED> instruction: 0xfffffd29
    277c:			; <UNDEFINED> instruction: 0xfffffd29
    2780:			; <UNDEFINED> instruction: 0xfffffd29
    2784:			; <UNDEFINED> instruction: 0xfffffd29
    2788:			; <UNDEFINED> instruction: 0xfffffd29
    278c:			; <UNDEFINED> instruction: 0xfffffd29
    2790:			; <UNDEFINED> instruction: 0xfffffd29
    2794:			; <UNDEFINED> instruction: 0xfffffd29
    2798:			; <UNDEFINED> instruction: 0xfffffd29
    279c:			; <UNDEFINED> instruction: 0xfffffd29
    27a0:			; <UNDEFINED> instruction: 0xfffffd29
    27a4:			; <UNDEFINED> instruction: 0xfffffd29
    27a8:			; <UNDEFINED> instruction: 0xfffffd29
    27ac:			; <UNDEFINED> instruction: 0xfffffd29
    27b0:			; <UNDEFINED> instruction: 0xfffffd29
    27b4:			; <UNDEFINED> instruction: 0xfffffd29
    27b8:	strdeq	r0, [r0], -sp
    27bc:	strdeq	r0, [r0], -sp
    27c0:	strdeq	r0, [r0], -sp
    27c4:	strdeq	r0, [r0], -sp
    27c8:			; <UNDEFINED> instruction: 0xfffffec3
    27cc:			; <UNDEFINED> instruction: 0xfffffcf7
    27d0:			; <UNDEFINED> instruction: 0xfffffd29
    27d4:			; <UNDEFINED> instruction: 0xfffffd29
    27d8:			; <UNDEFINED> instruction: 0xfffffd29
    27dc:			; <UNDEFINED> instruction: 0xfffffd29
    27e0:			; <UNDEFINED> instruction: 0xfffffd29
    27e4:			; <UNDEFINED> instruction: 0xfffffd29
    27e8:			; <UNDEFINED> instruction: 0xfffffd29
    27ec:			; <UNDEFINED> instruction: 0xfffffd29
    27f0:			; <UNDEFINED> instruction: 0xfffffd29
    27f4:			; <UNDEFINED> instruction: 0xfffffd29
    27f8:			; <UNDEFINED> instruction: 0xfffffd29
    27fc:			; <UNDEFINED> instruction: 0xfffffd29
    2800:			; <UNDEFINED> instruction: 0xfffffd29
    2804:			; <UNDEFINED> instruction: 0xfffffd29
    2808:			; <UNDEFINED> instruction: 0xfffffd29
    280c:			; <UNDEFINED> instruction: 0xfffffd29
    2810:			; <UNDEFINED> instruction: 0xfffffd29
    2814:			; <UNDEFINED> instruction: 0xfffffd29
    2818:			; <UNDEFINED> instruction: 0xfffffd29
    281c:			; <UNDEFINED> instruction: 0xfffffd29
    2820:			; <UNDEFINED> instruction: 0xfffffd29
    2824:			; <UNDEFINED> instruction: 0xfffffd29
    2828:			; <UNDEFINED> instruction: 0xfffffd29
    282c:			; <UNDEFINED> instruction: 0xfffffd29
    2830:			; <UNDEFINED> instruction: 0xfffffd29
    2834:			; <UNDEFINED> instruction: 0xfffffd29
    2838:	strdeq	r0, [r0], -sp
    283c:			; <UNDEFINED> instruction: 0xfffffe8b
    2840:			; <UNDEFINED> instruction: 0xfffffd29
    2844:	strdeq	r0, [r0], -sp
    2848:			; <UNDEFINED> instruction: 0xfffffd29
    284c:	strdeq	r0, [r0], -sp
    2850:			; <UNDEFINED> instruction: 0xfffffd29
    2854:			; <UNDEFINED> instruction: 0xfffffd29
    2858:			; <UNDEFINED> instruction: 0xfffffd29
    285c:			; <UNDEFINED> instruction: 0xfffffd29
    2860:			; <UNDEFINED> instruction: 0xfffffd29
    2864:			; <UNDEFINED> instruction: 0xfffffd29
    2868:			; <UNDEFINED> instruction: 0xfffffd29
    286c:			; <UNDEFINED> instruction: 0xfffffd29
    2870:			; <UNDEFINED> instruction: 0xfffffd29
    2874:			; <UNDEFINED> instruction: 0xfffffd29
    2878:			; <UNDEFINED> instruction: 0xfffffd29
    287c:			; <UNDEFINED> instruction: 0xfffffd29
    2880:			; <UNDEFINED> instruction: 0xfffffd29
    2884:			; <UNDEFINED> instruction: 0xfffffd29
    2888:			; <UNDEFINED> instruction: 0xfffffd29
    288c:			; <UNDEFINED> instruction: 0xfffffd29
    2890:			; <UNDEFINED> instruction: 0xfffffd29
    2894:			; <UNDEFINED> instruction: 0xfffffd29
    2898:			; <UNDEFINED> instruction: 0xfffffd29
    289c:			; <UNDEFINED> instruction: 0xfffffd29
    28a0:			; <UNDEFINED> instruction: 0xfffffd29
    28a4:			; <UNDEFINED> instruction: 0xfffffd29
    28a8:			; <UNDEFINED> instruction: 0xfffffd29
    28ac:			; <UNDEFINED> instruction: 0xfffffd29
    28b0:			; <UNDEFINED> instruction: 0xfffffd29
    28b4:			; <UNDEFINED> instruction: 0xfffffd29
    28b8:			; <UNDEFINED> instruction: 0xfffffe63
    28bc:	strdeq	r0, [r0], -sp
    28c0:			; <UNDEFINED> instruction: 0xfffffe63
    28c4:	andeq	r0, r0, r3, lsl r2
    28c8:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    28cc:	blx	feccbcd4 <program_name@@Base+0xfecb6c30>
    28d0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    28d4:	andsmi	r9, sl, #36864	; 0x9000
    28d8:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    28dc:			; <UNDEFINED> instruction: 0xf1a8e6a9
    28e0:	blx	fecc34f0 <program_name@@Base+0xfecae44c>
    28e4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    28e8:	blls	2bc1ac <program_name@@Base+0x2a7108>
    28ec:			; <UNDEFINED> instruction: 0xf47f2b00
    28f0:	blls	a6dcf0 <program_name@@Base+0xa58c4c>
    28f4:	svclt	0x004807d9
    28f8:			; <UNDEFINED> instruction: 0xf53f3701
    28fc:	vmovls.32	d26[0], sl
    2900:	rsbcs	lr, r6, #63963136	; 0x3d00000
    2904:			; <UNDEFINED> instruction: 0xf1a8e637
    2908:	blx	fecc3518 <program_name@@Base+0xfecae474>
    290c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2910:	rsbcs	lr, r2, #224, 14	; 0x3800000
    2914:	rsbscs	lr, r2, #49283072	; 0x2f00000
    2918:	rsbcs	lr, lr, #136314880	; 0x8200000
    291c:	rsbcs	lr, r1, #128, 12	; 0x8000000
    2920:	blls	33c1cc <program_name@@Base+0x327128>
    2924:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    2928:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    292c:			; <UNDEFINED> instruction: 0xf853a302
    2930:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    2934:	svclt	0x00004718
    2938:			; <UNDEFINED> instruction: 0xfffff9b7
    293c:			; <UNDEFINED> instruction: 0xfffffa89
    2940:			; <UNDEFINED> instruction: 0xfffffa89
    2944:			; <UNDEFINED> instruction: 0xfffffa89
    2948:			; <UNDEFINED> instruction: 0xfffffa89
    294c:			; <UNDEFINED> instruction: 0xfffffa89
    2950:			; <UNDEFINED> instruction: 0xfffffa89
    2954:			; <UNDEFINED> instruction: 0xfffffd69
    2958:			; <UNDEFINED> instruction: 0xfffffd51
    295c:	andeq	r0, r0, r9, lsr #4
    2960:			; <UNDEFINED> instruction: 0xfffffd6d
    2964:	andeq	r0, r0, r3, lsr #4
    2968:			; <UNDEFINED> instruction: 0xfffffd77
    296c:			; <UNDEFINED> instruction: 0xfffffd73
    2970:			; <UNDEFINED> instruction: 0xfffffa89
    2974:			; <UNDEFINED> instruction: 0xfffffa89
    2978:			; <UNDEFINED> instruction: 0xfffffa89
    297c:			; <UNDEFINED> instruction: 0xfffffa89
    2980:			; <UNDEFINED> instruction: 0xfffffa89
    2984:			; <UNDEFINED> instruction: 0xfffffa89
    2988:			; <UNDEFINED> instruction: 0xfffffa89
    298c:			; <UNDEFINED> instruction: 0xfffffa89
    2990:			; <UNDEFINED> instruction: 0xfffffa89
    2994:			; <UNDEFINED> instruction: 0xfffffa89
    2998:			; <UNDEFINED> instruction: 0xfffffa89
    299c:			; <UNDEFINED> instruction: 0xfffffa89
    29a0:			; <UNDEFINED> instruction: 0xfffffa89
    29a4:			; <UNDEFINED> instruction: 0xfffffa89
    29a8:			; <UNDEFINED> instruction: 0xfffffa89
    29ac:			; <UNDEFINED> instruction: 0xfffffa89
    29b0:			; <UNDEFINED> instruction: 0xfffffa89
    29b4:			; <UNDEFINED> instruction: 0xfffffa89
    29b8:	andeq	r0, r0, r7, lsl r2
    29bc:	andeq	r0, r0, r3, lsl #4
    29c0:	andeq	r0, r0, r3, lsl #4
    29c4:	andeq	r0, r0, r7, lsl #4
    29c8:	andeq	r0, r0, r3, lsl #4
    29cc:	strdeq	r0, [r0], -sp
    29d0:	andeq	r0, r0, r3, lsl #4
    29d4:			; <UNDEFINED> instruction: 0xfffffc87
    29d8:	andeq	r0, r0, r3, lsl #4
    29dc:	andeq	r0, r0, r3, lsl #4
    29e0:	andeq	r0, r0, r3, lsl #4
    29e4:	strdeq	r0, [r0], -sp
    29e8:	strdeq	r0, [r0], -sp
    29ec:	strdeq	r0, [r0], -sp
    29f0:	strdeq	r0, [r0], -sp
    29f4:	strdeq	r0, [r0], -sp
    29f8:	strdeq	r0, [r0], -sp
    29fc:	strdeq	r0, [r0], -sp
    2a00:	strdeq	r0, [r0], -sp
    2a04:	strdeq	r0, [r0], -sp
    2a08:	strdeq	r0, [r0], -sp
    2a0c:	strdeq	r0, [r0], -sp
    2a10:	strdeq	r0, [r0], -sp
    2a14:	strdeq	r0, [r0], -sp
    2a18:	strdeq	r0, [r0], -sp
    2a1c:	strdeq	r0, [r0], -sp
    2a20:	strdeq	r0, [r0], -sp
    2a24:	andeq	r0, r0, r3, lsl #4
    2a28:	andeq	r0, r0, r3, lsl #4
    2a2c:	andeq	r0, r0, r3, lsl #4
    2a30:	andeq	r0, r0, r3, lsl #4
    2a34:			; <UNDEFINED> instruction: 0xfffffc55
    2a38:			; <UNDEFINED> instruction: 0xfffffa89
    2a3c:	strdeq	r0, [r0], -sp
    2a40:	strdeq	r0, [r0], -sp
    2a44:	strdeq	r0, [r0], -sp
    2a48:	strdeq	r0, [r0], -sp
    2a4c:	strdeq	r0, [r0], -sp
    2a50:	strdeq	r0, [r0], -sp
    2a54:	strdeq	r0, [r0], -sp
    2a58:	strdeq	r0, [r0], -sp
    2a5c:	strdeq	r0, [r0], -sp
    2a60:	strdeq	r0, [r0], -sp
    2a64:	strdeq	r0, [r0], -sp
    2a68:	strdeq	r0, [r0], -sp
    2a6c:	strdeq	r0, [r0], -sp
    2a70:	strdeq	r0, [r0], -sp
    2a74:	strdeq	r0, [r0], -sp
    2a78:	strdeq	r0, [r0], -sp
    2a7c:	strdeq	r0, [r0], -sp
    2a80:	strdeq	r0, [r0], -sp
    2a84:	strdeq	r0, [r0], -sp
    2a88:	strdeq	r0, [r0], -sp
    2a8c:	strdeq	r0, [r0], -sp
    2a90:	strdeq	r0, [r0], -sp
    2a94:	strdeq	r0, [r0], -sp
    2a98:	strdeq	r0, [r0], -sp
    2a9c:	strdeq	r0, [r0], -sp
    2aa0:	strdeq	r0, [r0], -sp
    2aa4:	andeq	r0, r0, r3, lsl #4
    2aa8:			; <UNDEFINED> instruction: 0xfffffc1d
    2aac:	strdeq	r0, [r0], -sp
    2ab0:	andeq	r0, r0, r3, lsl #4
    2ab4:	strdeq	r0, [r0], -sp
    2ab8:	andeq	r0, r0, r3, lsl #4
    2abc:	strdeq	r0, [r0], -sp
    2ac0:	strdeq	r0, [r0], -sp
    2ac4:	strdeq	r0, [r0], -sp
    2ac8:	strdeq	r0, [r0], -sp
    2acc:	strdeq	r0, [r0], -sp
    2ad0:	strdeq	r0, [r0], -sp
    2ad4:	strdeq	r0, [r0], -sp
    2ad8:	strdeq	r0, [r0], -sp
    2adc:	strdeq	r0, [r0], -sp
    2ae0:	strdeq	r0, [r0], -sp
    2ae4:	strdeq	r0, [r0], -sp
    2ae8:	strdeq	r0, [r0], -sp
    2aec:	strdeq	r0, [r0], -sp
    2af0:	strdeq	r0, [r0], -sp
    2af4:	strdeq	r0, [r0], -sp
    2af8:	strdeq	r0, [r0], -sp
    2afc:	strdeq	r0, [r0], -sp
    2b00:	strdeq	r0, [r0], -sp
    2b04:	strdeq	r0, [r0], -sp
    2b08:	strdeq	r0, [r0], -sp
    2b0c:	strdeq	r0, [r0], -sp
    2b10:	strdeq	r0, [r0], -sp
    2b14:	strdeq	r0, [r0], -sp
    2b18:	strdeq	r0, [r0], -sp
    2b1c:	strdeq	r0, [r0], -sp
    2b20:	strdeq	r0, [r0], -sp
    2b24:			; <UNDEFINED> instruction: 0xfffffbf5
    2b28:	andeq	r0, r0, r3, lsl #4
    2b2c:			; <UNDEFINED> instruction: 0xfffffbf5
    2b30:	andeq	r0, r0, r7, lsl #4
    2b34:			; <UNDEFINED> instruction: 0xf7ff2200
    2b38:	andcs	fp, r0, #72704	; 0x11c00
    2b3c:	andcs	lr, r0, #1040187392	; 0x3e000000
    2b40:			; <UNDEFINED> instruction: 0xf0402f00
    2b44:	ldrtmi	r8, [r5], -fp, lsr #2
    2b48:			; <UNDEFINED> instruction: 0x4616463b
    2b4c:	andcs	lr, r0, #1459617792	; 0x57000000
    2b50:	movwcs	r4, #1589	; 0x635
    2b54:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    2b58:			; <UNDEFINED> instruction: 0x2600e451
    2b5c:	str	r2, [sl, #-630]	; 0xfffffd8a
    2b60:	rsbscs	r2, r4, #0, 12
    2b64:	blls	27c0dc <program_name@@Base+0x267038>
    2b68:			; <UNDEFINED> instruction: 0xf47f2b00
    2b6c:	blls	2ee104 <program_name@@Base+0x2d9060>
    2b70:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    2b74:	str	r2, [ip], #-1116	; 0xfffffba4
    2b78:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    2b7c:	svclt	0x00183a00
    2b80:	ldrb	r2, [ip], #513	; 0x201
    2b84:	blcs	297b0 <program_name@@Base+0x1470c>
    2b88:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    2b8c:	ldrtcs	r4, [pc], #-1565	; 2b94 <__assert_fail@plt+0x1af0>
    2b90:	bllt	ffdc0b94 <program_name@@Base+0xffdabaf0>
    2b94:	andeq	r2, r1, r2, lsr pc
    2b98:	andeq	r0, r0, r8, ror #1
    2b9c:	andeq	r2, r0, r8, lsr #17
    2ba0:	muleq	r0, r4, r8
    2ba4:			; <UNDEFINED> instruction: 0x000025bc
    2ba8:	andeq	r2, r0, ip, ror #8
    2bac:	andeq	r2, r0, sl, lsl r4
    2bb0:	strdeq	r2, [r0], -r6
    2bb4:	andeq	r2, r0, lr, lsr #7
    2bb8:	andeq	r2, r0, sl, lsl #7
    2bbc:	andeq	r2, r1, r2, ror #16
    2bc0:	andcs	sl, r0, #25600	; 0x6400
    2bc4:	andscs	lr, r9, #3358720	; 0x334000
    2bc8:	bcc	fe43e3f0 <program_name@@Base+0xfe42934c>
    2bcc:	movwcc	r9, #6918	; 0x1b06
    2bd0:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    2bd4:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bd8:			; <UNDEFINED> instruction: 0xf8cd9006
    2bdc:	blge	62ed54 <program_name@@Base+0x619cb0>
    2be0:	blt	fe43e448 <program_name@@Base+0xfe4293a4>
    2be4:	stmib	sp, {r9, sp}^
    2be8:			; <UNDEFINED> instruction: 0x46164615
    2bec:	subsls	pc, r0, sp, asr #17
    2bf0:	bls	19465c <program_name@@Base+0x17f5b8>
    2bf4:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    2bf8:	blne	49456c <program_name@@Base+0x47f4c8>
    2bfc:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    2c00:	blx	113ec0c <program_name@@Base+0x1129b68>
    2c04:	bicslt	r4, r8, r1, lsl #12
    2c08:			; <UNDEFINED> instruction: 0xf0001c43
    2c0c:	stfned	f0, [r8], {70}	; 0x46
    2c10:	orrhi	pc, sp, r0
    2c14:			; <UNDEFINED> instruction: 0xf1b89b09
    2c18:	svclt	0x00140f02
    2c1c:			; <UNDEFINED> instruction: 0xf0032300
    2c20:	blcs	382c <__assert_fail@plt+0x2788>
    2c24:	addshi	pc, r2, r0, asr #32
    2c28:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    2c2c:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c30:	ldrbmi	r2, [r8], -r0, lsl #16
    2c34:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    2c38:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c3c:	sbcsle	r2, r8, r0, lsl #16
    2c40:			; <UNDEFINED> instruction: 0xf0859b0a
    2c44:	ldrtmi	r0, [r1], -r1, lsl #4
    2c48:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    2c4c:	andsmi	r6, sl, r6, lsl fp
    2c50:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2c54:			; <UNDEFINED> instruction: 0xf67f2901
    2c58:	strmi	sl, [fp], -sl, asr #23
    2c5c:			; <UNDEFINED> instruction: 0xf8dd443b
    2c60:	andcs	lr, r0, r0, lsr r0
    2c64:	ldrmi	r9, [r9], -ip, lsl #10
    2c68:			; <UNDEFINED> instruction: 0xf04f9d0b
    2c6c:	bcs	5d10 <version_etc_copyright@@Base+0x10ec>
    2c70:			; <UNDEFINED> instruction: 0xf1a8d04c
    2c74:	stmdals	r9, {r1, r8, r9}
    2c78:			; <UNDEFINED> instruction: 0xf383fab3
    2c7c:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    2c80:	adchi	pc, r2, r0, asr #32
    2c84:	andeq	pc, r1, r5, lsl #1
    2c88:	andsle	r4, r3, r3
    2c8c:	andeq	pc, r1, fp, lsl #2
    2c90:	svclt	0x008845d9
    2c94:	andgt	pc, fp, sl, lsl #16
    2c98:	svclt	0x00844581
    2c9c:			; <UNDEFINED> instruction: 0xf80a2524
    2ca0:			; <UNDEFINED> instruction: 0xf10b5000
    2ca4:			; <UNDEFINED> instruction: 0xf10b0002
    2ca8:	ldrmi	r0, [sp], -r3, lsl #22
    2cac:	svclt	0x00884581
    2cb0:	andgt	pc, r0, sl, lsl #16
    2cb4:			; <UNDEFINED> instruction: 0xf10745d9
    2cb8:	svclt	0x00840701
    2cbc:			; <UNDEFINED> instruction: 0xf80a235c
    2cc0:			; <UNDEFINED> instruction: 0xf10b300b
    2cc4:	ldrmi	r0, [r9, #769]	; 0x301
    2cc8:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    2ccc:			; <UNDEFINED> instruction: 0xf80a3030
    2cd0:			; <UNDEFINED> instruction: 0xf10b0003
    2cd4:			; <UNDEFINED> instruction: 0xf10b0302
    2cd8:	ldrmi	r0, [r9, #2819]	; 0xb03
    2cdc:			; <UNDEFINED> instruction: 0xf3c4bf88
    2ce0:			; <UNDEFINED> instruction: 0xf00400c2
    2ce4:	svclt	0x00840407
    2ce8:			; <UNDEFINED> instruction: 0xf80a3030
    2cec:	addmi	r0, pc, #3
    2cf0:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    2cf4:			; <UNDEFINED> instruction: 0x4610d271
    2cf8:	svclt	0x008845d9
    2cfc:	andmi	pc, fp, sl, lsl #16
    2d00:	bleq	7f134 <program_name@@Base+0x6a090>
    2d04:	svcmi	0x0001f81e
    2d08:			; <UNDEFINED> instruction: 0xd1b22a00
    2d0c:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    2d10:	sbcslt	r4, fp, #43	; 0x2b
    2d14:	ldrbmi	fp, [r9, #310]	; 0x136
    2d18:	ldrbcs	fp, [ip], -r4, lsl #31
    2d1c:	andvs	pc, fp, sl, lsl #16
    2d20:	bleq	7f154 <program_name@@Base+0x6a0b0>
    2d24:	addmi	r3, pc, #262144	; 0x40000
    2d28:	blcs	37670 <program_name@@Base+0x225cc>
    2d2c:			; <UNDEFINED> instruction: 0xf10bd060
    2d30:	strcs	r0, [r0], -r1, lsl #6
    2d34:			; <UNDEFINED> instruction: 0x463545d9
    2d38:			; <UNDEFINED> instruction: 0xf80abf88
    2d3c:	ldrmi	ip, [r9, #11]
    2d40:	bleq	bf174 <program_name@@Base+0xaa0d0>
    2d44:			; <UNDEFINED> instruction: 0xf80abf88
    2d48:	ldrb	ip, [r5, r3]
    2d4c:			; <UNDEFINED> instruction: 0xf43f2901
    2d50:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    2d54:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    2d58:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    2d5c:	blcc	80dac <program_name@@Base+0x6bd08>
    2d60:	blcs	851ad4 <program_name@@Base+0x83ca30>
    2d64:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2d68:	ldrne	pc, [r4], #-3
    2d6c:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    2d70:	tstne	r1, r1, lsl r1
    2d74:	tstne	r1, r1, lsl r1
    2d78:	tstne	r1, r1, lsl r1
    2d7c:	tstne	r1, r1, lsl r1
    2d80:	tstne	r1, r1, lsl r1
    2d84:	tstne	r1, r1, lsl r1
    2d88:	ldrne	r1, [r1], #-273	; 0xfffffeef
    2d8c:			; <UNDEFINED> instruction: 0xd1e54294
    2d90:			; <UNDEFINED> instruction: 0xf8dde74a
    2d94:			; <UNDEFINED> instruction: 0xf04f9050
    2d98:	strb	r0, [ip], #-2050	; 0xfffff7fe
    2d9c:	ldrmi	r2, [r6], -r0, lsl #10
    2da0:			; <UNDEFINED> instruction: 0xf7ff462b
    2da4:	bls	2b15fc <program_name@@Base+0x29c558>
    2da8:	andls	r4, sl, #26
    2dac:	ldrbmi	lr, [r9, #1091]	; 0x443
    2db0:	blls	2f2bd8 <program_name@@Base+0x2ddb34>
    2db4:	bge	ff1406b8 <program_name@@Base+0xff12b614>
    2db8:			; <UNDEFINED> instruction: 0xf7ff4659
    2dbc:			; <UNDEFINED> instruction: 0xf8cdbac6
    2dc0:			; <UNDEFINED> instruction: 0xf8dd9044
    2dc4:	strt	r9, [r3], #-36	; 0xffffffdc
    2dc8:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    2dcc:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    2dd0:	blt	ff800dd4 <program_name@@Base+0xff7ebd30>
    2dd4:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    2dd8:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    2ddc:			; <UNDEFINED> instruction: 0xf7ff9d0c
    2de0:			; <UNDEFINED> instruction: 0xf10bba32
    2de4:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    2de8:	movwls	r2, #46128	; 0xb430
    2dec:	blt	ff240df0 <program_name@@Base+0xff22bd4c>
    2df0:	usada8	r1, lr, r6, r4
    2df4:	movwls	r2, #33537	; 0x8301
    2df8:	movwls	r4, #42651	; 0xa69b
    2dfc:	blmi	fe367a38 <program_name@@Base+0xfe352994>
    2e00:	subls	pc, r4, sp, asr #17
    2e04:			; <UNDEFINED> instruction: 0xf8cd447b
    2e08:			; <UNDEFINED> instruction: 0xf8cd9040
    2e0c:	cdp	0, 0, cr9, cr8, cr12, {1}
    2e10:			; <UNDEFINED> instruction: 0xf8cd3a10
    2e14:			; <UNDEFINED> instruction: 0xf7ff9024
    2e18:	movwcs	fp, #2320	; 0x910
    2e1c:			; <UNDEFINED> instruction: 0x469b9310
    2e20:	tstls	r1, #738197504	; 0x2c000000
    2e24:	movwls	r2, #41473	; 0xa201
    2e28:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e2c:	andls	r4, r8, #133120	; 0x20800
    2e30:	andls	r4, r9, #2063597568	; 0x7b000000
    2e34:	cdp	2, 0, cr9, cr8, cr13, {0}
    2e38:			; <UNDEFINED> instruction: 0xf7ff3a10
    2e3c:			; <UNDEFINED> instruction: 0x462bb8fe
    2e40:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    2e44:	blt	fe740e48 <program_name@@Base+0xfe72bda4>
    2e48:	strt	r4, [ip], #-1556	; 0xfffff9ec
    2e4c:			; <UNDEFINED> instruction: 0xf04f45d9
    2e50:	svclt	0x00840430
    2e54:			; <UNDEFINED> instruction: 0xf80a2330
    2e58:	stcne	0, cr3, [fp], {11}
    2e5c:	bleq	ff268 <program_name@@Base+0xea1c4>
    2e60:	svclt	0x00844599
    2e64:			; <UNDEFINED> instruction: 0xf80a2030
    2e68:			; <UNDEFINED> instruction: 0xf7ff0003
    2e6c:			; <UNDEFINED> instruction: 0x4632ba7f
    2e70:	ldrtmi	lr, [r2], -r6, ror #12
    2e74:	bls	4fc82c <program_name@@Base+0x4e7788>
    2e78:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    2e7c:			; <UNDEFINED> instruction: 0xf43f2b00
    2e80:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    2e84:			; <UNDEFINED> instruction: 0xf80abf88
    2e88:			; <UNDEFINED> instruction: 0xf812300b
    2e8c:			; <UNDEFINED> instruction: 0xf10b3f01
    2e90:	blcs	5a9c <version_etc_copyright@@Base+0xe78>
    2e94:			; <UNDEFINED> instruction: 0xf7ffd1f5
    2e98:	ldrtmi	fp, [r1], -r2, asr #17
    2e9c:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    2ea0:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    2ea4:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2ea8:	ldrb	r9, [r3], sl, lsl #20
    2eac:	vldmiapl	r1, {s19-s25}
    2eb0:	eoreq	pc, r1, #1073741864	; 0x40000028
    2eb4:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    2eb8:			; <UNDEFINED> instruction: 0xf002e8df
    2ebc:	svceq	0x000f0f13
    2ec0:	tstne	r3, #15, 30	; 0x3c
    2ec4:	svceq	0x000f0f13
    2ec8:	svceq	0x00130f13
    2ecc:	svceq	0x000f0f0f
    2ed0:	svceq	0x000f0f0f
    2ed4:	movwne	r0, #65295	; 0xff0f
    2ed8:	movwcs	r1, #787	; 0x313
    2edc:			; <UNDEFINED> instruction: 0xf7ff461d
    2ee0:	bls	271920 <program_name@@Base+0x25c87c>
    2ee4:			; <UNDEFINED> instruction: 0xf47f2a00
    2ee8:	ldrbmi	sl, [r9, #2987]	; 0xbab
    2eec:	ldrmi	r4, [pc], -ip, lsl #12
    2ef0:	eorscs	fp, pc, #132, 30	; 0x210
    2ef4:	andcs	pc, fp, sl, lsl #16
    2ef8:	andeq	pc, r1, #-1073741822	; 0xc0000002
    2efc:	svclt	0x00844591
    2f00:			; <UNDEFINED> instruction: 0xf80a2022
    2f04:			; <UNDEFINED> instruction: 0xf10b0002
    2f08:	ldrmi	r0, [r1, #514]	; 0x202
    2f0c:	eorcs	fp, r2, r4, lsl #31
    2f10:	andeq	pc, r2, sl, lsl #16
    2f14:	andeq	pc, r3, #-1073741822	; 0xc0000002
    2f18:	bleq	13f34c <program_name@@Base+0x12a2a8>
    2f1c:	svclt	0x00844591
    2f20:			; <UNDEFINED> instruction: 0xf80a203f
    2f24:	andcs	r0, r0, #2
    2f28:			; <UNDEFINED> instruction: 0xf7ff4615
    2f2c:	bls	1b17b0 <program_name@@Base+0x19c70c>
    2f30:	ldrtmi	r4, [r1], -r3, lsr #12
    2f34:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2f38:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    2f3c:			; <UNDEFINED> instruction: 0xf8dd4615
    2f40:	eorsle	r9, ip, #80	; 0x50
    2f44:	ldmib	sp, {r1, r3, r9, sl, lr}^
    2f48:	and	r0, r3, r6, lsl #2
    2f4c:	ldmne	fp!, {r0, r9, ip, sp}
    2f50:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    2f54:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    2f58:			; <UNDEFINED> instruction: 0x4611d1f8
    2f5c:	ldrbt	r9, [r9], -sl, lsl #20
    2f60:	movwls	r2, #33537	; 0x8301
    2f64:	movwcc	lr, #39373	; 0x99cd
    2f68:	movwls	r2, #53760	; 0xd200
    2f6c:	blmi	cd49c0 <program_name@@Base+0xcbf91c>
    2f70:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    2f74:	andsls	r9, r1, #-1342177280	; 0xb0000000
    2f78:	bcc	43e7a0 <program_name@@Base+0x4296fc>
    2f7c:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f80:	mrc	6, 0, r4, cr8, cr10, {0}
    2f84:	blcs	117cc <version_etc_copyright@@Base+0xcba8>
    2f88:	andcs	fp, r0, #12, 30	; 0x30
    2f8c:	andeq	pc, r1, #2
    2f90:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    2f94:	bcs	43e7fc <program_name@@Base+0x429758>
    2f98:	ldrbmi	fp, [r9, #331]	; 0x14b
    2f9c:			; <UNDEFINED> instruction: 0xf80abf88
    2fa0:			; <UNDEFINED> instruction: 0xf812300b
    2fa4:			; <UNDEFINED> instruction: 0xf10b3f01
    2fa8:	blcs	5bb4 <version_etc_copyright@@Base+0xf90>
    2fac:	ldrbmi	sp, [r9, #501]	; 0x1f5
    2fb0:	movwcs	fp, #3972	; 0xf84
    2fb4:	andcc	pc, fp, sl, lsl #16
    2fb8:	bllt	1580fbc <program_name@@Base+0x156bf18>
    2fbc:	bls	294808 <program_name@@Base+0x27f764>
    2fc0:	strb	r2, [r7], -r0, lsl #10
    2fc4:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    2fc8:			; <UNDEFINED> instruction: 0xf383fab3
    2fcc:	movwls	r0, #43355	; 0xa95b
    2fd0:	bllt	c80fd4 <program_name@@Base+0xc6bf30>
    2fd4:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    2fd8:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    2fdc:	movwls	r9, #18473	; 0x4829
    2fe0:	tstls	r2, r3, lsl #4
    2fe4:	ldrbmi	r9, [r0], -r1
    2fe8:	bls	1e9c08 <program_name@@Base+0x1d4b64>
    2fec:	strls	r9, [r0], #-2321	; 0xfffff6ef
    2ff0:			; <UNDEFINED> instruction: 0xffc8f7fe
    2ff4:			; <UNDEFINED> instruction: 0xf7ff4683
    2ff8:	movwcs	fp, #2870	; 0xb36
    2ffc:	ldrmi	r2, [sl], -r1, lsl #2
    3000:			; <UNDEFINED> instruction: 0xf8cd930b
    3004:	tstls	r8, r4, asr #32
    3008:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    300c:	tstls	r0, #0, 6
    3010:	movwls	r4, #46747	; 0xb69b
    3014:	andcs	r9, r1, #1140850688	; 0x44000000
    3018:	blmi	267c48 <program_name@@Base+0x252ba4>
    301c:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    3020:	andls	r9, sp, #-1879048192	; 0x90000000
    3024:	bcc	43e84c <program_name@@Base+0x4297a8>
    3028:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    302c:	svc	0x004cf7fd
    3030:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3034:	andeq	r1, r0, r8, lsl #21
    3038:	andeq	r1, r0, r0, ror sl
    303c:	andeq	r1, r0, sl, lsl r9
    3040:	andeq	r1, r0, r2, lsl #17
    3044:	svcmi	0x00f0e92d
    3048:	strmi	fp, [r5], -sp, lsl #1
    304c:	pkhbtmi	r4, r9, ip, lsl #12
    3050:			; <UNDEFINED> instruction: 0xf7fd4692
    3054:	svcmi	0x0043efbe
    3058:	ldrbtmi	r2, [pc], #-3328	; 3060 <__assert_fail@plt+0x1fbc>
    305c:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    3060:	blle	1f27c8c <program_name@@Base+0x1f12be8>
    3064:	strmi	r4, [r0], r0, asr #22
    3068:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    306c:	lfmle	f4, 4, [ip], {171}	; 0xab
    3070:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    3074:	ble	1c13af0 <program_name@@Base+0x1bfea4c>
    3078:			; <UNDEFINED> instruction: 0xf1051d3b
    307c:	addsmi	r0, lr, #1024	; 0x400
    3080:	biceq	lr, fp, pc, asr #20
    3084:			; <UNDEFINED> instruction: 0x4630d05d
    3088:	cdp2	0, 10, cr15, cr12, cr0, {0}
    308c:	eorsvs	r4, r8, r6, lsl #12
    3090:	tstcs	r0, r6, lsr pc
    3094:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    3098:	andeq	lr, r0, #175104	; 0x2ac00
    309c:	sbceq	lr, r0, r6, lsl #22
    30a0:			; <UNDEFINED> instruction: 0xf7fd00d2
    30a4:			; <UNDEFINED> instruction: 0xf8c7efa6
    30a8:	bvs	ff9ef0b0 <program_name@@Base+0xff9da00c>
    30ac:	biceq	lr, r5, #6144	; 0x1800
    30b0:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    30b4:	andeq	pc, r8, #4, 2
    30b8:			; <UNDEFINED> instruction: 0xf8d46858
    30bc:			; <UNDEFINED> instruction: 0xf8d4b004
    30c0:	strls	ip, [r4, -r8, lsr #32]
    30c4:	bleq	7f1f8 <program_name@@Base+0x6a154>
    30c8:	andls	r6, r8, #2555904	; 0x270000
    30cc:	movwls	r4, #46666	; 0xb64a
    30d0:	smlsdls	r0, r3, r6, r4
    30d4:			; <UNDEFINED> instruction: 0xf8cd9f08
    30d8:			; <UNDEFINED> instruction: 0xf8cdc00c
    30dc:	strls	fp, [r2, -r4]
    30e0:	andls	r9, r7, sl, lsl #2
    30e4:			; <UNDEFINED> instruction: 0xff4ef7fe
    30e8:	addmi	r9, r1, #163840	; 0x28000
    30ec:	blmi	83917c <program_name@@Base+0x8240d8>
    30f0:	stmdals	r7, {r0, r6, sl, fp, ip}
    30f4:			; <UNDEFINED> instruction: 0xf846447b
    30f8:	addsmi	r1, r8, #53	; 0x35
    30fc:	tstls	r7, r3
    3100:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    3104:	strmi	r9, [r8], -r7, lsl #18
    3108:			; <UNDEFINED> instruction: 0xf0009107
    310c:	svcls	0x000bfe47
    3110:	ldrbmi	r6, [r3], -r6, ror #21
    3114:	strbmi	r6, [sl], -r5, lsr #21
    3118:	ldrdgt	pc, [r0], -r4
    311c:	rsbsvs	r9, r8, r7, lsl #18
    3120:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    3124:			; <UNDEFINED> instruction: 0xf8cd5603
    3128:	stmib	sp, {lr, pc}^
    312c:	andls	fp, r7, r1, lsl #14
    3130:			; <UNDEFINED> instruction: 0xff28f7fe
    3134:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    3138:	andcc	pc, r0, r8, asr #17
    313c:	pop	{r0, r2, r3, ip, sp, pc}
    3140:	strdcs	r8, [r0], -r0
    3144:			; <UNDEFINED> instruction: 0xf0009307
    3148:	blls	202a84 <program_name@@Base+0x1ed9e0>
    314c:	ldm	r3, {r1, r2, r9, sl, lr}
    3150:	eorsvs	r0, lr, r3
    3154:	andeq	lr, r3, r6, lsl #17
    3158:			; <UNDEFINED> instruction: 0xf000e79a
    315c:			; <UNDEFINED> instruction: 0xf7fdfef7
    3160:	svclt	0x0000ef96
    3164:	andeq	r2, r1, lr, lsl r0
    3168:	ldrdeq	r1, [r1], -ip
    316c:			; <UNDEFINED> instruction: 0x00011fb0
    3170:			; <UNDEFINED> instruction: 0x00011fb0
    3174:			; <UNDEFINED> instruction: 0x4604b570
    3178:	svc	0x002af7fd
    317c:	strmi	r6, [r5], -r6, lsl #16
    3180:	strtmi	fp, [r0], -ip, lsr #2
    3184:			; <UNDEFINED> instruction: 0xf0002130
    3188:	eorvs	pc, lr, r7, asr #29
    318c:	stcmi	13, cr11, [r5], {112}	; 0x70
    3190:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    3194:	strvc	pc, [r0], #1284	; 0x504
    3198:			; <UNDEFINED> instruction: 0xf0004620
    319c:	strhtvs	pc, [lr], -sp	; <UNPREDICTABLE>
    31a0:	svclt	0x0000bd70
    31a4:	andeq	r1, r1, r2, lsl pc
    31a8:	stmdavs	r0, {r3, r8, ip, sp, pc}
    31ac:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    31b0:			; <UNDEFINED> instruction: 0xf5004478
    31b4:	stmdavs	r0, {r7, ip, sp, lr}
    31b8:	svclt	0x00004770
    31bc:	strdeq	r1, [r1], -r4
    31c0:	andvs	fp, r1, r8, lsl #2
    31c4:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    31c8:			; <UNDEFINED> instruction: 0xf5004478
    31cc:	andvs	r7, r1, r0, lsl #1
    31d0:	svclt	0x00004770
    31d4:	ldrdeq	r1, [r1], -ip
    31d8:	orrslt	fp, r8, r0, lsr r4
    31dc:			; <UNDEFINED> instruction: 0xf100094c
    31e0:			; <UNDEFINED> instruction: 0xf0010308
    31e4:			; <UNDEFINED> instruction: 0xf853011f
    31e8:	blx	957280 <program_name@@Base+0x9421dc>
    31ec:	submi	pc, r2, r1
    31f0:	andeq	pc, r1, r0
    31f4:	andeq	pc, r1, #2
    31f8:	rsbmi	r4, sl, sl, lsl #1
    31fc:	eorcs	pc, r4, r3, asr #16
    3200:			; <UNDEFINED> instruction: 0x4770bc30
    3204:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    3208:	addvc	pc, r0, r0, lsl #10
    320c:	svclt	0x0000e7e6
    3210:	muleq	r1, lr, lr
    3214:	tstlt	r0, r3, lsl #12
    3218:	subsvs	r6, r9, r8, asr r8
    321c:	blmi	d4fe4 <program_name@@Base+0xbff40>
    3220:			; <UNDEFINED> instruction: 0xf503447b
    3224:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    3228:			; <UNDEFINED> instruction: 0x47706059
    322c:	andeq	r1, r1, r4, lsl #29
    3230:	cmplt	r8, r8, lsl #10
    3234:	svclt	0x00182a00
    3238:			; <UNDEFINED> instruction: 0xf04f2900
    323c:	andvs	r0, r3, sl, lsl #6
    3240:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    3244:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    3248:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    324c:	addvc	pc, r0, r0, lsl #10
    3250:			; <UNDEFINED> instruction: 0xf7fde7f0
    3254:	svclt	0x0000ef1c
    3258:	andeq	r1, r1, sl, asr lr
    325c:	mvnsmi	lr, sp, lsr #18
    3260:	strmi	fp, [r6], -sl, lsl #1
    3264:	mvnlt	r9, r0, lsl ip
    3268:	movwcs	lr, #35277	; 0x89cd
    326c:			; <UNDEFINED> instruction: 0xf7fd9107
    3270:	bvs	ff9fed38 <program_name@@Base+0xff9e9c94>
    3274:	movwcs	lr, #35293	; 0x89dd
    3278:			; <UNDEFINED> instruction: 0xf8d09907
    327c:	strmi	r8, [r5], -r0
    3280:	ldrtmi	r9, [r0], -r4, lsl #14
    3284:			; <UNDEFINED> instruction: 0xf1046aa6
    3288:	stmib	sp, {r3, r8, r9, sl}^
    328c:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    3290:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    3294:			; <UNDEFINED> instruction: 0xf7fe9400
    3298:			; <UNDEFINED> instruction: 0xf8c5fe75
    329c:	andlt	r8, sl, r0
    32a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    32a4:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    32a8:	strvc	pc, [r0], #1284	; 0x504
    32ac:	svclt	0x0000e7dc
    32b0:	strdeq	r1, [r1], -lr
    32b4:	svcmi	0x00f0e92d
    32b8:	addlt	r4, fp, ip, lsl r6
    32bc:	strmi	r4, [fp], -r3, lsl #13
    32c0:	stccs	6, cr4, [r0], {21}
    32c4:	movwls	sp, #28731	; 0x703b
    32c8:	mcr	7, 4, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    32cc:	smlattcs	r0, r7, sl, r6
    32d0:			; <UNDEFINED> instruction: 0xf1046862
    32d4:	blls	1c56fc <program_name@@Base+0x1b0658>
    32d8:	svclt	0x0014428d
    32dc:			; <UNDEFINED> instruction: 0xf0424690
    32e0:	ldrbmi	r0, [sl], -r1, lsl #16
    32e4:			; <UNDEFINED> instruction: 0xf8d09308
    32e8:	strmi	sl, [r6], -r0
    32ec:	strmi	r9, [r8], -r4, lsl #14
    32f0:			; <UNDEFINED> instruction: 0xf8cd6aa7
    32f4:			; <UNDEFINED> instruction: 0xf8cd9008
    32f8:	strls	r8, [r3, -r4]
    32fc:	strls	r6, [r0, -r7, lsr #16]
    3300:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3304:	andls	r1, r9, r1, asr #24
    3308:	strmi	r9, [r8], -r7, lsl #2
    330c:	stc2l	0, cr15, [r6, #-0]
    3310:	ldrbmi	r6, [sl], -r7, ror #21
    3314:	movwne	lr, #31197	; 0x79dd
    3318:	bvs	fe9e8f30 <program_name@@Base+0xfe9d3e8c>
    331c:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3320:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    3324:	strmi	r9, [r3], r0, lsl #8
    3328:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    332c:	andge	pc, r0, r6, asr #17
    3330:	blls	26f76c <program_name@@Base+0x25a6c8>
    3334:	ldrbmi	r6, [r8], -fp, lsr #32
    3338:	pop	{r0, r1, r3, ip, sp, pc}
    333c:	stcmi	15, cr8, [r2], {240}	; 0xf0
    3340:			; <UNDEFINED> instruction: 0xf504447c
    3344:	ldr	r7, [lr, r0, lsl #9]!
    3348:	andeq	r1, r1, r4, ror #26
    334c:	andcs	r4, r0, #19922944	; 0x1300000
    3350:	svclt	0x00b0f7ff
    3354:	blmi	615bb8 <program_name@@Base+0x600b14>
    3358:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    335c:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    3360:	ldmdavs	lr, {r0, r9, fp, sp}
    3364:			; <UNDEFINED> instruction: 0xf1a6dd0a
    3368:	ldrtmi	r0, [r4], -r8, lsl #10
    336c:	strbeq	lr, [r2, #2821]	; 0xb05
    3370:	strcc	r6, [r8], #-2272	; 0xfffff720
    3374:	stc	7, cr15, [r2, #1012]	; 0x3f4
    3378:	mvnsle	r4, ip, lsr #5
    337c:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    3380:	adcmi	r4, r0, #124, 8	; 0x7c000000
    3384:			; <UNDEFINED> instruction: 0xf7fdd007
    3388:	blmi	37e978 <program_name@@Base+0x3698d4>
    338c:	addvc	pc, r0, #1325400064	; 0x4f000000
    3390:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3394:	cfstrsmi	mvf2, [fp], {1}
    3398:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    339c:	andle	r4, r3, lr, lsr #5
    33a0:			; <UNDEFINED> instruction: 0xf7fd4630
    33a4:	eorvs	lr, r5, ip, ror #26
    33a8:	andcs	r4, r1, #7168	; 0x1c00
    33ac:	andsvs	r4, sl, fp, ror r4
    33b0:	svclt	0x0000bd70
    33b4:	andeq	r1, r1, ip, ror #25
    33b8:	andeq	r1, r1, lr, lsl sp
    33bc:	andeq	r1, r1, r4, lsr #26
    33c0:	andeq	r1, r1, r8, ror #25
    33c4:	andeq	r1, r1, r0, ror #25
    33c8:	muleq	r1, r8, ip
    33cc:			; <UNDEFINED> instruction: 0xf04f4b03
    33d0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    33d4:	orrvc	pc, r0, #12582912	; 0xc00000
    33d8:	svclt	0x0000e634
    33dc:	ldrdeq	r1, [r1], -r2
    33e0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    33e4:	orrvc	pc, r0, #12582912	; 0xc00000
    33e8:	svclt	0x0000e62c
    33ec:	andeq	r1, r1, r2, asr #25
    33f0:	strmi	r4, [r1], -r4, lsl #22
    33f4:	rscscc	pc, pc, #79	; 0x4f
    33f8:	ldrbtmi	r2, [fp], #-0
    33fc:	orrvc	pc, r0, #12582912	; 0xc00000
    3400:	svclt	0x0000e620
    3404:	andeq	r1, r1, sl, lsr #25
    3408:	strmi	r4, [sl], -r5, lsl #22
    340c:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    3410:			; <UNDEFINED> instruction: 0xf5034604
    3414:	strtmi	r7, [r1], -r0, lsl #7
    3418:			; <UNDEFINED> instruction: 0xf85d2000
    341c:	ldr	r4, [r1], -r4, lsl #22
    3420:	muleq	r1, r6, ip
    3424:	addslt	fp, r1, r0, lsr r5
    3428:	ldrmi	sl, [r5], -r3, lsl #22
    342c:	strmi	r4, [r4], -pc, lsl #20
    3430:	ldrmi	r9, [r8], -r1, lsl #6
    3434:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    3438:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    343c:			; <UNDEFINED> instruction: 0xf04f930f
    3440:			; <UNDEFINED> instruction: 0xf7fe0300
    3444:	blls	828f8 <program_name@@Base+0x6d854>
    3448:	rscscc	pc, pc, #79	; 0x4f
    344c:	strtmi	r4, [r0], -r9, lsr #12
    3450:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    3454:	blmi	195c78 <program_name@@Base+0x180bd4>
    3458:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    345c:	blls	3dd4cc <program_name@@Base+0x3c8428>
    3460:	qaddle	r4, sl, r1
    3464:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    3468:	stc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    346c:	muleq	r1, sl, sl
    3470:	andeq	r0, r0, r8, ror #1
    3474:	andeq	r1, r1, r8, ror sl
    3478:	addslt	fp, r1, r0, lsr r5
    347c:	movwls	r4, #5636	; 0x1604
    3480:	andls	sl, r0, #3072	; 0xc00
    3484:	ldrmi	r4, [r8], -pc, lsl #20
    3488:	movwls	r9, #3328	; 0xd00
    348c:	blmi	39467c <program_name@@Base+0x37f5d8>
    3490:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3494:			; <UNDEFINED> instruction: 0xf04f930f
    3498:			; <UNDEFINED> instruction: 0xf7fe0300
    349c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    34a0:	strtmi	r3, [r9], -r0, lsl #4
    34a4:			; <UNDEFINED> instruction: 0xf7ff4620
    34a8:	bmi	242be4 <program_name@@Base+0x22db40>
    34ac:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    34b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34b4:	subsmi	r9, sl, pc, lsl #22
    34b8:	andslt	sp, r1, r1, lsl #2
    34bc:			; <UNDEFINED> instruction: 0xf7fdbd30
    34c0:	svclt	0x0000ed04
    34c4:	andeq	r1, r1, r4, asr #20
    34c8:	andeq	r0, r0, r8, ror #1
    34cc:	andeq	r1, r1, r2, lsr #20
    34d0:	strmi	r4, [r1], -sl, lsl #12
    34d4:			; <UNDEFINED> instruction: 0xf7ff2000
    34d8:	svclt	0x0000bfa5
    34dc:			; <UNDEFINED> instruction: 0x460cb410
    34e0:			; <UNDEFINED> instruction: 0x46014613
    34e4:	andcs	r4, r0, r2, lsr #12
    34e8:	blmi	141664 <program_name@@Base+0x12c5c0>
    34ec:	svclt	0x00c4f7ff
    34f0:	mvnsmi	lr, sp, lsr #18
    34f4:	bmi	754d54 <program_name@@Base+0x73fcb0>
    34f8:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    34fc:	blmi	754f1c <program_name@@Base+0x73fe78>
    3500:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3504:			; <UNDEFINED> instruction: 0xf5044688
    3508:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    350c:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    3510:	stfeqd	f7, [ip], {13}
    3514:	ldreq	pc, [pc], -r6
    3518:	movwls	r6, #55323	; 0xd81b
    351c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3520:	strgt	ip, [pc, #-3087]	; 2919 <__assert_fail@plt+0x1875>
    3524:	strgt	ip, [pc, #-3087]	; 291d <__assert_fail@plt+0x1879>
    3528:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    352c:	andeq	lr, pc, r5, lsl #17
    3530:			; <UNDEFINED> instruction: 0xf85cab01
    3534:	strbmi	r5, [r2], -r7, lsr #32
    3538:	andcs	r4, r0, r1, ror r6
    353c:	vst1.8	{d15-d16}, [r6 :128], r5
    3540:			; <UNDEFINED> instruction: 0xf00443e4
    3544:	adcsmi	r0, r4, r1, lsl #8
    3548:			; <UNDEFINED> instruction: 0xf84c406c
    354c:			; <UNDEFINED> instruction: 0xf7ff4027
    3550:	bmi	282b3c <program_name@@Base+0x26da98>
    3554:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3558:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    355c:	subsmi	r9, sl, sp, lsl #22
    3560:	andlt	sp, lr, r2, lsl #2
    3564:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3568:	stc	7, cr15, [lr], #1012	; 0x3f4
    356c:	ldrdeq	r1, [r1], -r0
    3570:	andeq	r1, r1, r2, lsr #23
    3574:	andeq	r0, r0, r8, ror #1
    3578:	andeq	r1, r1, sl, ror r9
    357c:			; <UNDEFINED> instruction: 0xf04f460a
    3580:			; <UNDEFINED> instruction: 0xf7ff31ff
    3584:	svclt	0x0000bfb5
    3588:			; <UNDEFINED> instruction: 0xf04f223a
    358c:			; <UNDEFINED> instruction: 0xf7ff31ff
    3590:	svclt	0x0000bfaf
    3594:			; <UNDEFINED> instruction: 0xf7ff223a
    3598:	svclt	0x0000bfab
    359c:	mvnsmi	lr, sp, lsr #18
    35a0:	bmi	694fe8 <program_name@@Base+0x67ff44>
    35a4:	blmi	6af814 <program_name@@Base+0x69a770>
    35a8:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    35ac:	strtmi	r4, [r0], -ip, ror #12
    35b0:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    35b4:	tstls	r9, #1769472	; 0x1b0000
    35b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    35bc:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    35c0:	strgt	ip, [pc, #-3087]	; 29b9 <__assert_fail@plt+0x1915>
    35c4:			; <UNDEFINED> instruction: 0xf8ddcc0f
    35c8:	strgt	ip, [pc, #-64]	; 3590 <__assert_fail@plt+0x24ec>
    35cc:	streq	lr, [ip], -pc, ror #20
    35d0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    35d4:	strvs	pc, [r0], #6
    35d8:	streq	lr, [ip], #-2692	; 0xfffff57c
    35dc:	stm	r5, {r4, sl, ip, pc}
    35e0:	blge	343624 <program_name@@Base+0x32e580>
    35e4:	rscscc	pc, pc, #79	; 0x4f
    35e8:	ldrtmi	r4, [r8], -r1, asr #12
    35ec:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    35f0:	blmi	1d5e18 <program_name@@Base+0x1c0d74>
    35f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    35f8:	blls	65d668 <program_name@@Base+0x6485c4>
    35fc:	qaddle	r4, sl, r2
    3600:	pop	{r1, r3, r4, ip, sp, pc}
    3604:			; <UNDEFINED> instruction: 0xf7fd81f0
    3608:	svclt	0x0000ec60
    360c:	andeq	r1, r1, r6, lsr #18
    3610:	andeq	r0, r0, r8, ror #1
    3614:	ldrdeq	r1, [r1], -ip
    3618:	mvnsmi	lr, sp, lsr #18
    361c:	ldcmi	0, cr11, [lr], {144}	; 0x90
    3620:			; <UNDEFINED> instruction: 0xf8df460f
    3624:			; <UNDEFINED> instruction: 0x4616c078
    3628:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    362c:	strvc	pc, [r0], #1284	; 0x504
    3630:	ldrbtmi	r9, [ip], #1
    3634:	stcgt	6, cr4, [pc], {158}	; 0x9e
    3638:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    363c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    3640:	svclt	0x00182e00
    3644:			; <UNDEFINED> instruction: 0xf8dd2f00
    3648:	stmdavs	sp!, {r2, lr, pc}
    364c:			; <UNDEFINED> instruction: 0xf04f950f
    3650:	strbmi	r0, [r5], -r0, lsl #10
    3654:	cfstr32gt	mvfx12, [pc], {15}
    3658:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    365c:			; <UNDEFINED> instruction: 0xf04f000f
    3660:	strls	r0, [r3], #-1034	; 0xfffffbf6
    3664:	andeq	lr, pc, r5, lsl #17
    3668:	bls	5b76c0 <program_name@@Base+0x5a261c>
    366c:	ldrbtmi	r4, [r1], -r3, asr #12
    3670:	stmib	sp, {r5, r6, r9, sl, lr}^
    3674:			; <UNDEFINED> instruction: 0xf7ff760d
    3678:	bmi	2c2a14 <program_name@@Base+0x2ad970>
    367c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3680:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3684:	subsmi	r9, sl, pc, lsl #22
    3688:	andslt	sp, r0, r2, lsl #2
    368c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3690:	ldc	7, cr15, [sl], {253}	; 0xfd
    3694:	ldcl	7, cr15, [sl], #1012	; 0x3f4
    3698:	andeq	r1, r1, ip, ror sl
    369c:	muleq	r1, lr, r8
    36a0:	andeq	r0, r0, r8, ror #1
    36a4:	andeq	r1, r1, r2, asr r8
    36a8:	addlt	fp, r2, r0, lsl r5
    36ac:	ldrbtcc	pc, [pc], #79	; 36b4 <__assert_fail@plt+0x2610>	; <UNPREDICTABLE>
    36b0:			; <UNDEFINED> instruction: 0xf7ff9400
    36b4:			; <UNDEFINED> instruction: 0xb002ffb1
    36b8:	svclt	0x0000bd10
    36bc:	addlt	fp, r2, r0, lsl r5
    36c0:	ldrmi	r4, [r3], -ip, lsl #12
    36c4:	strtmi	r4, [r2], -r1, lsl #12
    36c8:			; <UNDEFINED> instruction: 0xf04f2000
    36cc:	strls	r3, [r0], #-1279	; 0xfffffb01
    36d0:			; <UNDEFINED> instruction: 0xffa2f7ff
    36d4:	ldclt	0, cr11, [r0, #-8]
    36d8:	addlt	fp, r3, r0, lsr r5
    36dc:	ldrmi	r4, [r4], -sp, lsl #12
    36e0:	movwls	r4, #1537	; 0x601
    36e4:	strtmi	r4, [r3], -sl, lsr #12
    36e8:			; <UNDEFINED> instruction: 0xf7ff2000
    36ec:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    36f0:	svclt	0x0000bd30
    36f4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    36f8:	strt	r3, [r3], #772	; 0x304
    36fc:	andeq	r1, r1, lr, asr #18
    3700:	strmi	r4, [sl], -r5, lsl #22
    3704:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    3708:	movwcc	r4, #17924	; 0x4604
    370c:	andcs	r4, r0, r1, lsr #12
    3710:	blmi	14188c <program_name@@Base+0x12c7e8>
    3714:	svclt	0x0000e496
    3718:	andeq	r1, r1, lr, lsr r9
    371c:			; <UNDEFINED> instruction: 0xf04f4b02
    3720:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    3724:	str	r3, [sp], #772	; 0x304
    3728:	andeq	r1, r1, r2, lsr #18
    372c:	strmi	r4, [r1], -r3, lsl #22
    3730:	rscscc	pc, pc, #79	; 0x4f
    3734:	ldrbtmi	r2, [fp], #-0
    3738:	str	r3, [r3], #772	; 0x304
    373c:	andeq	r1, r1, lr, lsl #18
    3740:	stmib	r0, {r8, r9, sp}^
    3744:	ldrbmi	r3, [r0, -r0, lsl #6]!
    3748:	ldrsbgt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    374c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3750:	blmi	14d4fd0 <program_name@@Base+0x14bff2c>
    3754:	strdlt	r4, [sl], ip
    3758:	stcge	6, cr4, [r1], {15}
    375c:			; <UNDEFINED> instruction: 0xf85c4690
    3760:	tstcs	r0, r3
    3764:	eorcs	r4, r0, #5242880	; 0x500000
    3768:	ldmdavs	fp, {r5, r9, sl, lr}
    376c:			; <UNDEFINED> instruction: 0xf04f9309
    3770:			; <UNDEFINED> instruction: 0xf7fd0300
    3774:	mrcne	12, 3, lr, cr9, cr14, {1}
    3778:	streq	lr, [r8, -r1, lsl #22]
    377c:	stceq	0, cr15, [r1], {79}	; 0x4f
    3780:	svceq	0x0000f1b8
    3784:			; <UNDEFINED> instruction: 0xf811d01c
    3788:			; <UNDEFINED> instruction: 0xf0022f01
    378c:	addmi	r0, pc, #2080374784	; 0x7c000000
    3790:	subsne	lr, r2, #323584	; 0x4f000
    3794:			; <UNDEFINED> instruction: 0xf003fa0c
    3798:	eorcc	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    379c:	movweq	lr, #2627	; 0xa43
    37a0:	eorcc	pc, r2, r4, asr #16
    37a4:	and	sp, fp, pc, ror #3
    37a8:	bge	285d3c <program_name@@Base+0x270c98>
    37ac:	tsteq	pc, r4	; <UNPREDICTABLE>
    37b0:	orreq	lr, r3, #2048	; 0x800
    37b4:	stccs	8, cr15, [r4], #-332	; 0xfffffeb4
    37b8:	vpmax.u8	d15, d1, d18
    37bc:	ldrle	r0, [sl, #-2010]	; 0xfffff826
    37c0:	andcc	lr, r1, #3489792	; 0x354000
    37c4:	svclt	0x003e4293
    37c8:	rsbvs	r1, sl, sl, asr ip
    37cc:	mvnle	r7, #28, 16	; 0x1c0000
    37d0:			; <UNDEFINED> instruction: 0xf7fd4628
    37d4:	mcrne	12, 0, lr, cr4, cr8, {1}
    37d8:			; <UNDEFINED> instruction: 0xf04fdae6
    37dc:	bmi	c517e0 <program_name@@Base+0xc3c73c>
    37e0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    37e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37e8:	subsmi	r9, sl, r9, lsl #22
    37ec:			; <UNDEFINED> instruction: 0x4638d153
    37f0:	pop	{r1, r3, ip, sp, pc}
    37f4:	vaba.s8	q12, <illegal reg q10.5>, q8
    37f8:			; <UNDEFINED> instruction: 0xf8d65954
    37fc:			; <UNDEFINED> instruction: 0xf8d68004
    3800:	vaddl.s8	q13, d5, d0
    3804:	smlsdcs	r0, r5, r9, r5
    3808:	stccs	0, cr14, [r0], {25}
    380c:	tsteq	r7, r8, lsl #22
    3810:	stmdbeq	r2!, {r0, r3, r5, r8, r9, fp, ip, lr, pc}^
    3814:			; <UNDEFINED> instruction: 0xf004a80a
    3818:	bl	449c <_IO_stdin_used@@Base+0x2c>
    381c:			; <UNDEFINED> instruction: 0xf8520282
    3820:	blx	88e8b8 <program_name@@Base+0x879814>
    3824:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
    3828:	andvc	sp, ip, sp, lsl r4
    382c:	ldmib	r5, {r0, r8, r9, sl, ip, sp}^
    3830:	addsmi	r3, r3, #268435456	; 0x10000000
    3834:	mrrcne	15, 3, fp, sl, cr14
    3838:	ldmdavc	ip, {r1, r3, r5, r6, sp, lr}
    383c:	ldrbmi	sp, [r7, #-536]	; 0xfffffde8
    3840:			; <UNDEFINED> instruction: 0xf1b8d1e3
    3844:	andsle	r0, lr, r0, lsl #30
    3848:	eorle	r4, r2, #331350016	; 0x13c00000
    384c:	beq	7fc70 <program_name@@Base+0x6abcc>
    3850:	beq	15fe480 <program_name@@Base+0x15e93dc>
    3854:	ldrbmi	r4, [r1], -r0, asr #12
    3858:	blx	ff13f860 <program_name@@Base+0xff12a7bc>
    385c:	strmi	r2, [r0], r0, lsl #24
    3860:	tsteq	r7, r8, lsl #22
    3864:	movwcs	sp, #2773	; 0xad5
    3868:	stmib	r6, {r0, r1, r3, ip, sp, lr}^
    386c:	ldr	sl, [r6, r0, lsl #16]!
    3870:			; <UNDEFINED> instruction: 0xf7fd4628
    3874:	blx	fedfe81c <program_name@@Base+0xfede9778>
    3878:	ldmdbeq	fp, {r0, r1, r2, r7, r8, r9, ip, sp, lr, pc}^
    387c:	bicsvc	lr, r0, #77824	; 0x13000
    3880:	sbcsle	r4, ip, r4, lsl #12
    3884:	svccs	0x0000e7a9
    3888:			; <UNDEFINED> instruction: 0xf04fd102
    388c:	strb	r0, [r1, r0, asr #20]!
    3890:			; <UNDEFINED> instruction: 0xf000dae0
    3894:			; <UNDEFINED> instruction: 0xf7fdfb5b
    3898:	svclt	0x0000eb18
    389c:	andeq	r1, r1, ip, ror r7
    38a0:	andeq	r0, r0, r8, ror #1
    38a4:	andeq	r1, r1, lr, ror #13
    38a8:	svcmi	0x00f0e92d
    38ac:	bmi	12952f8 <program_name@@Base+0x1280254>
    38b0:	blmi	1295320 <program_name@@Base+0x128027c>
    38b4:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    38b8:	ldmpl	r3, {r7, r9, sl, lr}^
    38bc:	movwls	r6, #38939	; 0x981b
    38c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38c4:	movwls	r9, #23316	; 0x5b14
    38c8:	movwls	r9, #19221	; 0x4b15
    38cc:	rsbsle	r2, r8, r0, lsl #18
    38d0:	svceq	0x00b31c4e
    38d4:	movwcs	fp, #7956	; 0x1f14
    38d8:	adcseq	r2, r4, r0, lsl #6
    38dc:	blcs	38a94 <program_name@@Base+0x239f0>
    38e0:	strtmi	sp, [r0], -sl, ror #2
    38e4:	ldrbpl	pc, [r4, -r5, asr #4]	; <UNPREDICTABLE>
    38e8:	blx	163f8f0 <program_name@@Base+0x162a84c>
    38ec:	ldrbpl	pc, [r5, -r1, asr #5]	; <UNPREDICTABLE>
    38f0:			; <UNDEFINED> instruction: 0xf10d9703
    38f4:			; <UNDEFINED> instruction: 0x46050b1c
    38f8:			; <UNDEFINED> instruction: 0xf0004620
    38fc:	movwcs	pc, #2639	; 0xa4f	; <UNPREDICTABLE>
    3900:	stmib	sp, {r2, r3, r4, r9, sl, lr}^
    3904:	andls	r3, r2, r7, lsl #6
    3908:	ldclne	0, cr14, [fp], #-72	; 0xffffffb8
    390c:	ldclne	0, cr13, [sl], #-184	; 0xffffff48
    3910:			; <UNDEFINED> instruction: 0x4610d452
    3914:			; <UNDEFINED> instruction: 0xf0009201
    3918:	blls	c2224 <program_name@@Base+0xad180>
    391c:	stmdbls	r8, {r0, r9, fp, ip, pc}
    3920:	eorvc	pc, r4, r3, asr #16
    3924:			; <UNDEFINED> instruction: 0xf7fd4607
    3928:			; <UNDEFINED> instruction: 0xf845eab8
    392c:	strcc	r7, [r1], #-36	; 0xffffffdc
    3930:			; <UNDEFINED> instruction: 0x4652465b
    3934:	strbmi	r4, [r0], -r9, asr #12
    3938:			; <UNDEFINED> instruction: 0xff06f7ff
    393c:			; <UNDEFINED> instruction: 0x460742b4
    3940:	stccs	3, cr13, [r0, #-908]	; 0xfffffc74
    3944:	blls	f7a08 <program_name@@Base+0xe2964>
    3948:	ldmdale	r5!, {r1, r2, r3, r4, r7, r9, lr}
    394c:	bl	8ab1c <program_name@@Base+0x75a78>
    3950:	adcseq	r0, r1, r6, asr r6
    3954:	tstls	r1, r8, lsr #12
    3958:	blx	113f960 <program_name@@Base+0x112a8bc>
    395c:	ldmib	sp, {r0, r2, r9, sl, lr}^
    3960:			; <UNDEFINED> instruction: 0xf0001001
    3964:			; <UNDEFINED> instruction: 0x1c7bfa3f
    3968:	bicsle	r9, r0, r2
    396c:	movwcs	r9, #2562	; 0xa02
    3970:	eorcc	pc, r4, r5, asr #16
    3974:			; <UNDEFINED> instruction: 0xf8429808
    3978:			; <UNDEFINED> instruction: 0xf7fd3024
    397c:	blls	17e384 <program_name@@Base+0x1692e0>
    3980:	blls	11b9fc <program_name@@Base+0x106958>
    3984:	blls	1305b8 <program_name@@Base+0x11b514>
    3988:	blls	951f8 <program_name@@Base+0x80154>
    398c:	bmi	51b9e0 <program_name@@Base+0x50693c>
    3990:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    3994:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3998:	subsmi	r9, sl, r9, lsl #22
    399c:			; <UNDEFINED> instruction: 0x4620d119
    39a0:	pop	{r0, r1, r3, ip, sp, pc}
    39a4:	strdlt	r8, [lr, #-240]	; 0xffffff10
    39a8:	svclt	0x00140fb3
    39ac:	andcs	r2, r0, #268435456	; 0x10000000
    39b0:	strle	r0, [r1], #-177	; 0xffffff4f
    39b4:	sbcle	r2, sp, r0, lsl #20
    39b8:	blx	ff23f9c0 <program_name@@Base+0xff22a91c>
    39bc:	ldrcs	r2, [r0], -r0, asr #2
    39c0:	vst1.64	{d30}, [pc], r8
    39c4:	strbcs	r7, [r0], -r0, lsl #9
    39c8:	stmdals	r2, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    39cc:	b	15c19c8 <program_name@@Base+0x15ac924>
    39d0:			; <UNDEFINED> instruction: 0xf7fde7dd
    39d4:	svclt	0x0000ea7a
    39d8:	andeq	r1, r1, sl, lsl r6
    39dc:	andeq	r0, r0, r8, ror #1
    39e0:	andeq	r1, r1, lr, lsr r5
    39e4:	strdlt	fp, [r9], r0
    39e8:	strmi	r4, [r4], -r6, lsl #31
    39ec:			; <UNDEFINED> instruction: 0x560ee9dd
    39f0:	orrlt	r4, r1, #2130706432	; 0x7f000000
    39f4:	bmi	fe1281fc <program_name@@Base+0xfe113158>
    39f8:	strmi	r9, [fp], -r1, lsl #6
    39fc:	tstcs	r1, sl, ror r4
    3a00:	bl	2c19fc <program_name@@Base+0x2ac958>
    3a04:	andcs	r4, r5, #2113536	; 0x204000
    3a08:	ldrbtmi	r2, [r9], #-0
    3a0c:	b	15c1a08 <program_name@@Base+0x15ac964>
    3a10:	vpmin.s8	q10, q0, <illegal reg q15.5>
    3a14:	smlattcs	r1, r2, ip, r7
    3a18:			; <UNDEFINED> instruction: 0xf8cd58ba
    3a1c:	strmi	ip, [r3], -r0
    3a20:			; <UNDEFINED> instruction: 0xf7fd4620
    3a24:	ldmdbmi	fp!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    3a28:	andcs	r2, r0, r5, lsl #4
    3a2c:			; <UNDEFINED> instruction: 0xf7fd4479
    3a30:	strtmi	lr, [r1], -r6, asr #20
    3a34:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a38:	vceq.f32	d2, d0, d9
    3a3c:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    3a40:	sbcseq	pc, pc, r6, lsl r0	; <UNPREDICTABLE>
    3a44:	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    3a48:	rsbeq	r0, r3, r0, asr r0
    3a4c:	addeq	r0, sp, r7, ror r0
    3a50:	adcseq	r0, pc, r5, lsr #1
    3a54:	movwls	r0, #18
    3a58:	bmi	1bd52ac <program_name@@Base+0x1bc0208>
    3a5c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3a60:	b	ff6c1a5c <program_name@@Base+0xff6ac9b8>
    3a64:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    3a68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3a6c:			; <UNDEFINED> instruction: 0xf7fd2000
    3a70:	ldmib	r5, {r1, r2, r5, r9, fp, sp, lr, pc}^
    3a74:	strmi	r1, [r2], -r7, lsl #12
    3a78:	ldmib	r5, {r5, r9, sl, lr}^
    3a7c:	strls	r3, [r7], -r5, lsl #8
    3a80:	tstls	r6, lr, lsr #18
    3a84:	strls	r6, [r5], #-2281	; 0xfffff717
    3a88:	movwls	r6, #18604	; 0x48ac
    3a8c:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    3a90:	tstcs	r1, r2, lsl #12
    3a94:	strcc	lr, [r0], #-2509	; 0xfffff633
    3a98:			; <UNDEFINED> instruction: 0xf7fd682b
    3a9c:			; <UNDEFINED> instruction: 0xb009eabe
    3aa0:	ldmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    3aa4:	andcs	r2, r0, r5, lsl #4
    3aa8:			; <UNDEFINED> instruction: 0xf7fd4479
    3aac:	stmdavs	fp!, {r3, r9, fp, sp, lr, pc}
    3ab0:	strmi	r2, [r2], -r1, lsl #2
    3ab4:	andlt	r4, r9, r0, lsr #12
    3ab8:	ldrhtmi	lr, [r0], #141	; 0x8d
    3abc:	blt	feac1ab8 <program_name@@Base+0xfeaaca14>
    3ac0:	andcs	r4, r5, #88, 18	; 0x160000
    3ac4:	ldrbtmi	r2, [r9], #-0
    3ac8:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3acc:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    3ad0:	strls	r2, [lr], -r1, lsl #2
    3ad4:	strtmi	r4, [r0], -r2, lsl #12
    3ad8:	pop	{r0, r3, ip, sp, pc}
    3adc:			; <UNDEFINED> instruction: 0xf7fd40f0
    3ae0:	ldmdbmi	r1, {r0, r3, r4, r7, r9, fp, ip, sp, pc}^
    3ae4:	andcs	r2, r0, r5, lsl #4
    3ae8:			; <UNDEFINED> instruction: 0xf7fd4479
    3aec:	ldmib	r5, {r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    3af0:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    3af4:	stmib	sp, {r0, r8, sp}^
    3af8:	strmi	r6, [r2], -lr, lsl #14
    3afc:	andlt	r4, r9, r0, lsr #12
    3b00:	ldrhtmi	lr, [r0], #141	; 0x8d
    3b04:	blt	fe1c1b00 <program_name@@Base+0xfe1aca5c>
    3b08:	andcs	r4, r5, #72, 18	; 0x120000
    3b0c:	ldrbtmi	r2, [r9], #-0
    3b10:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b14:	ldrdvs	lr, [r2, -r5]
    3b18:	tstls	r2, fp, ror #16
    3b1c:	stmib	sp, {r0, r8, sp}^
    3b20:	stmdavs	fp!, {r9, sl, ip, sp}
    3b24:	strtmi	r4, [r0], -r2, lsl #12
    3b28:	b	1dc1b24 <program_name@@Base+0x1daca80>
    3b2c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3b30:	andcs	r4, r5, #1032192	; 0xfc000
    3b34:	ldrbtmi	r2, [r9], #-0
    3b38:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b3c:			; <UNDEFINED> instruction: 0x1603e9d5
    3b40:	strtmi	r4, [r0], -r2, lsl #12
    3b44:	strcc	lr, [r1], #-2517	; 0xfffff62b
    3b48:	strne	lr, [r2], -sp, asr #19
    3b4c:	stmib	sp, {r0, r8, sp}^
    3b50:	stmdavs	fp!, {sl, ip, sp}
    3b54:	b	1841b50 <program_name@@Base+0x182caac>
    3b58:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3b5c:	andcs	r4, r5, #868352	; 0xd4000
    3b60:	ldrbtmi	r2, [r9], #-0
    3b64:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b68:	movwvs	lr, #18901	; 0x49d5
    3b6c:	strtmi	r4, [r0], -r2, lsl #12
    3b70:	ldrdmi	lr, [r2, -r5]
    3b74:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3b78:	strne	lr, [r2], -sp, asr #19
    3b7c:	stmib	sp, {r0, r8, sp}^
    3b80:	stmdavs	fp!, {sl, ip, sp}
    3b84:	b	1241b80 <program_name@@Base+0x122cadc>
    3b88:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3b8c:	andcs	r4, r5, #688128	; 0xa8000
    3b90:	ldrbtmi	r2, [r9], #-0
    3b94:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b98:			; <UNDEFINED> instruction: 0x3705e9d5
    3b9c:			; <UNDEFINED> instruction: 0x1603e9d5
    3ba0:	strmi	r9, [r2], -r5, lsl #14
    3ba4:	stmiavs	ip!, {r5, r9, sl, lr}
    3ba8:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3bac:	strne	lr, [r2], -sp, asr #19
    3bb0:	stmib	sp, {r0, r8, sp}^
    3bb4:	stmdavs	fp!, {sl, ip, sp}
    3bb8:	b	bc1bb4 <program_name@@Base+0xbacb10>
    3bbc:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3bc0:	andcs	r4, r5, #491520	; 0x78000
    3bc4:	ldrbtmi	r2, [r9], #-0
    3bc8:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bcc:	ldrdvc	lr, [r6, -r5]
    3bd0:	movwvs	lr, #18901	; 0x49d5
    3bd4:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    3bd8:	strmi	r9, [r2], -r5, lsl #14
    3bdc:	stmiavs	ip!, {r5, r9, sl, lr}
    3be0:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3be4:	strne	lr, [r2], -sp, asr #19
    3be8:	stmib	sp, {r0, r8, sp}^
    3bec:	stmdavs	fp!, {sl, ip, sp}
    3bf0:	b	4c1bec <program_name@@Base+0x4acb48>
    3bf4:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3bf8:	andcs	r4, r5, #278528	; 0x44000
    3bfc:			; <UNDEFINED> instruction: 0xe7354479
    3c00:	b	1141bfc <program_name@@Base+0x112cb58>
    3c04:	andeq	r1, r1, r0, ror #9
    3c08:	andeq	r0, r0, ip, lsr pc
    3c0c:	andeq	r0, r0, r2, asr #30
    3c10:	andeq	r0, r0, ip, lsl r1
    3c14:	andeq	r0, r0, r4, lsr #30
    3c18:	andeq	r0, r0, r6, ror #29
    3c1c:	strheq	r1, [r0], -lr
    3c20:	andeq	r0, r0, r4, ror pc
    3c24:	andeq	r0, r0, r6, ror #30
    3c28:	andeq	r0, r0, ip, asr pc
    3c2c:	andeq	r0, r0, r2, asr pc
    3c30:	andeq	r0, r0, sl, asr #30
    3c34:	andeq	r0, r0, r2, asr #30
    3c38:	andeq	r0, r0, sl, lsr pc
    3c3c:	andeq	r0, r0, r2, lsr pc
    3c40:	andeq	r0, r0, r0, ror #30
    3c44:	strdlt	fp, [r3], r0
    3c48:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    3c4c:			; <UNDEFINED> instruction: 0x463db134
    3c50:			; <UNDEFINED> instruction: 0xf8552400
    3c54:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    3c58:	mvnsle	r2, r0, lsl #28
    3c5c:	strvc	lr, [r0], #-2509	; 0xfffff633
    3c60:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3c64:	ldcllt	0, cr11, [r0, #12]!
    3c68:	strdlt	fp, [pc], r0
    3c6c:	mcrge	13, 0, r4, cr2, cr1, {0}
    3c70:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    3c74:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    3c78:	strls	r6, [sp], #-2084	; 0xfffff7dc
    3c7c:	streq	pc, [r0], #-79	; 0xffffffb1
    3c80:			; <UNDEFINED> instruction: 0xf8572400
    3c84:			; <UNDEFINED> instruction: 0xf8465b04
    3c88:	tstlt	r5, r4, lsl #30
    3c8c:	cfstrscs	mvf3, [sl], {1}
    3c90:	strls	sp, [r1], #-503	; 0xfffffe09
    3c94:	strls	sl, [r0], #-3075	; 0xfffff3fd
    3c98:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3c9c:	blmi	1964c0 <program_name@@Base+0x18141c>
    3ca0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ca4:	blls	35dd14 <program_name@@Base+0x348c70>
    3ca8:	qaddle	r4, sl, r1
    3cac:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    3cb0:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cb4:	andeq	r1, r1, lr, asr r2
    3cb8:	andeq	r0, r0, r8, ror #1
    3cbc:	andeq	r1, r1, r0, lsr r2
    3cc0:	ldrblt	fp, [r0, #1032]!	; 0x408
    3cc4:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    3cc8:	ldcmi	14, cr10, [r5], {19}
    3ccc:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    3cd0:	blcc	141e30 <program_name@@Base+0x12cd8c>
    3cd4:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    3cd8:			; <UNDEFINED> instruction: 0xf04f940d
    3cdc:	strcs	r0, [r0], #-1024	; 0xfffffc00
    3ce0:			; <UNDEFINED> instruction: 0xf8569602
    3ce4:			; <UNDEFINED> instruction: 0xf8475b04
    3ce8:	tstlt	r5, r4, lsl #30
    3cec:	cfstrscs	mvf3, [sl], {1}
    3cf0:	strls	sp, [r1], #-503	; 0xfffffe09
    3cf4:	strls	sl, [r0], #-3075	; 0xfffff3fd
    3cf8:	mrc2	7, 3, pc, cr4, cr15, {7}
    3cfc:	blmi	216528 <program_name@@Base+0x201484>
    3d00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d04:	blls	35dd74 <program_name@@Base+0x348cd0>
    3d08:	qaddle	r4, sl, r4
    3d0c:	pop	{r1, r2, r3, ip, sp, pc}
    3d10:	strdlt	r4, [r1], -r0
    3d14:			; <UNDEFINED> instruction: 0xf7fd4770
    3d18:	svclt	0x0000e8d8
    3d1c:	andeq	r1, r1, r2, lsl #4
    3d20:	andeq	r0, r0, r8, ror #1
    3d24:	ldrdeq	r1, [r1], -r0
    3d28:	andcs	r4, r5, #20, 18	; 0x50000
    3d2c:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    3d30:	ldcmi	0, cr2, [r3], {-0}
    3d34:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d38:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    3d3c:			; <UNDEFINED> instruction: 0x4601447a
    3d40:			; <UNDEFINED> instruction: 0xf7fd2001
    3d44:	ldmdbmi	r0, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    3d48:	andcs	r2, r0, r5, lsl #4
    3d4c:			; <UNDEFINED> instruction: 0xf7fd4479
    3d50:	blmi	3be030 <program_name@@Base+0x3a8f8c>
    3d54:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    3d58:			; <UNDEFINED> instruction: 0x4601447a
    3d5c:			; <UNDEFINED> instruction: 0xf7fd2001
    3d60:	stmdbmi	ip, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
    3d64:	andcs	r2, r0, r5, lsl #4
    3d68:			; <UNDEFINED> instruction: 0xf7fd4479
    3d6c:	blmi	2be014 <program_name@@Base+0x2a8f70>
    3d70:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    3d74:	ldmdavs	r9, {r4, lr}
    3d78:	ldmdalt	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d7c:	andeq	r0, r0, sl, ror #28
    3d80:	muleq	r1, r6, r1
    3d84:	andeq	r0, r0, r4, ror lr
    3d88:	andeq	r0, r0, ip, ror lr
    3d8c:	ldrdeq	r0, [r0], -r2
    3d90:	strdeq	r0, [r0], -r8
    3d94:	andeq	r0, r0, r4, ror lr
    3d98:	andeq	r0, r0, r8, lsl #2
    3d9c:			; <UNDEFINED> instruction: 0x4604b510
    3da0:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3da4:	svclt	0x00183c00
    3da8:	stmdacs	r0, {r0, sl, sp}
    3dac:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    3db0:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    3db4:			; <UNDEFINED> instruction: 0xf8caf000
    3db8:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    3dbc:			; <UNDEFINED> instruction: 0xbc01fba0
    3dc0:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    3dc4:	movwcs	fp, #7960	; 0x1f18
    3dc8:	svceq	0x0000f1bb
    3dcc:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    3dd0:			; <UNDEFINED> instruction: 0xf000fb01
    3dd4:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    3dd8:	svclt	0x00e0f7ff
    3ddc:			; <UNDEFINED> instruction: 0xf8b6f000
    3de0:	svclt	0x00dcf7ff
    3de4:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    3de8:	movwcs	fp, #7960	; 0x1f18
    3dec:	svclt	0x00182900
    3df0:	ldmdblt	r3, {r8, r9, sp}^
    3df4:			; <UNDEFINED> instruction: 0xf7fd460c
    3df8:	mcrne	8, 1, lr, cr1, cr4, {3}
    3dfc:	tstcs	r1, r8, lsl pc
    3e00:	svclt	0x00182800
    3e04:	stmdblt	r1!, {r8, sp}
    3e08:			; <UNDEFINED> instruction: 0xf7fdbd10
    3e0c:	andcs	lr, r0, r8, lsr r8
    3e10:			; <UNDEFINED> instruction: 0xf000bd10
    3e14:	svclt	0x0000f89b
    3e18:	blx	fe871302 <program_name@@Base+0xfe85c25e>
    3e1c:	cfsh64ne	mvdx4, mvdx11, #2
    3e20:	movwcs	fp, #7960	; 0x1f18
    3e24:	blle	18ee2c <program_name@@Base+0x179d88>
    3e28:	blx	b22de <program_name@@Base+0x9d23a>
    3e2c:	pop	{r0, r8, ip, sp, lr, pc}
    3e30:			; <UNDEFINED> instruction: 0xf7ff4038
    3e34:			; <UNDEFINED> instruction: 0xf000bfd7
    3e38:	svclt	0x0000f889
    3e3c:			; <UNDEFINED> instruction: 0x460fb5f8
    3e40:	ldrmi	r6, [r5], -ip, lsl #16
    3e44:	orrslt	r4, r8, r6, lsl #12
    3e48:	subspl	pc, r4, r5, asr #4
    3e4c:	vmov.i32	d20, #1358954496	; 0x51000000
    3e50:			; <UNDEFINED> instruction: 0xf0005055
    3e54:	adcmi	pc, r0, #2572288	; 0x274000
    3e58:			; <UNDEFINED> instruction: 0x1c63d914
    3e5c:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    3e60:			; <UNDEFINED> instruction: 0xf104fb05
    3e64:	eorsvs	r4, ip, r0, lsr r6
    3e68:	ldrhtmi	lr, [r8], #141	; 0x8d
    3e6c:	svclt	0x00baf7ff
    3e70:	blx	fe9303ca <program_name@@Base+0xfe91b326>
    3e74:	cdpne	2, 1, cr1, cr3, cr5, {0}
    3e78:	movwcs	fp, #7960	; 0x1f18
    3e7c:	blle	4e284 <program_name@@Base+0x391e0>
    3e80:	rscle	r2, sp, r0, lsl #22
    3e84:			; <UNDEFINED> instruction: 0xf862f000
    3e88:	subcs	r4, r0, r1, lsl r6
    3e8c:			; <UNDEFINED> instruction: 0xf980f000
    3e90:	svclt	0x00942d40
    3e94:	mcrrne	6, 0, r4, r4, cr4
    3e98:	svclt	0x0000e7eb
    3e9c:	strmi	fp, [fp], -r8, lsl #10
    3ea0:	cmnlt	r8, r9, lsl #16
    3ea4:	subspl	pc, r4, #1342177284	; 0x50000004
    3ea8:	subspl	pc, r5, #1342177292	; 0x5000000c
    3eac:	andsle	r4, r0, #268435465	; 0x10000009
    3eb0:	bl	8afe0 <program_name@@Base+0x75f3c>
    3eb4:	andsvs	r0, r9, r1, asr r1
    3eb8:			; <UNDEFINED> instruction: 0x4008e8bd
    3ebc:	svclt	0x0092f7ff
    3ec0:	tstle	r5, r0, lsl #18
    3ec4:	andsvs	r2, r9, r0, asr #2
    3ec8:			; <UNDEFINED> instruction: 0x4008e8bd
    3ecc:	svclt	0x008af7ff
    3ed0:			; <UNDEFINED> instruction: 0xf000daf1
    3ed4:	svclt	0x0000f83b
    3ed8:	addlt	fp, r3, r0, lsl #10
    3edc:			; <UNDEFINED> instruction: 0xf7ff9001
    3ee0:	bls	83c5c <program_name@@Base+0x6ebb8>
    3ee4:	andlt	r2, r3, r0, lsl #2
    3ee8:	bl	142064 <program_name@@Base+0x12cfc0>
    3eec:	ldmdalt	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ef0:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    3ef4:			; <UNDEFINED> instruction: 0xbc01fba0
    3ef8:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    3efc:	movwcs	fp, #7960	; 0x1f18
    3f00:	svceq	0x0000f1bb
    3f04:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    3f08:	svc	0x0088f7fc
    3f0c:	pop	{r3, r8, ip, sp, pc}
    3f10:			; <UNDEFINED> instruction: 0xf0008800
    3f14:	svclt	0x0000f81b
    3f18:	addlt	fp, r3, r0, lsl #10
    3f1c:	strmi	r9, [r8], -r1
    3f20:			; <UNDEFINED> instruction: 0xf7ff9100
    3f24:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    3f28:	andlt	r2, r3, r0, lsl #2
    3f2c:	bl	1420a8 <program_name@@Base+0x12d004>
    3f30:	svclt	0x00b0f7fc
    3f34:			; <UNDEFINED> instruction: 0x4604b510
    3f38:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f3c:	strtmi	r4, [r0], -r1, lsl #12
    3f40:	pop	{r0, r8, ip, sp}
    3f44:			; <UNDEFINED> instruction: 0xf7ff4010
    3f48:	svclt	0x0000bfe7
    3f4c:	andcs	fp, r5, #8, 10	; 0x2000000
    3f50:	andcs	r4, r0, r9, lsl #22
    3f54:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    3f58:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    3f5c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3f60:	svc	0x00acf7fc
    3f64:	tstcs	r0, r7, lsl #20
    3f68:			; <UNDEFINED> instruction: 0x4603447a
    3f6c:			; <UNDEFINED> instruction: 0xf7fc4620
    3f70:			; <UNDEFINED> instruction: 0xf7fdefe8
    3f74:	svclt	0x0000e88c
    3f78:	andeq	r0, r1, sl, ror pc
    3f7c:	andeq	r0, r0, r0, lsl r1
    3f80:	strdeq	r0, [r0], -r4
    3f84:	andeq	r0, r0, r0, asr #17
    3f88:	addlt	fp, r3, r0, lsr r5
    3f8c:			; <UNDEFINED> instruction: 0xf7fd4604
    3f90:	stmdacs	r0, {r2, r3, r4, r5, fp, sp, lr, pc}
    3f94:	blle	7d581c <program_name@@Base+0x7c0778>
    3f98:	svc	0x00f0f7fc
    3f9c:	strtmi	fp, [r0], -r8, ror #18
    3fa0:			; <UNDEFINED> instruction: 0xf824f000
    3fa4:			; <UNDEFINED> instruction: 0xf7fdb1b8
    3fa8:			; <UNDEFINED> instruction: 0x4605e814
    3fac:	stmdavs	ip!, {r5, r9, sl, lr}
    3fb0:	ldmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fb4:	andlt	fp, r3, ip, lsr #19
    3fb8:			; <UNDEFINED> instruction: 0x4620bd30
    3fbc:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fc0:	andcs	r2, r0, #1073741824	; 0x40000000
    3fc4:	mrsls	r2, LR_irq
    3fc8:	svc	0x00a2f7fc
    3fcc:	svclt	0x00083101
    3fd0:	svccc	0x00fff1b0
    3fd4:	strtmi	sp, [r0], -r3, ror #3
    3fd8:	pop	{r0, r1, ip, sp, pc}
    3fdc:			; <UNDEFINED> instruction: 0xf7fd4030
    3fe0:			; <UNDEFINED> instruction: 0xf04fb821
    3fe4:	strdvs	r3, [ip], -pc	; <UNPREDICTABLE>
    3fe8:	svclt	0x0000e7e5
    3fec:			; <UNDEFINED> instruction: 0x4604b510
    3ff0:	smlawblt	r8, r2, r0, fp
    3ff4:	svc	0x00c2f7fc
    3ff8:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    3ffc:	strle	r0, [r5], #-1499	; 0xfffffa25
    4000:	andlt	r4, r2, r0, lsr #12
    4004:			; <UNDEFINED> instruction: 0x4010e8bd
    4008:	svclt	0x0030f7fc
    400c:	andcs	r2, r0, #1073741824	; 0x40000000
    4010:	strtmi	r2, [r0], -r0, lsl #6
    4014:			; <UNDEFINED> instruction: 0xf0009100
    4018:	strtmi	pc, [r0], -r7, lsl #16
    401c:	pop	{r1, ip, sp, pc}
    4020:			; <UNDEFINED> instruction: 0xf7fc4010
    4024:	svclt	0x0000bf23
    4028:	addlt	fp, r4, r0, ror r5
    402c:	strne	lr, [r1, #-2512]	; 0xfffff630
    4030:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    4034:	andle	r4, r6, sp, lsl #5
    4038:	strls	r4, [r8], -r0, lsr #12
    403c:	pop	{r2, ip, sp, pc}
    4040:			; <UNDEFINED> instruction: 0xf7fc4070
    4044:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    4048:	addmi	r1, sp, #4, 10	; 0x1000000
    404c:	bvs	1178824 <program_name@@Base+0x1163780>
    4050:	mvnsle	r2, r0, lsl #26
    4054:	movwcs	lr, #10701	; 0x29cd
    4058:	svc	0x00d6f7fc
    405c:	movwcs	lr, #10717	; 0x29dd
    4060:			; <UNDEFINED> instruction: 0xf7fc9600
    4064:			; <UNDEFINED> instruction: 0x460bef56
    4068:			; <UNDEFINED> instruction: 0x46021c59
    406c:			; <UNDEFINED> instruction: 0xf1b2bf08
    4070:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    4074:	strtmi	r6, [r8], -r1, lsr #16
    4078:	tstcs	r4, #196, 18	; 0x310000
    407c:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    4080:	andlt	r6, r4, r1, lsr #32
    4084:			; <UNDEFINED> instruction: 0xf04fbd70
    4088:	udf	#41743	; 0xa30f
    408c:			; <UNDEFINED> instruction: 0x460fb5f0
    4090:			; <UNDEFINED> instruction: 0x46164916
    4094:	addlt	r4, r3, r6, lsl sl
    4098:			; <UNDEFINED> instruction: 0x466c4479
    409c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    40a0:			; <UNDEFINED> instruction: 0xf04f9201
    40a4:	mrslt	r0, R8_usr
    40a8:	ldrtmi	r4, [r2], -r4, lsl #12
    40ac:			; <UNDEFINED> instruction: 0x46204639
    40b0:	svc	0x0040f7fc
    40b4:	svclt	0x00182e00
    40b8:	svceq	0x0003f110
    40bc:	stmdale	sl, {r0, r2, r9, sl, lr}
    40c0:	blmi	2d68f8 <program_name@@Base+0x2c1854>
    40c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    40c8:	blls	5e138 <program_name@@Base+0x49094>
    40cc:	qaddle	r4, sl, fp
    40d0:	andlt	r4, r3, r8, lsr #12
    40d4:	strdcs	fp, [r0], -r0
    40d8:			; <UNDEFINED> instruction: 0xf830f000
    40dc:	mvnle	r2, r0, lsl #16
    40e0:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    40e4:	strb	r6, [fp, r3, lsr #32]!
    40e8:	mcr	7, 7, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    40ec:	andeq	r0, r1, r8, lsr lr
    40f0:	andeq	r0, r0, r8, ror #1
    40f4:	andeq	r0, r1, ip, lsl #28
    40f8:			; <UNDEFINED> instruction: 0x4604b570
    40fc:	svc	0x0014f7fc
    4100:			; <UNDEFINED> instruction: 0xf0056825
    4104:	strmi	r0, [r6], -r0, lsr #10
    4108:			; <UNDEFINED> instruction: 0xf7ff4620
    410c:			; <UNDEFINED> instruction: 0x4604ff3d
    4110:	teqlt	r8, r5, asr r9
    4114:			; <UNDEFINED> instruction: 0xf7fcb97e
    4118:	stmdavs	r4, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    411c:	svclt	0x00183c09
    4120:	ldrbtcc	pc, [pc], #79	; 4128 <__assert_fail@plt+0x3084>	; <UNPREDICTABLE>
    4124:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4128:			; <UNDEFINED> instruction: 0xf7fcb928
    412c:	andvs	lr, r4, r2, asr pc
    4130:	ldrbtcc	pc, [pc], #79	; 4138 <__assert_fail@plt+0x3094>	; <UNPREDICTABLE>
    4134:			; <UNDEFINED> instruction: 0xf04fe7f6
    4138:	udf	#13135	; 0x334f
    413c:	tstcs	r0, r8, lsl #10
    4140:	svc	0x0086f7fc
    4144:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    4148:	tstle	r3, r3, asr #22
    414c:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    4150:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    4154:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    4158:	mrc	7, 3, APSR_nzcv, cr4, cr12, {7}
    415c:	svclt	0x00183800
    4160:	stclt	0, cr2, [r8, #-4]
    4164:	stclt	0, cr2, [r8, #-4]
    4168:	andeq	r0, r0, lr, lsl #22
    416c:	andcs	fp, lr, r8, lsl #10
    4170:	svc	0x007af7fc
    4174:	stmdavc	r3, {r4, r8, ip, sp, pc}
    4178:	stfltd	f3, [r8, #-108]	; 0xffffff94
    417c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4180:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    4184:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    4188:	andeq	r0, r0, lr, ror #21
    418c:	andeq	r0, r0, r8, ror #21
    4190:	svclt	0x00081e4a
    4194:			; <UNDEFINED> instruction: 0xf0c04770
    4198:	addmi	r8, r8, #36, 2
    419c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    41a0:			; <UNDEFINED> instruction: 0xf0004211
    41a4:	blx	fec24608 <program_name@@Base+0xfec0f564>
    41a8:	blx	fec80fb0 <program_name@@Base+0xfec6bf0c>
    41ac:	bl	fe8c0bb8 <program_name@@Base+0xfe8abb14>
    41b0:			; <UNDEFINED> instruction: 0xf1c30303
    41b4:	andge	r0, r4, #2080374784	; 0x7c000000
    41b8:	movwne	lr, #15106	; 0x3b02
    41bc:	andeq	pc, r0, #79	; 0x4f
    41c0:	svclt	0x0000469f
    41c4:	andhi	pc, r0, pc, lsr #7
    41c8:	svcvc	0x00c1ebb0
    41cc:	bl	10b3dd4 <program_name@@Base+0x109ed30>
    41d0:	svclt	0x00280202
    41d4:	sbcvc	lr, r1, r0, lsr #23
    41d8:	svcvc	0x0081ebb0
    41dc:	bl	10b3de4 <program_name@@Base+0x109ed40>
    41e0:	svclt	0x00280202
    41e4:	addvc	lr, r1, r0, lsr #23
    41e8:	svcvc	0x0041ebb0
    41ec:	bl	10b3df4 <program_name@@Base+0x109ed50>
    41f0:	svclt	0x00280202
    41f4:	subvc	lr, r1, r0, lsr #23
    41f8:	svcvc	0x0001ebb0
    41fc:	bl	10b3e04 <program_name@@Base+0x109ed60>
    4200:	svclt	0x00280202
    4204:	andvc	lr, r1, r0, lsr #23
    4208:	svcvs	0x00c1ebb0
    420c:	bl	10b3e14 <program_name@@Base+0x109ed70>
    4210:	svclt	0x00280202
    4214:	sbcvs	lr, r1, r0, lsr #23
    4218:	svcvs	0x0081ebb0
    421c:	bl	10b3e24 <program_name@@Base+0x109ed80>
    4220:	svclt	0x00280202
    4224:	addvs	lr, r1, r0, lsr #23
    4228:	svcvs	0x0041ebb0
    422c:	bl	10b3e34 <program_name@@Base+0x109ed90>
    4230:	svclt	0x00280202
    4234:	subvs	lr, r1, r0, lsr #23
    4238:	svcvs	0x0001ebb0
    423c:	bl	10b3e44 <program_name@@Base+0x109eda0>
    4240:	svclt	0x00280202
    4244:	andvs	lr, r1, r0, lsr #23
    4248:	svcpl	0x00c1ebb0
    424c:	bl	10b3e54 <program_name@@Base+0x109edb0>
    4250:	svclt	0x00280202
    4254:	sbcpl	lr, r1, r0, lsr #23
    4258:	svcpl	0x0081ebb0
    425c:	bl	10b3e64 <program_name@@Base+0x109edc0>
    4260:	svclt	0x00280202
    4264:	addpl	lr, r1, r0, lsr #23
    4268:	svcpl	0x0041ebb0
    426c:	bl	10b3e74 <program_name@@Base+0x109edd0>
    4270:	svclt	0x00280202
    4274:	subpl	lr, r1, r0, lsr #23
    4278:	svcpl	0x0001ebb0
    427c:	bl	10b3e84 <program_name@@Base+0x109ede0>
    4280:	svclt	0x00280202
    4284:	andpl	lr, r1, r0, lsr #23
    4288:	svcmi	0x00c1ebb0
    428c:	bl	10b3e94 <program_name@@Base+0x109edf0>
    4290:	svclt	0x00280202
    4294:	sbcmi	lr, r1, r0, lsr #23
    4298:	svcmi	0x0081ebb0
    429c:	bl	10b3ea4 <program_name@@Base+0x109ee00>
    42a0:	svclt	0x00280202
    42a4:	addmi	lr, r1, r0, lsr #23
    42a8:	svcmi	0x0041ebb0
    42ac:	bl	10b3eb4 <program_name@@Base+0x109ee10>
    42b0:	svclt	0x00280202
    42b4:	submi	lr, r1, r0, lsr #23
    42b8:	svcmi	0x0001ebb0
    42bc:	bl	10b3ec4 <program_name@@Base+0x109ee20>
    42c0:	svclt	0x00280202
    42c4:	andmi	lr, r1, r0, lsr #23
    42c8:	svccc	0x00c1ebb0
    42cc:	bl	10b3ed4 <program_name@@Base+0x109ee30>
    42d0:	svclt	0x00280202
    42d4:	sbccc	lr, r1, r0, lsr #23
    42d8:	svccc	0x0081ebb0
    42dc:	bl	10b3ee4 <program_name@@Base+0x109ee40>
    42e0:	svclt	0x00280202
    42e4:	addcc	lr, r1, r0, lsr #23
    42e8:	svccc	0x0041ebb0
    42ec:	bl	10b3ef4 <program_name@@Base+0x109ee50>
    42f0:	svclt	0x00280202
    42f4:	subcc	lr, r1, r0, lsr #23
    42f8:	svccc	0x0001ebb0
    42fc:	bl	10b3f04 <program_name@@Base+0x109ee60>
    4300:	svclt	0x00280202
    4304:	andcc	lr, r1, r0, lsr #23
    4308:	svccs	0x00c1ebb0
    430c:	bl	10b3f14 <program_name@@Base+0x109ee70>
    4310:	svclt	0x00280202
    4314:	sbccs	lr, r1, r0, lsr #23
    4318:	svccs	0x0081ebb0
    431c:	bl	10b3f24 <program_name@@Base+0x109ee80>
    4320:	svclt	0x00280202
    4324:	addcs	lr, r1, r0, lsr #23
    4328:	svccs	0x0041ebb0
    432c:	bl	10b3f34 <program_name@@Base+0x109ee90>
    4330:	svclt	0x00280202
    4334:	subcs	lr, r1, r0, lsr #23
    4338:	svccs	0x0001ebb0
    433c:	bl	10b3f44 <program_name@@Base+0x109eea0>
    4340:	svclt	0x00280202
    4344:	andcs	lr, r1, r0, lsr #23
    4348:	svcne	0x00c1ebb0
    434c:	bl	10b3f54 <program_name@@Base+0x109eeb0>
    4350:	svclt	0x00280202
    4354:	sbcne	lr, r1, r0, lsr #23
    4358:	svcne	0x0081ebb0
    435c:	bl	10b3f64 <program_name@@Base+0x109eec0>
    4360:	svclt	0x00280202
    4364:	addne	lr, r1, r0, lsr #23
    4368:	svcne	0x0041ebb0
    436c:	bl	10b3f74 <program_name@@Base+0x109eed0>
    4370:	svclt	0x00280202
    4374:	subne	lr, r1, r0, lsr #23
    4378:	svcne	0x0001ebb0
    437c:	bl	10b3f84 <program_name@@Base+0x109eee0>
    4380:	svclt	0x00280202
    4384:	andne	lr, r1, r0, lsr #23
    4388:	svceq	0x00c1ebb0
    438c:	bl	10b3f94 <program_name@@Base+0x109eef0>
    4390:	svclt	0x00280202
    4394:	sbceq	lr, r1, r0, lsr #23
    4398:	svceq	0x0081ebb0
    439c:	bl	10b3fa4 <program_name@@Base+0x109ef00>
    43a0:	svclt	0x00280202
    43a4:	addeq	lr, r1, r0, lsr #23
    43a8:	svceq	0x0041ebb0
    43ac:	bl	10b3fb4 <program_name@@Base+0x109ef10>
    43b0:	svclt	0x00280202
    43b4:	subeq	lr, r1, r0, lsr #23
    43b8:	svceq	0x0001ebb0
    43bc:	bl	10b3fc4 <program_name@@Base+0x109ef20>
    43c0:	svclt	0x00280202
    43c4:	andeq	lr, r1, r0, lsr #23
    43c8:			; <UNDEFINED> instruction: 0x47704610
    43cc:	andcs	fp, r1, ip, lsl #30
    43d0:	ldrbmi	r2, [r0, -r0]!
    43d4:			; <UNDEFINED> instruction: 0xf281fab1
    43d8:	andseq	pc, pc, #-2147483600	; 0x80000030
    43dc:			; <UNDEFINED> instruction: 0xf002fa20
    43e0:	tstlt	r8, r0, ror r7
    43e4:	rscscc	pc, pc, pc, asr #32
    43e8:	stmdalt	lr, {ip, sp, lr, pc}
    43ec:	rscsle	r2, r8, r0, lsl #18
    43f0:	andmi	lr, r3, sp, lsr #18
    43f4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    43f8:			; <UNDEFINED> instruction: 0x4006e8bd
    43fc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    4400:	smlatbeq	r3, r1, fp, lr
    4404:	svclt	0x00004770
    4408:			; <UNDEFINED> instruction: 0xf04fb502
    440c:			; <UNDEFINED> instruction: 0xf7fc0008
    4410:	stclt	13, cr14, [r2, #-80]	; 0xffffffb0
    4414:	mvnsmi	lr, #737280	; 0xb4000
    4418:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    441c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4420:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4424:	stcl	7, cr15, [sl], #1008	; 0x3f0
    4428:	blne	1d95624 <program_name@@Base+0x1d80580>
    442c:	strhle	r1, [sl], -r6
    4430:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4434:	svccc	0x0004f855
    4438:	strbmi	r3, [sl], -r1, lsl #8
    443c:	ldrtmi	r4, [r8], -r1, asr #12
    4440:	adcmi	r4, r6, #152, 14	; 0x2600000
    4444:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4448:	svclt	0x000083f8
    444c:	andeq	r0, r1, lr, asr #18
    4450:	andeq	r0, r1, r4, asr #18
    4454:	svclt	0x00004770
    4458:	tstcs	r0, r2, lsl #22
    445c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4460:	ldclt	7, cr15, [ip, #1008]!	; 0x3f0
    4464:	andeq	r0, r1, r4, lsr #23

Disassembly of section .fini:

00004468 <.fini>:
    4468:	push	{r3, lr}
    446c:	pop	{r3, pc}
