Info (10281): Verilog HDL Declaration information at slave_port.v(27): object "addr" differs only in case from object "ADDR" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v Line: 27
Info (10281): Verilog HDL Declaration information at slave_port.v(28): object "rdata" differs only in case from object "RDATA" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v Line: 28
Info (10281): Verilog HDL Declaration information at slave_port.v(26): object "wdata" differs only in case from object "WDATA" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v Line: 26
Info (10281): Verilog HDL Declaration information at slave_port.v(19): object "sready" differs only in case from object "SREADY" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v Line: 19
Info (10281): Verilog HDL Declaration information at slave_port.v(7): object "rvalid" differs only in case from object "RVALID" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v Line: 7
Info (10281): Verilog HDL Declaration information at master_port.v(37): object "addr" differs only in case from object "ADDR" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v Line: 37
Info (10281): Verilog HDL Declaration information at master_port.v(36): object "rdata" differs only in case from object "RDATA" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v Line: 36
Info (10281): Verilog HDL Declaration information at master_port.v(36): object "wdata" differs only in case from object "WDATA" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v Line: 36
