Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/memory.vhd" in Library work.
Entity <memory> compiled.
Entity <memory> (Architecture <bhv>) compiled.
Compiling vhdl file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/decoder.vhd" in Library work.
Architecture bhv of Entity decoder is up to date.
Compiling vhdl file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/reg.vhd" in Library work.
Architecture bhv of Entity reg is up to date.
Compiling vhdl file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/dataselector.vhd" in Library work.
Architecture bhv of Entity dataselector is up to date.
Compiling vhdl file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/alu.vhd" in Library work.
Architecture bhv of Entity alu is up to date.
Compiling vhdl file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/pcselector.vhd" in Library work.
Architecture bhv of Entity pcselector is up to date.
Compiling vhdl file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/cpu.vhd" in Library work.
Architecture bhv of Entity cpu is up to date.
Compiling vhdl file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.vhd" in Library work.
Architecture bhv of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <cpu> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <reg> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <dataselector> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <pcselector> in library <work> (architecture <bhv>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <bhv>).
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <cpu> in library <work> (Architecture <bhv>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <memory> in library <work> (Architecture <bhv>).
INFO:Xst:2679 - Register <flashWE> in unit <memory> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Ram2EN> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Ram1EN> in unit <memory> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <decoder> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/decoder.vhd" line 34: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ForceNop>, <Instruction>, <BranchPredict>
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <reg> in library <work> (Architecture <bhv>).
INFO:Xst:2679 - Register <Index<7>> in unit <reg> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Index<3>> in unit <reg> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <reg> analyzed. Unit <reg> generated.

Analyzing Entity <dataselector> in library <work> (Architecture <bhv>).
Entity <dataselector> analyzed. Unit <dataselector> generated.

Analyzing Entity <alu> in library <work> (Architecture <bhv>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <pcselector> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/pcselector.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PC>
Entity <pcselector> analyzed. Unit <pcselector> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <memory>.
    Related source file is "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/memory.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <tbre> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <tsre> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <rdn> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <wrn> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <dataReady> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <instructions> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000001000.
INFO:Xst:1799 - State write1 is never reached in FSM <r2State>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 9                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_scan                  (rising_edge)        |
    | Clock enable       | startedCache              (negative)           |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | read1                                          |
    | Power Up State     | waiting                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <r1State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_scan                  (rising_edge)        |
    | Clock enable       | r1State$and0000           (positive)           |
    | Power Up State     | waiting                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <r2State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_scan                  (rising_edge)        |
    | Clock enable       | r1State$and0000           (positive)           |
    | Power Up State     | waiting                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Ram1WE>.
    Found 16-bit tristate buffer for signal <flashData>.
    Found 16-bit register for signal <Ram2Addr>.
    Found 16-bit register for signal <InstructionResult>.
    Found 1-bit register for signal <Ram2WE>.
    Found 22-bit register for signal <flashAddr>.
    Found 16-bit register for signal <Result>.
    Found 1-bit tristate buffer for signal <tbre>.
    Found 1-bit tristate buffer for signal <tsre>.
    Found 1-bit register for signal <flashOE>.
    Found 16-bit tristate buffer for signal <Ram1Data>.
    Found 1-bit tristate buffer for signal <rdn>.
    Found 1-bit tristate buffer for signal <wrn>.
    Found 1-bit register for signal <Ram1OE>.
    Found 16-bit register for signal <Ram1Addr>.
    Found 1-bit tristate buffer for signal <dataReady>.
    Found 16-bit tristate buffer for signal <Ram2Data>.
    Found 1-bit register for signal <Ram2OE>.
    Found 16-bit up counter for signal <curAddr>.
    Found 16-bit register for signal <curData>.
    Found 16-bit register for signal <Mtridata_flashData> created at line 103.
    Found 16-bit register for signal <Mtridata_Ram1Data> created at line 154.
    Found 16-bit register for signal <Mtridata_Ram2Data> created at line 126.
    Found 1-bit register for signal <Mtrien_flashData> created at line 103.
    Found 1-bit register for signal <Mtrien_Ram1Data> created at line 154.
    Found 1-bit register for signal <Mtrien_Ram2Data> created at line 126.
    Found 18-bit comparator not equal for signal <r1State$cmp_ne0000> created at line 137.
    Found 18-bit register for signal <r1Trigger>.
    Found 18-bit comparator equal for signal <r1Trigger$cmp_eq0000> created at line 137.
    Found 16-bit comparator less for signal <r2State$cmp_lt0000> created at line 116.
    Found 16-bit comparator not equal for signal <r2State$cmp_ne0000> created at line 110.
    Found 16-bit register for signal <r2Trigger>.
    Found 16-bit comparator equal for signal <r2Trigger$cmp_eq0000> created at line 110.
    Found 1-bit register for signal <startedCache>.
    Found 16-bit adder for signal <state$add0000> created at line 194.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 193 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  53 Tristate(s).
Unit <memory> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/decoder.vhd".
WARNING:Xst:647 - Input <reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1608 - Relative priorities of control signals on register <BranchTarget> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <SFlag> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <BranchFlag> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <RegisterTarget> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <BranchForce> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <BranchTargetAlu> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <LFlag> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <DataSelectorInstruction> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <BubbleNext> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <Immediate> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <AluInstruction> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 16-bit latch for signal <BranchTarget>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BranchFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:1608 - Relative priorities of control signals on register <Q> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <Q> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 4-bit latch for signal <RegisterTarget>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BranchForce>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <BranchTargetAlu>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <DataSelectorInstruction>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <BubbleNext>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <Immediate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <AluInstruction>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit adder for signal <BranchTargetAlu$add0000> created at line 177.
    Found 16-bit adder for signal <BranchTargetAlu$add0001> created at line 179.
    Found 16-bit adder for signal <mux0000$addsub0000> created at line 67.
    Found 3-bit adder for signal <mux0004$addsub0000> created at line 68.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <decoder> synthesized.


Synthesizing Unit <reg>.
    Related source file is "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/reg.vhd".
WARNING:Xst:1305 - Output <IH_after> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <PC0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instruction<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SP_after> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <SP_before> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IH_before> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <reg_after> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <flag1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <led>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <flag2>.
    Found 8x3-bit ROM for signal <Instruction_4_2$rom0000>.
    Found 8x3-bit ROM for signal <Instruction_10_8$rom0000>.
    Found 8x3-bit ROM for signal <Instruction_7_5$rom0000>.
    Found 16-bit 8-to-1 multiplexer for signal <Rx>.
    Found 16-bit 8-to-1 multiplexer for signal <Ry>.
    Found 16-bit 8-to-1 multiplexer for signal <Rz>.
    Found 5-bit comparator less for signal <led$cmp_lt0000> created at line 423.
    Summary:
	inferred   3 ROM(s).
	inferred   1 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <reg> synthesized.


Synthesizing Unit <dataselector>.
    Related source file is "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/dataselector.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <DataA>.
    Found 16-bit 4-to-1 multiplexer for signal <DataB>.
    Found 16-bit 4-to-1 multiplexer for signal <DataS>.
    Found 4-bit comparator equal for signal <DataA$cmp_eq0000> created at line 34.
    Found 4-bit comparator equal for signal <DataA$cmp_eq0001> created at line 44.
    Found 4-bit comparator equal for signal <DataA$cmp_eq0002> created at line 54.
    Summary:
	inferred   3 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <dataselector> synthesized.


Synthesizing Unit <alu>.
    Related source file is "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/alu.vhd".
    Found 16x1-bit ROM for signal <BranchFlagForward>.
    Found 1-bit 16-to-1 multiplexer for signal <Tout>.
    Found 1-bit 16-to-1 multiplexer for signal <BranchConfirm>.
    Found 16-bit addsub for signal <Result$addsub0000>.
    Found 16-bit adder for signal <Result$addsub0001> created at line 162.
    Found 1-bit xor2 for signal <Tout$xor0000> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0001> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0002> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0003> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0004> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0005> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0006> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0007> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0008> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0009> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0010> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0011> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0012> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0013> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0014> created at line 61.
    Found 1-bit xor2 for signal <Tout$xor0015> created at line 61.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <pcselector>.
    Related source file is "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/pcselector.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <PCNext>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit xor2 for signal <BranchPredictNext>.
    Found 16-bit adder for signal <PC0$add0000> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pcselector> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/cpu.vhd".
WARNING:Xst:646 - Signal <led_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ID_EX_ModifiedValue_in> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <ID_EX_ModifiedIndex_in> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
    Found 1-bit register for signal <BranchPredict_out>.
    Found 16-bit register for signal <EX_MEM_AluResult_out>.
    Found 16-bit register for signal <EX_MEM_DataS_out>.
    Found 1-bit register for signal <EX_MEM_LFlag_out>.
    Found 4-bit register for signal <EX_MEM_RegisterTarget_out>.
    Found 1-bit register for signal <EX_MEM_SFlag_out>.
    Found 4-bit register for signal <ID_EX_AluInstruction_out>.
    Found 16-bit register for signal <ID_EX_BranchTargetAlu_out>.
    Found 6-bit register for signal <ID_EX_DataSelectorInstruction_out>.
    Found 16-bit register for signal <ID_EX_Immediate_out>.
    Found 12-bit register for signal <ID_EX_Index_out>.
    Found 1-bit register for signal <ID_EX_LFlag_out>.
    Found 4-bit register for signal <ID_EX_ModifiedIndex_out>.
    Found 16-bit register for signal <ID_EX_ModifiedValue_out>.
    Found 4-bit register for signal <ID_EX_RegisterTarget_out>.
    Found 16-bit register for signal <ID_EX_Rx_out>.
    Found 16-bit register for signal <ID_EX_Ry_out>.
    Found 16-bit register for signal <ID_EX_Rz_out>.
    Found 1-bit register for signal <ID_EX_SFlag_out>.
    Found 3-bit register for signal <IF_ID_Bubble_out>.
    Found 16-bit register for signal <IF_ID_Instruction_out>.
    Found 16-bit register for signal <IF_ID_PC0_out>.
    Found 16-bit register for signal <IH_out>.
    Found 16-bit up counter for signal <led_test>.
    Found 4-bit register for signal <MEM_WB_RegisterTarget_out>.
    Found 16-bit register for signal <MEM_WB_WriteInData_out>.
    Found 16-bit register for signal <PC_out>.
    Found 1-bit register for signal <PredictionFailed_out>.
    Found 128-bit register for signal <reg_out>.
    Found 16-bit register for signal <SP_out>.
    Found 1-bit register for signal <T_out>.
    Summary:
	inferred   1 Counter(s).
	inferred 400 D-type flip-flop(s).
Unit <cpu> synthesized.


Synthesizing Unit <main>.
    Related source file is "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.vhd".
    Found 1-bit register for signal <gen_clk_scan>.
    Found 32-bit up counter for signal <gen_scan_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x1-bit ROM                                          : 1
 8x3-bit ROM                                           : 3
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 6
 16-bit addsub                                         : 1
 3-bit adder                                           : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 50
 1-bit register                                        : 16
 12-bit register                                       : 1
 128-bit register                                      : 1
 16-bit register                                       : 23
 18-bit register                                       : 1
 22-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 5
 6-bit register                                        : 1
# Latches                                              : 13
 1-bit latch                                           : 4
 16-bit latch                                          : 5
 3-bit latch                                           : 1
 4-bit latch                                           : 2
 6-bit latch                                           : 1
# Comparators                                          : 9
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 1
 16-bit comparator not equal                           : 1
 18-bit comparator equal                               : 1
 18-bit comparator not equal                           : 1
 4-bit comparator equal                                : 3
 5-bit comparator less                                 : 1
# Multiplexers                                         : 8
 1-bit 16-to-1 multiplexer                             : 2
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 3
# Tristates                                            : 8
 1-bit tristate buffer                                 : 5
 16-bit tristate buffer                                : 3
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <cpu_instance/memory_instance/r2State/FSM> on signal <r2State[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 waiting | 000
 read1   | 001
 read2   | 010
 write1  | unreached
 done    | 100
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cpu_instance/memory_instance/r1State/FSM> on signal <r1State[1:5]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 waiting | 00001
 read1   | 00010
 read2   | 10000
 write1  | 00100
 done    | 01000
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cpu_instance/memory_instance/state/FSM> on signal <state[1:8]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 waiting    | 00000001
 read1      | 00000010
 read2      | 00000100
 read3      | 00001000
 read4      | 00010000
 writetoram | 00100000
 done       | 01000000
 readtest   | 10000000
------------------------
INFO:Xst:2261 - The FF/Latch <Mtridata_flashData_0> in Unit <memory_instance> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_flashData_1> <Mtridata_flashData_2> <Mtridata_flashData_3> <Mtridata_flashData_4> <Mtridata_flashData_5> <Mtridata_flashData_6> <Mtridata_flashData_7> 
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<1> Mtridata_flashData<1> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<2> Mtridata_flashData<2> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<3> Mtridata_flashData<3> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<4> Mtridata_flashData<4> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<5> Mtridata_flashData<5> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<6> Mtridata_flashData<6> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<7> Mtridata_flashData<7> signal will be lost.
INFO:Xst:2261 - The FF/Latch <flashAddr_17> in Unit <memory_instance> is equivalent to the following 5 FFs/Latches, which will be removed : <flashAddr_18> <flashAddr_19> <flashAddr_20> <flashAddr_21> <flashAddr_22> 
INFO:Xst:2261 - The FF/Latch <Mtridata_flashData_8> in Unit <memory_instance> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_flashData_9> <Mtridata_flashData_10> <Mtridata_flashData_11> <Mtridata_flashData_12> <Mtridata_flashData_13> <Mtridata_flashData_14> <Mtridata_flashData_15> 
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<8> and Mtridata_flashData<9> Mtridata_flashData<9> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<8> and Mtridata_flashData<10> Mtridata_flashData<10> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<10> and Mtridata_flashData<11> Mtridata_flashData<11> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<10> and Mtridata_flashData<12> Mtridata_flashData<12> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<10> and Mtridata_flashData<13> Mtridata_flashData<13> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<10> and Mtridata_flashData<14> Mtridata_flashData<14> signal will be lost.
WARNING:Xst:638 - in unit cpu_instance/memory_instance Conflict on KEEP property on signal Mtridata_flashData<10> and Mtridata_flashData<15> Mtridata_flashData<15> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ID_EX_ModifiedValue_out_0> in Unit <cpu_instance> is equivalent to the following 19 FFs/Latches, which will be removed : <ID_EX_ModifiedValue_out_1> <ID_EX_ModifiedValue_out_2> <ID_EX_ModifiedValue_out_3> <ID_EX_ModifiedValue_out_4> <ID_EX_ModifiedValue_out_5> <ID_EX_ModifiedValue_out_6> <ID_EX_ModifiedValue_out_7> <ID_EX_ModifiedValue_out_8> <ID_EX_ModifiedValue_out_9> <ID_EX_ModifiedValue_out_10> <ID_EX_ModifiedValue_out_11> <ID_EX_ModifiedValue_out_12> <ID_EX_ModifiedValue_out_13> <ID_EX_ModifiedValue_out_14> <ID_EX_ModifiedValue_out_15> <ID_EX_ModifiedIndex_out_0> <ID_EX_ModifiedIndex_out_1> <ID_EX_ModifiedIndex_out_2> <ID_EX_ModifiedIndex_out_3> 
WARNING:Xst:1710 - FF/Latch <reg_out_93> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_92> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_91> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_90> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_89> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_88> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_87> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_86> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_85> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_84> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_83> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_82> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_81> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_80> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_79> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_78> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_61> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_62> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_63> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_64> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_65> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_66> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_67> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_68> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_69> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_70> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_71> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_72> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_73> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_74> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_75> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_76> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_77> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_111> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_112> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_113> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_114> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_115> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_116> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_117> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_118> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_119> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_120> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_121> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_122> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_123> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_124> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_125> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_126> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_127> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_94> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_95> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_96> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_97> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_98> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_99> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_100> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_101> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_102> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_103> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_104> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_105> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_106> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_107> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_108> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_109> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_110> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_26> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_25> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_24> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_23> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_22> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_21> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_20> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_19> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_18> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_17> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_16> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_15> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_14> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_13> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_12> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_11> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_flashData_0> (without init value) has a constant value of 1 in block <memory_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_flashData_8> (without init value) has a constant value of 0 in block <memory_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashAddr_17> (without init value) has a constant value of 0 in block <memory_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ID_EX_Index_out_3> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ID_EX_Index_out_7> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ID_EX_ModifiedValue_out_0> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_0> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_1> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_2> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_3> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_4> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_5> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_6> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_7> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_8> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_9> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_10> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_44> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_45> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_46> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_47> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_48> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_49> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_50> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_51> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_52> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_53> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_54> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_55> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_56> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_57> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_58> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_59> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_60> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_27> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_28> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_29> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_30> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_31> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_32> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_33> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_34> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_35> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_36> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_37> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_38> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_39> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_40> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_41> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_42> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_out_43> (without init value) has a constant value of 0 in block <cpu_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <flashAddr<22:16>> (without init value) have a constant value of 0 in block <memory>.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_flashData<15:8>> (without init value) have a constant value of 0 in block <memory>.
WARNING:Xst:2404 -  FFs/Latches <ID_EX_ModifiedValue_out<15:0>> (without init value) have a constant value of 0 in block <cpu>.
WARNING:Xst:2404 -  FFs/Latches <ID_EX_ModifiedIndex_out<3:0>> (without init value) have a constant value of 0 in block <cpu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 4
 16x1-bit ROM                                          : 1
 8x3-bit ROM                                           : 3
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 6
 16-bit addsub                                         : 1
 3-bit adder                                           : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 559
 Flip-Flops                                            : 559
# Latches                                              : 13
 1-bit latch                                           : 4
 16-bit latch                                          : 5
 3-bit latch                                           : 1
 4-bit latch                                           : 2
 6-bit latch                                           : 1
# Comparators                                          : 9
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 1
 16-bit comparator not equal                           : 1
 18-bit comparator equal                               : 1
 18-bit comparator not equal                           : 1
 4-bit comparator equal                                : 3
 5-bit comparator less                                 : 1
# Multiplexers                                         : 8
 1-bit 16-to-1 multiplexer                             : 2
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 3
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mtridata_flashData_0> (without init value) has a constant value of 1 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flashData_1> (without init value) has a constant value of 1 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flashData_2> (without init value) has a constant value of 1 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flashData_3> (without init value) has a constant value of 1 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flashData_4> (without init value) has a constant value of 1 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flashData_5> (without init value) has a constant value of 1 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flashData_6> (without init value) has a constant value of 1 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flashData_7> (without init value) has a constant value of 1 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit memory Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<1> Mtridata_flashData<1> signal will be lost.
WARNING:Xst:638 - in unit memory Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<2> Mtridata_flashData<2> signal will be lost.
WARNING:Xst:638 - in unit memory Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<3> Mtridata_flashData<3> signal will be lost.
WARNING:Xst:638 - in unit memory Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<4> Mtridata_flashData<4> signal will be lost.
WARNING:Xst:638 - in unit memory Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<5> Mtridata_flashData<5> signal will be lost.
WARNING:Xst:638 - in unit memory Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<6> Mtridata_flashData<6> signal will be lost.
WARNING:Xst:638 - in unit memory Conflict on KEEP property on signal Mtridata_flashData<0> and Mtridata_flashData<7> Mtridata_flashData<7> signal will be lost.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<8>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<2>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<10>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<3>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<15>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<4>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<14>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<12>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<11>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<6>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<13>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<1>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<5>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<7>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<0>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Result<9>.

Optimizing unit <main> ...

Optimizing unit <dataselector> ...

Optimizing unit <alu> ...

Optimizing unit <decoder> ...
INFO:Xst:2261 - The FF/Latch <Immediate_10> in Unit <decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <Immediate_11> <Immediate_12> <Immediate_13> <Immediate_14> <Immediate_15> 
INFO:Xst:2261 - The FF/Latch <Immediate_10> in Unit <decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <Immediate_11> <Immediate_12> <Immediate_13> <Immediate_14> <Immediate_15> 

Optimizing unit <reg> ...

Optimizing unit <pcselector> ...
WARNING:Xst:1710 - FF/Latch <cpu_instance/reg_out_66> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_65> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_64> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_63> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_62> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_61> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_60> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_59> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_58> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_57> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_56> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_55> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_54> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_53> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_52> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_51> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_50> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_49> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_48> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_47> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_46> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_45> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_88> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_87> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_86> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_85> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_84> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_83> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_82> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_81> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_80> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_79> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_78> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_77> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_76> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_75> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_74> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_73> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_72> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_71> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_70> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_69> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_68> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_67> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_21> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_20> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_19> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_18> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_17> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_16> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_15> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_14> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_13> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_12> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_44> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_43> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_42> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_41> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_40> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_39> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_38> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_37> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_36> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_35> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_34> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_33> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_32> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_31> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_30> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_29> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_28> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_27> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_26> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_25> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_24> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_23> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_22> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_118> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_119> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_120> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_121> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_122> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_123> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_124> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_125> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_126> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_127> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_12> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_13> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_14> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rz_out_15> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Index_out_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Index_out_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_106> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_105> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_104> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_103> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_102> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_101> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_100> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_99> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_98> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_97> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_96> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_95> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_94> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_93> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_92> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_91> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_90> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_89> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_117> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_116> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_115> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_114> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_113> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_112> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_111> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_110> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_109> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_108> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/reg_out_107> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_15> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_14> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_13> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_12> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Rx_out_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_15> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_14> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_13> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_12> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_instance/ID_EX_Ry_out_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/memory_instance/Result_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_RegisterTarget_out_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_RegisterTarget_out_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_RegisterTarget_out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_RegisterTarget_out_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/EX_MEM_RegisterTarget_out_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/EX_MEM_RegisterTarget_out_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/EX_MEM_RegisterTarget_out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/EX_MEM_RegisterTarget_out_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/MEM_WB_WriteInData_out_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/IH_out_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/SP_out_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/ID_EX_RegisterTarget_out_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/ID_EX_RegisterTarget_out_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/ID_EX_RegisterTarget_out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/ID_EX_RegisterTarget_out_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/decoder_instance/RegisterTarget_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/decoder_instance/RegisterTarget_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/decoder_instance/RegisterTarget_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/decoder_instance/RegisterTarget_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <cpu_instance/reg_instance/led_0> of sequential type is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_8> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_9> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_10> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_11> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_4> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_5> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_6> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_0> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_1> is unconnected in block <main>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cpu_instance/ID_EX_Index_out_2> is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cpu_instance/ID_EX_Immediate_out_15> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cpu_instance/ID_EX_Immediate_out_14> <cpu_instance/ID_EX_Immediate_out_13> <cpu_instance/ID_EX_Immediate_out_12> <cpu_instance/ID_EX_Immediate_out_11> <cpu_instance/ID_EX_Immediate_out_10> 
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 7.
INFO:Xst:2260 - The FF/Latch <cpu_instance/EX_MEM_DataS_out_15> in Unit <main> is equivalent to the following 5 FFs/Latches : <cpu_instance/EX_MEM_DataS_out_14> <cpu_instance/EX_MEM_DataS_out_13> <cpu_instance/EX_MEM_DataS_out_12> <cpu_instance/EX_MEM_DataS_out_11> <cpu_instance/EX_MEM_DataS_out_10> 
INFO:Xst:2261 - The FF/Latch <cpu_instance/EX_MEM_DataS_out_15> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cpu_instance/EX_MEM_DataS_out_14> <cpu_instance/EX_MEM_DataS_out_13> <cpu_instance/EX_MEM_DataS_out_12> <cpu_instance/EX_MEM_DataS_out_11> <cpu_instance/EX_MEM_DataS_out_10> 
INFO:Xst:2261 - The FF/Latch <cpu_instance/memory_instance/Mtridata_Ram1Data_10> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cpu_instance/memory_instance/Mtridata_Ram1Data_11> <cpu_instance/memory_instance/Mtridata_Ram1Data_12> <cpu_instance/memory_instance/Mtridata_Ram1Data_13> <cpu_instance/memory_instance/Mtridata_Ram1Data_14> <cpu_instance/memory_instance/Mtridata_Ram1Data_15> 
WARNING:Xst:638 - in unit main Conflict on KEEP property on signal cpu_instance/memory_instance/Mtridata_Ram1Data<10> and cpu_instance/memory_instance/Mtridata_Ram1Data<11> cpu_instance/memory_instance/Mtridata_Ram1Data<11> signal will be lost.
WARNING:Xst:638 - in unit main Conflict on KEEP property on signal cpu_instance/memory_instance/Mtridata_Ram1Data<10> and cpu_instance/memory_instance/Mtridata_Ram1Data<12> cpu_instance/memory_instance/Mtridata_Ram1Data<12> signal will be lost.
WARNING:Xst:638 - in unit main Conflict on KEEP property on signal cpu_instance/memory_instance/Mtridata_Ram1Data<10> and cpu_instance/memory_instance/Mtridata_Ram1Data<13> cpu_instance/memory_instance/Mtridata_Ram1Data<13> signal will be lost.
WARNING:Xst:638 - in unit main Conflict on KEEP property on signal cpu_instance/memory_instance/Mtridata_Ram1Data<10> and cpu_instance/memory_instance/Mtridata_Ram1Data<14> cpu_instance/memory_instance/Mtridata_Ram1Data<14> signal will be lost.
WARNING:Xst:638 - in unit main Conflict on KEEP property on signal cpu_instance/memory_instance/Mtridata_Ram1Data<10> and cpu_instance/memory_instance/Mtridata_Ram1Data<15> cpu_instance/memory_instance/Mtridata_Ram1Data<15> signal will be lost.
FlipFlop cpu_instance/ID_EX_DataSelectorInstruction_out_0 has been replicated 2 time(s)
FlipFlop cpu_instance/ID_EX_DataSelectorInstruction_out_1 has been replicated 2 time(s)
FlipFlop cpu_instance/ID_EX_DataSelectorInstruction_out_2 has been replicated 1 time(s)
FlipFlop cpu_instance/ID_EX_DataSelectorInstruction_out_3 has been replicated 1 time(s)
FlipFlop cpu_instance/PC_out_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_instance/PC_out_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <main> :
	Found 2-bit shift register for signal <cpu_instance/EX_MEM_LFlag_out>.
	Found 2-bit shift register for signal <cpu_instance/EX_MEM_SFlag_out>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 321
 Flip-Flops                                            : 321
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 139

Cell Usage :
# BELS                             : 1374
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 67
#      LUT2                        : 52
#      LUT2_L                      : 2
#      LUT3                        : 273
#      LUT3_D                      : 22
#      LUT3_L                      : 8
#      LUT4                        : 517
#      LUT4_D                      : 8
#      LUT4_L                      : 46
#      MUXCY                       : 167
#      MUXF5                       : 59
#      VCC                         : 1
#      XORCY                       : 127
# FlipFlops/Latches                : 399
#      FD_1                        : 126
#      FDCE                        : 23
#      FDE                         : 155
#      FDPE                        : 3
#      FDS_1                       : 16
#      LDCP                        : 16
#      LDCPE                       : 56
#      LDCPE_1                     : 4
# Shift Registers                  : 2
#      SRL16_1                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 137
#      IBUF                        : 1
#      IOBUF                       : 32
#      OBUF                        : 83
#      OBUFT                       : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      565  out of   8672     6%  
 Number of Slice Flip Flops:            383  out of  17344     2%  
 Number of 4 input LUTs:               1021  out of  17344     5%  
    Number used as logic:              1019
    Number used as Shift registers:       2
 Number of IOs:                         139
 Number of bonded IOBs:                 139  out of    250    55%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                                                              | Clock buffer(FF name)                                 | Load  |
----------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
clk_scan                                                                                                  | BUFGP                                                 | 181   |
clk                                                                                                       | BUFGP                                                 | 144   |
cpu_instance/decoder_instance/BranchTarget_and00001(cpu_instance/decoder_instance/BranchTarget_and00001:O)| BUFG(*)(cpu_instance/decoder_instance/BranchTarget_15)| 56    |
cpu_instance/IF_ID_Instruction_out_15                                                                     | NONE(cpu_instance/decoder_instance/SFlag)             | 4     |
cpu_instance/pcselector_instance/PCNext_or0000(cpu_instance/pcselector_instance/PCNext_or00001:O)         | NONE(*)(cpu_instance/pcselector_instance/PCNext_15)   | 16    |
----------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
Control Signal                                                                                                                       | Buffer(FF name)                                              | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
cpu_instance/memory_instance/reset_inv(cpu_instance/memory_instance/reset_inv1_INV_0:O)                                              | NONE(cpu_instance/memory_instance/Mtrien_flashData)          | 26    |
cpu_instance/decoder_instance/AluInstruction_0__or0000(cpu_instance/decoder_instance/AluInstruction_0__or00001:O)                    | NONE(cpu_instance/decoder_instance/AluInstruction_0)         | 1     |
cpu_instance/decoder_instance/AluInstruction_0__or0001(cpu_instance/decoder_instance/AluInstruction_0__or00011:O)                    | NONE(cpu_instance/decoder_instance/AluInstruction_0)         | 1     |
cpu_instance/decoder_instance/AluInstruction_1__and0000(cpu_instance/decoder_instance/AluInstruction_1__and00001:O)                  | NONE(cpu_instance/decoder_instance/AluInstruction_1)         | 1     |
cpu_instance/decoder_instance/AluInstruction_1__or0000(cpu_instance/decoder_instance/AluInstruction_1__or00001:O)                    | NONE(cpu_instance/decoder_instance/AluInstruction_1)         | 1     |
cpu_instance/decoder_instance/AluInstruction_2__and0000(cpu_instance/decoder_instance/AluInstruction_2__and00001:O)                  | NONE(cpu_instance/decoder_instance/AluInstruction_2)         | 1     |
cpu_instance/decoder_instance/AluInstruction_2__or0000(cpu_instance/decoder_instance/AluInstruction_2__or00001:O)                    | NONE(cpu_instance/decoder_instance/AluInstruction_2)         | 1     |
cpu_instance/decoder_instance/AluInstruction_3__and0000(cpu_instance/decoder_instance/AluInstruction_3__and00001:O)                  | NONE(cpu_instance/decoder_instance/AluInstruction_3)         | 1     |
cpu_instance/decoder_instance/AluInstruction_3__or0000(cpu_instance/decoder_instance/AluInstruction_3__or00001:O)                    | NONE(cpu_instance/decoder_instance/AluInstruction_3)         | 1     |
cpu_instance/decoder_instance/BranchFlag_or0001(cpu_instance/decoder_instance/BranchFlag_or00011:O)                                  | NONE(cpu_instance/decoder_instance/BranchFlag)               | 1     |
cpu_instance/decoder_instance/BranchForce_or0000(cpu_instance/decoder_instance/BranchForce_or0000_wg_cy<7>:O)                        | NONE(cpu_instance/decoder_instance/BranchForce)              | 1     |
cpu_instance/decoder_instance/BranchForce_or0001(cpu_instance/decoder_instance/BranchForce_or00011:O)                                | NONE(cpu_instance/decoder_instance/BranchForce)              | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_0__and0000(cpu_instance/decoder_instance/BranchTargetAlu_0__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_0)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_0__or0000(cpu_instance/decoder_instance/BranchTargetAlu_0__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_0)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_10__and0000(cpu_instance/decoder_instance/BranchTargetAlu_10__and00001:O)              | NONE(cpu_instance/decoder_instance/BranchTargetAlu_10)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_10__or0000(cpu_instance/decoder_instance/BranchTargetAlu_10__or00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_10)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_11__and0000(cpu_instance/decoder_instance/BranchTargetAlu_11__and00001:O)              | NONE(cpu_instance/decoder_instance/BranchTargetAlu_11)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_11__or0000(cpu_instance/decoder_instance/BranchTargetAlu_11__or00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_11)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_12__and0000(cpu_instance/decoder_instance/BranchTargetAlu_12__and00001:O)              | NONE(cpu_instance/decoder_instance/BranchTargetAlu_12)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_12__or0000(cpu_instance/decoder_instance/BranchTargetAlu_12__or00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_12)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_13__and0000(cpu_instance/decoder_instance/BranchTargetAlu_13__and00001:O)              | NONE(cpu_instance/decoder_instance/BranchTargetAlu_13)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_13__or0000(cpu_instance/decoder_instance/BranchTargetAlu_13__or00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_13)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_14__and0000(cpu_instance/decoder_instance/BranchTargetAlu_14__and00001:O)              | NONE(cpu_instance/decoder_instance/BranchTargetAlu_14)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_14__or0000(cpu_instance/decoder_instance/BranchTargetAlu_14__or00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_14)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_15__and0000(cpu_instance/decoder_instance/BranchTargetAlu_15__and00001:O)              | NONE(cpu_instance/decoder_instance/BranchTargetAlu_15)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_15__or0000(cpu_instance/decoder_instance/BranchTargetAlu_15__or00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_15)       | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_1__and0000(cpu_instance/decoder_instance/BranchTargetAlu_1__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_1)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_1__or0000(cpu_instance/decoder_instance/BranchTargetAlu_1__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_1)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_2__and0000(cpu_instance/decoder_instance/BranchTargetAlu_2__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_2)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_2__or0000(cpu_instance/decoder_instance/BranchTargetAlu_2__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_2)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_3__and0000(cpu_instance/decoder_instance/BranchTargetAlu_3__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_3)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_3__or0000(cpu_instance/decoder_instance/BranchTargetAlu_3__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_3)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_4__and0000(cpu_instance/decoder_instance/BranchTargetAlu_4__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_4)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_4__or0000(cpu_instance/decoder_instance/BranchTargetAlu_4__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_4)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_5__and0000(cpu_instance/decoder_instance/BranchTargetAlu_5__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_5)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_5__or0000(cpu_instance/decoder_instance/BranchTargetAlu_5__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_5)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_6__and0000(cpu_instance/decoder_instance/BranchTargetAlu_6__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_6)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_6__or0000(cpu_instance/decoder_instance/BranchTargetAlu_6__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_6)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_7__and0000(cpu_instance/decoder_instance/BranchTargetAlu_7__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_7)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_7__or0000(cpu_instance/decoder_instance/BranchTargetAlu_7__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_7)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_8__and0000(cpu_instance/decoder_instance/BranchTargetAlu_8__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_8)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_8__or0000(cpu_instance/decoder_instance/BranchTargetAlu_8__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_8)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_9__and0000(cpu_instance/decoder_instance/BranchTargetAlu_9__and00001:O)                | NONE(cpu_instance/decoder_instance/BranchTargetAlu_9)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_9__or0000(cpu_instance/decoder_instance/BranchTargetAlu_9__or00001:O)                  | NONE(cpu_instance/decoder_instance/BranchTargetAlu_9)        | 1     |
cpu_instance/decoder_instance/BranchTargetAlu_or0000(cpu_instance/decoder_instance/BranchTargetAlu_or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchFlag)               | 1     |
cpu_instance/decoder_instance/BranchTarget_0__and0000(cpu_instance/decoder_instance/BranchTarget_0__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_0)           | 1     |
cpu_instance/decoder_instance/BranchTarget_0__or0000(cpu_instance/decoder_instance/BranchTarget_0__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_0)           | 1     |
cpu_instance/decoder_instance/BranchTarget_10__and0000(cpu_instance/decoder_instance/BranchTarget_10__and00001:O)                    | NONE(cpu_instance/decoder_instance/BranchTarget_10)          | 1     |
cpu_instance/decoder_instance/BranchTarget_10__or0000(cpu_instance/decoder_instance/BranchTarget_10__or00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_10)          | 1     |
cpu_instance/decoder_instance/BranchTarget_11__and0000(cpu_instance/decoder_instance/BranchTarget_11__and00001:O)                    | NONE(cpu_instance/decoder_instance/BranchTarget_11)          | 1     |
cpu_instance/decoder_instance/BranchTarget_11__or0000(cpu_instance/decoder_instance/BranchTarget_11__or00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_11)          | 1     |
cpu_instance/decoder_instance/BranchTarget_12__and0000(cpu_instance/decoder_instance/BranchTarget_12__and00001:O)                    | NONE(cpu_instance/decoder_instance/BranchTarget_12)          | 1     |
cpu_instance/decoder_instance/BranchTarget_12__or0000(cpu_instance/decoder_instance/BranchTarget_12__or00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_12)          | 1     |
cpu_instance/decoder_instance/BranchTarget_13__and0000(cpu_instance/decoder_instance/BranchTarget_13__and00001:O)                    | NONE(cpu_instance/decoder_instance/BranchTarget_13)          | 1     |
cpu_instance/decoder_instance/BranchTarget_13__or0000(cpu_instance/decoder_instance/BranchTarget_13__or00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_13)          | 1     |
cpu_instance/decoder_instance/BranchTarget_14__and0000(cpu_instance/decoder_instance/BranchTarget_14__and00001:O)                    | NONE(cpu_instance/decoder_instance/BranchTarget_14)          | 1     |
cpu_instance/decoder_instance/BranchTarget_14__or0000(cpu_instance/decoder_instance/BranchTarget_14__or00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_14)          | 1     |
cpu_instance/decoder_instance/BranchTarget_15__and0000(cpu_instance/decoder_instance/BranchTarget_15__and00001:O)                    | NONE(cpu_instance/decoder_instance/BranchTarget_15)          | 1     |
cpu_instance/decoder_instance/BranchTarget_15__or0000(cpu_instance/decoder_instance/BranchTarget_15__or00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_15)          | 1     |
cpu_instance/decoder_instance/BranchTarget_1__and0000(cpu_instance/decoder_instance/BranchTarget_1__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_1)           | 1     |
cpu_instance/decoder_instance/BranchTarget_1__or0000(cpu_instance/decoder_instance/BranchTarget_1__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_1)           | 1     |
cpu_instance/decoder_instance/BranchTarget_2__and0000(cpu_instance/decoder_instance/BranchTarget_2__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_2)           | 1     |
cpu_instance/decoder_instance/BranchTarget_2__or0000(cpu_instance/decoder_instance/BranchTarget_2__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_2)           | 1     |
cpu_instance/decoder_instance/BranchTarget_3__and0000(cpu_instance/decoder_instance/BranchTarget_3__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_3)           | 1     |
cpu_instance/decoder_instance/BranchTarget_3__or0000(cpu_instance/decoder_instance/BranchTarget_3__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_3)           | 1     |
cpu_instance/decoder_instance/BranchTarget_4__and0000(cpu_instance/decoder_instance/BranchTarget_4__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_4)           | 1     |
cpu_instance/decoder_instance/BranchTarget_4__or0000(cpu_instance/decoder_instance/BranchTarget_4__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_4)           | 1     |
cpu_instance/decoder_instance/BranchTarget_5__and0000(cpu_instance/decoder_instance/BranchTarget_5__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_5)           | 1     |
cpu_instance/decoder_instance/BranchTarget_5__or0000(cpu_instance/decoder_instance/BranchTarget_5__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_5)           | 1     |
cpu_instance/decoder_instance/BranchTarget_6__and0000(cpu_instance/decoder_instance/BranchTarget_6__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_6)           | 1     |
cpu_instance/decoder_instance/BranchTarget_6__or0000(cpu_instance/decoder_instance/BranchTarget_6__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_6)           | 1     |
cpu_instance/decoder_instance/BranchTarget_7__and0000(cpu_instance/decoder_instance/BranchTarget_7__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_7)           | 1     |
cpu_instance/decoder_instance/BranchTarget_7__or0000(cpu_instance/decoder_instance/BranchTarget_7__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_7)           | 1     |
cpu_instance/decoder_instance/BranchTarget_8__and0000(cpu_instance/decoder_instance/BranchTarget_8__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_8)           | 1     |
cpu_instance/decoder_instance/BranchTarget_8__or0000(cpu_instance/decoder_instance/BranchTarget_8__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_8)           | 1     |
cpu_instance/decoder_instance/BranchTarget_9__and0000(cpu_instance/decoder_instance/BranchTarget_9__and00001:O)                      | NONE(cpu_instance/decoder_instance/BranchTarget_9)           | 1     |
cpu_instance/decoder_instance/BranchTarget_9__or0000(cpu_instance/decoder_instance/BranchTarget_9__or00001:O)                        | NONE(cpu_instance/decoder_instance/BranchTarget_9)           | 1     |
cpu_instance/decoder_instance/BubbleNext_0__or0000(cpu_instance/decoder_instance/BubbleNext_0__or00001:O)                            | NONE(cpu_instance/decoder_instance/BubbleNext_0)             | 1     |
cpu_instance/decoder_instance/BubbleNext_0__or0001(cpu_instance/decoder_instance/BubbleNext_0__or00011:O)                            | NONE(cpu_instance/decoder_instance/BubbleNext_0)             | 1     |
cpu_instance/decoder_instance/BubbleNext_1__and0000(cpu_instance/decoder_instance/BubbleNext_mux0031<1>1:O)                          | NONE(cpu_instance/decoder_instance/BubbleNext_1)             | 1     |
cpu_instance/decoder_instance/BubbleNext_1__or0000(cpu_instance/decoder_instance/BubbleNext_1__or00001:O)                            | NONE(cpu_instance/decoder_instance/BubbleNext_1)             | 1     |
cpu_instance/decoder_instance/BubbleNext_2__and0000(cpu_instance/decoder_instance/BubbleNext_mux0031<2>1:O)                          | NONE(cpu_instance/decoder_instance/BubbleNext_2)             | 1     |
cpu_instance/decoder_instance/BubbleNext_2__or0000(cpu_instance/decoder_instance/BubbleNext_2__or00001:O)                            | NONE(cpu_instance/decoder_instance/BubbleNext_2)             | 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_0__or0000(cpu_instance/decoder_instance/DataSelectorInstruction_0__or00001:O)  | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_0)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_0__or0001(cpu_instance/decoder_instance/DataSelectorInstruction_and00001:O)    | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_0)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_1__and0000(cpu_instance/decoder_instance/DataSelectorInstruction_1__and00001:O)| NONE(cpu_instance/decoder_instance/DataSelectorInstruction_1)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_1__or0000(cpu_instance/decoder_instance/DataSelectorInstruction_1__or00001:O)  | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_1)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_2__or0000(cpu_instance/decoder_instance/DataSelectorInstruction_2__or00001:O)  | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_2)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_2__or0001(cpu_instance/decoder_instance/DataSelectorInstruction_2__or00011:O)  | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_2)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_3__or0000(cpu_instance/decoder_instance/DataSelectorInstruction_3__or00001:O)  | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_3)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_3__or0001(cpu_instance/decoder_instance/DataSelectorInstruction_3__or00011:O)  | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_3)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_4__and0000(cpu_instance/decoder_instance/DataSelectorInstruction_4__and00001:O)| NONE(cpu_instance/decoder_instance/DataSelectorInstruction_4)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_4__or0000(cpu_instance/decoder_instance/DataSelectorInstruction_4__or00001:O)  | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_4)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_5__and0000(cpu_instance/decoder_instance/DataSelectorInstruction_5__and00001:O)| NONE(cpu_instance/decoder_instance/DataSelectorInstruction_5)| 1     |
cpu_instance/decoder_instance/DataSelectorInstruction_5__or0000(cpu_instance/decoder_instance/DataSelectorInstruction_5__or00001:O)  | NONE(cpu_instance/decoder_instance/DataSelectorInstruction_5)| 1     |
cpu_instance/decoder_instance/Immediate_0__and0000(cpu_instance/decoder_instance/Immediate_0__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_0)              | 1     |
cpu_instance/decoder_instance/Immediate_0__or0000(cpu_instance/decoder_instance/Immediate_0__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_0)              | 1     |
cpu_instance/decoder_instance/Immediate_10__and0000(cpu_instance/decoder_instance/Immediate_10__and00001:O)                          | NONE(cpu_instance/decoder_instance/Immediate_10)             | 1     |
cpu_instance/decoder_instance/Immediate_10__or0000(cpu_instance/decoder_instance/Immediate_10__or00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_10)             | 1     |
cpu_instance/decoder_instance/Immediate_1__and0000(cpu_instance/decoder_instance/Immediate_1__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_1)              | 1     |
cpu_instance/decoder_instance/Immediate_1__or0000(cpu_instance/decoder_instance/Immediate_1__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_1)              | 1     |
cpu_instance/decoder_instance/Immediate_2__and0000(cpu_instance/decoder_instance/Immediate_2__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_2)              | 1     |
cpu_instance/decoder_instance/Immediate_2__or0000(cpu_instance/decoder_instance/Immediate_2__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_2)              | 1     |
cpu_instance/decoder_instance/Immediate_3__and0000(cpu_instance/decoder_instance/Immediate_3__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_3)              | 1     |
cpu_instance/decoder_instance/Immediate_3__or0000(cpu_instance/decoder_instance/Immediate_3__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_3)              | 1     |
cpu_instance/decoder_instance/Immediate_4__and0000(cpu_instance/decoder_instance/Immediate_4__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_4)              | 1     |
cpu_instance/decoder_instance/Immediate_4__or0000(cpu_instance/decoder_instance/Immediate_4__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_4)              | 1     |
cpu_instance/decoder_instance/Immediate_5__and0000(cpu_instance/decoder_instance/Immediate_5__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_5)              | 1     |
cpu_instance/decoder_instance/Immediate_5__or0000(cpu_instance/decoder_instance/Immediate_5__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_5)              | 1     |
cpu_instance/decoder_instance/Immediate_6__and0000(cpu_instance/decoder_instance/Immediate_6__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_6)              | 1     |
cpu_instance/decoder_instance/Immediate_6__or0000(cpu_instance/decoder_instance/Immediate_6__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_6)              | 1     |
cpu_instance/decoder_instance/Immediate_7__and0000(cpu_instance/decoder_instance/Immediate_7__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_7)              | 1     |
cpu_instance/decoder_instance/Immediate_7__or0000(cpu_instance/decoder_instance/Immediate_7__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_7)              | 1     |
cpu_instance/decoder_instance/Immediate_8__and0000(cpu_instance/decoder_instance/Immediate_8__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_8)              | 1     |
cpu_instance/decoder_instance/Immediate_8__or0000(cpu_instance/decoder_instance/Immediate_8__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_8)              | 1     |
cpu_instance/decoder_instance/Immediate_9__and0000(cpu_instance/decoder_instance/Immediate_9__and00001:O)                            | NONE(cpu_instance/decoder_instance/Immediate_9)              | 1     |
cpu_instance/decoder_instance/Immediate_9__or0000(cpu_instance/decoder_instance/Immediate_9__or00001:O)                              | NONE(cpu_instance/decoder_instance/Immediate_9)              | 1     |
cpu_instance/decoder_instance/LFlag_or0000(cpu_instance/decoder_instance/LFlag_or0000_f5:O)                                          | NONE(cpu_instance/decoder_instance/LFlag)                    | 1     |
cpu_instance/decoder_instance/LFlag_or0001(cpu_instance/decoder_instance/LFlag_or00011:O)                                            | NONE(cpu_instance/decoder_instance/LFlag)                    | 1     |
cpu_instance/decoder_instance/SFlag_or0000(cpu_instance/decoder_instance/SFlag_or00002:O)                                            | NONE(cpu_instance/decoder_instance/SFlag)                    | 1     |
cpu_instance/decoder_instance/SFlag_or0001(cpu_instance/decoder_instance/SFlag_or00011:O)                                            | NONE(cpu_instance/decoder_instance/SFlag)                    | 1     |
cpu_instance/pcselector_instance/PCNext_0__and0000(cpu_instance/pcselector_instance/PCNext_0__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_0)              | 1     |
cpu_instance/pcselector_instance/PCNext_0__and0001(cpu_instance/pcselector_instance/PCNext_0__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_0)              | 1     |
cpu_instance/pcselector_instance/PCNext_10__and0000(cpu_instance/pcselector_instance/PCNext_10__and00001:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_10)             | 1     |
cpu_instance/pcselector_instance/PCNext_10__and0001(cpu_instance/pcselector_instance/PCNext_10__and00011:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_10)             | 1     |
cpu_instance/pcselector_instance/PCNext_11__and0000(cpu_instance/pcselector_instance/PCNext_11__and00001:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_11)             | 1     |
cpu_instance/pcselector_instance/PCNext_11__and0001(cpu_instance/pcselector_instance/PCNext_11__and00011:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_11)             | 1     |
cpu_instance/pcselector_instance/PCNext_12__and0000(cpu_instance/pcselector_instance/PCNext_12__and00001:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_12)             | 1     |
cpu_instance/pcselector_instance/PCNext_12__and0001(cpu_instance/pcselector_instance/PCNext_12__and00011:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_12)             | 1     |
cpu_instance/pcselector_instance/PCNext_13__and0000(cpu_instance/pcselector_instance/PCNext_13__and00001:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_13)             | 1     |
cpu_instance/pcselector_instance/PCNext_13__and0001(cpu_instance/pcselector_instance/PCNext_13__and00011:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_13)             | 1     |
cpu_instance/pcselector_instance/PCNext_14__and0000(cpu_instance/pcselector_instance/PCNext_14__and00001:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_14)             | 1     |
cpu_instance/pcselector_instance/PCNext_14__and0001(cpu_instance/pcselector_instance/PCNext_14__and00011:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_14)             | 1     |
cpu_instance/pcselector_instance/PCNext_15__and0000(cpu_instance/pcselector_instance/PCNext_15__and00001:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_15)             | 1     |
cpu_instance/pcselector_instance/PCNext_15__and0001(cpu_instance/pcselector_instance/PCNext_15__and00011:O)                          | NONE(cpu_instance/pcselector_instance/PCNext_15)             | 1     |
cpu_instance/pcselector_instance/PCNext_1__and0000(cpu_instance/pcselector_instance/PCNext_1__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_1)              | 1     |
cpu_instance/pcselector_instance/PCNext_1__and0001(cpu_instance/pcselector_instance/PCNext_1__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_1)              | 1     |
cpu_instance/pcselector_instance/PCNext_2__and0000(cpu_instance/pcselector_instance/PCNext_2__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_2)              | 1     |
cpu_instance/pcselector_instance/PCNext_2__and0001(cpu_instance/pcselector_instance/PCNext_2__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_2)              | 1     |
cpu_instance/pcselector_instance/PCNext_3__and0000(cpu_instance/pcselector_instance/PCNext_3__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_3)              | 1     |
cpu_instance/pcselector_instance/PCNext_3__and0001(cpu_instance/pcselector_instance/PCNext_3__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_3)              | 1     |
cpu_instance/pcselector_instance/PCNext_4__and0000(cpu_instance/pcselector_instance/PCNext_4__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_4)              | 1     |
cpu_instance/pcselector_instance/PCNext_4__and0001(cpu_instance/pcselector_instance/PCNext_4__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_4)              | 1     |
cpu_instance/pcselector_instance/PCNext_5__and0000(cpu_instance/pcselector_instance/PCNext_5__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_5)              | 1     |
cpu_instance/pcselector_instance/PCNext_5__and0001(cpu_instance/pcselector_instance/PCNext_5__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_5)              | 1     |
cpu_instance/pcselector_instance/PCNext_6__and0000(cpu_instance/pcselector_instance/PCNext_6__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_6)              | 1     |
cpu_instance/pcselector_instance/PCNext_6__and0001(cpu_instance/pcselector_instance/PCNext_6__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_6)              | 1     |
cpu_instance/pcselector_instance/PCNext_7__and0000(cpu_instance/pcselector_instance/PCNext_7__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_7)              | 1     |
cpu_instance/pcselector_instance/PCNext_7__and0001(cpu_instance/pcselector_instance/PCNext_7__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_7)              | 1     |
cpu_instance/pcselector_instance/PCNext_8__and0000(cpu_instance/pcselector_instance/PCNext_8__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_8)              | 1     |
cpu_instance/pcselector_instance/PCNext_8__and0001(cpu_instance/pcselector_instance/PCNext_8__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_8)              | 1     |
cpu_instance/pcselector_instance/PCNext_9__and0000(cpu_instance/pcselector_instance/PCNext_9__and00001:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_9)              | 1     |
cpu_instance/pcselector_instance/PCNext_9__and0001(cpu_instance/pcselector_instance/PCNext_9__and00011:O)                            | NONE(cpu_instance/pcselector_instance/PCNext_9)              | 1     |
-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.372ns (Maximum Frequency: 106.701MHz)
   Minimum input arrival time before clock: 5.076ns
   Maximum output required time after clock: 5.131ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_scan'
  Clock period: 8.626ns (frequency: 115.929MHz)
  Total number of paths / destination ports: 3940 / 283
-------------------------------------------------------------------------
Delay:               8.626ns (Levels of Logic = 16)
  Source:            cpu_instance/memory_instance/curAddr_1 (FF)
  Destination:       cpu_instance/memory_instance/curAddr_0 (FF)
  Source Clock:      clk_scan rising
  Destination Clock: clk_scan rising

  Data Path: cpu_instance/memory_instance/curAddr_1 to cpu_instance/memory_instance/curAddr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  cpu_instance/memory_instance/curAddr_1 (cpu_instance/memory_instance/curAddr_1)
     LUT1:I0->O            1   0.704   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<1>_rt (cpu_instance/memory_instance/Madd_state_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<1> (cpu_instance/memory_instance/Madd_state_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<2> (cpu_instance/memory_instance/Madd_state_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<3> (cpu_instance/memory_instance/Madd_state_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<4> (cpu_instance/memory_instance/Madd_state_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<5> (cpu_instance/memory_instance/Madd_state_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<6> (cpu_instance/memory_instance/Madd_state_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<7> (cpu_instance/memory_instance/Madd_state_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<8> (cpu_instance/memory_instance/Madd_state_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<9> (cpu_instance/memory_instance/Madd_state_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<10> (cpu_instance/memory_instance/Madd_state_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  cpu_instance/memory_instance/Madd_state_add0000_cy<11> (cpu_instance/memory_instance/Madd_state_add0000_cy<11>)
     XORCY:CI->O           1   0.804   0.455  cpu_instance/memory_instance/Madd_state_add0000_xor<12> (cpu_instance/memory_instance/state_add0000<12>)
     LUT3:I2->O            2   0.704   0.451  cpu_instance/memory_instance/state_cmp_eq000016 (cpu_instance/memory_instance/state_cmp_eq000016)
     LUT4_D:I3->LO         1   0.704   0.104  cpu_instance/memory_instance/state_cmp_eq000083_SW0 (N546)
     LUT4:I3->O           16   0.704   1.034  cpu_instance/memory_instance/curAddr_not00011 (cpu_instance/memory_instance/curAddr_not0001)
     FDCE:CE                   0.555          cpu_instance/memory_instance/curAddr_0
    ----------------------------------------
    Total                      8.626ns (5.820ns logic, 2.806ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.372ns (frequency: 106.701MHz)
  Total number of paths / destination ports: 4960 / 64
-------------------------------------------------------------------------
Delay:               9.372ns (Levels of Logic = 8)
  Source:            cpu_instance/ID_EX_Immediate_out_15 (FF)
  Destination:       cpu_instance/T_out (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: cpu_instance/ID_EX_Immediate_out_15 to cpu_instance/T_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            18   0.591   1.243  cpu_instance/ID_EX_Immediate_out_15 (cpu_instance/ID_EX_Immediate_out_15)
     LUT3_D:I0->O         12   0.704   0.965  cpu_instance/dataselector_instance/Mmux_DataB_2_f5_5 (cpu_instance/DataB<15>)
     LUT4:I3->O            1   0.704   0.000  cpu_instance/alu_instance/Tout_and0000_wg_lut<6> (cpu_instance/alu_instance/Tout_and0000_wg_lut<6>)
     MUXCY:S->O            1   0.464   0.000  cpu_instance/alu_instance/Tout_and0000_wg_cy<6> (cpu_instance/alu_instance/Tout_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.459   0.424  cpu_instance/alu_instance/Tout_and0000_wg_cy<7> (cpu_instance/alu_instance/Tout_and0000)
     LUT4:I3->O            2   0.704   0.482  cpu_instance/alu_instance/Mmux_Tout_7 (cpu_instance/alu_instance/Mmux_Tout_7)
     LUT3:I2->O            1   0.704   0.000  cpu_instance/alu_instance/Mmux_Tout_6_SW1_F (N349)
     MUXF5:I0->O           1   0.321   0.595  cpu_instance/alu_instance/Mmux_Tout_6_SW1 (N252)
     LUT3:I0->O            1   0.704   0.000  cpu_instance/alu_instance/AluInstruction<3>11 (cpu_instance/T_in)
     FD_1:D                    0.308          cpu_instance/T_out
    ----------------------------------------
    Total                      9.372ns (5.663ns logic, 3.709ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_scan'
  Total number of paths / destination ports: 187 / 187
-------------------------------------------------------------------------
Offset:              5.076ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       cpu_instance/memory_instance/Ram1OE (FF)
  Destination Clock: clk_scan rising

  Data Path: reset to cpu_instance/memory_instance/Ram1OE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.218   1.339  reset_IBUF (reset_IBUF)
     LUT2:I1->O           26   0.704   1.260  cpu_instance/memory_instance/Mtridata_Ram1Data_and000011 (cpu_instance/memory_instance/r1State_and0000)
     FDE:CE                    0.555          cpu_instance/memory_instance/Ram1OE
    ----------------------------------------
    Total                      5.076ns (2.477ns logic, 2.599ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_scan'
  Total number of paths / destination ports: 134 / 102
-------------------------------------------------------------------------
Offset:              5.131ns (Levels of Logic = 1)
  Source:            cpu_instance/memory_instance/startedCache (FF)
  Destination:       started (PAD)
  Source Clock:      clk_scan rising

  Data Path: cpu_instance/memory_instance/startedCache to started
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            51   0.591   1.268  cpu_instance/memory_instance/startedCache (cpu_instance/memory_instance/startedCache)
     OBUF:I->O                 3.272          started_OBUF (started)
    ----------------------------------------
    Total                      5.131ns (3.863ns logic, 1.268ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            cpu_instance/PC_out_15_1 (FF)
  Destination:       led<15> (PAD)
  Source Clock:      clk falling

  Data Path: cpu_instance/PC_out_15_1 to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.591   0.420  cpu_instance/PC_out_15_1 (cpu_instance/PC_out_15_1)
     OBUF:I->O                 3.272          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 39.37 secs
 
--> 

Total memory usage is 4617236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  506 (   0 filtered)
Number of infos    :   31 (   0 filtered)

