<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › powermac › nvram.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nvram.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2002 Benjamin Herrenschmidt (benh@kernel.crashing.org)</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or</span>
<span class="cm"> *  modify it under the terms of the GNU General Public License</span>
<span class="cm"> *  as published by the Free Software Foundation; either version</span>
<span class="cm"> *  2 of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  Todo: - add support for the OF persistent properties</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/nvram.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/adb.h&gt;</span>
<span class="cp">#include &lt;linux/pmu.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>
<span class="cp">#include &lt;linux/completion.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;asm/sections.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/machdep.h&gt;</span>
<span class="cp">#include &lt;asm/nvram.h&gt;</span>

<span class="cp">#include &quot;pmac.h&quot;</span>

<span class="cp">#define DEBUG</span>

<span class="cp">#ifdef DEBUG</span>
<span class="cp">#define DBG(x...) printk(x)</span>
<span class="cp">#else</span>
<span class="cp">#define DBG(x...)</span>
<span class="cp">#endif</span>

<span class="cp">#define NVRAM_SIZE		0x2000	</span><span class="cm">/* 8kB of non-volatile RAM */</span><span class="cp"></span>

<span class="cp">#define CORE99_SIGNATURE	0x5a</span>
<span class="cp">#define CORE99_ADLER_START	0x14</span>

<span class="cm">/* On Core99, nvram is either a sharp, a micron or an AMD flash */</span>
<span class="cp">#define SM_FLASH_STATUS_DONE	0x80</span>
<span class="cp">#define SM_FLASH_STATUS_ERR	0x38</span>

<span class="cp">#define SM_FLASH_CMD_ERASE_CONFIRM	0xd0</span>
<span class="cp">#define SM_FLASH_CMD_ERASE_SETUP	0x20</span>
<span class="cp">#define SM_FLASH_CMD_RESET		0xff</span>
<span class="cp">#define SM_FLASH_CMD_WRITE_SETUP	0x40</span>
<span class="cp">#define SM_FLASH_CMD_CLEAR_STATUS	0x50</span>
<span class="cp">#define SM_FLASH_CMD_READ_STATUS	0x70</span>

<span class="cm">/* CHRP NVRAM header */</span>
<span class="k">struct</span> <span class="n">chrp_header</span> <span class="p">{</span>
  <span class="n">u8</span>		<span class="n">signature</span><span class="p">;</span>
  <span class="n">u8</span>		<span class="n">cksum</span><span class="p">;</span>
  <span class="n">u16</span>		<span class="n">len</span><span class="p">;</span>
  <span class="kt">char</span>          <span class="n">name</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
  <span class="n">u8</span>		<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">core99_header</span> <span class="p">{</span>
  <span class="k">struct</span> <span class="n">chrp_header</span>	<span class="n">hdr</span><span class="p">;</span>
  <span class="n">u32</span>			<span class="n">adler</span><span class="p">;</span>
  <span class="n">u32</span>			<span class="n">generation</span><span class="p">;</span>
  <span class="n">u32</span>			<span class="n">reserved</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Read and write the non-volatile RAM on PowerMacs and CHRP machines.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">nvram_naddrs</span><span class="p">;</span>
<span class="k">static</span> <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">nvram_data</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">is_core_99</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">core99_bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">nvram_partitions</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>XXX Turn that into a sem</p></td><td class="code"><div class="highlight"><pre><span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">nv_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">core99_write_bank</span><span class="p">)(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">,</span> <span class="n">u8</span><span class="o">*</span> <span class="n">datas</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">core99_erase_bank</span><span class="p">)(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">nvram_image</span><span class="p">;</span>


<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">core99_nvram_read_byte</span><span class="p">(</span><span class="kt">int</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nvram_image</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">nvram_image</span><span class="p">[</span><span class="n">addr</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">core99_nvram_write_byte</span><span class="p">(</span><span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nvram_image</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">nvram_image</span><span class="p">[</span><span class="n">addr</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">core99_nvram_read</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nvram_image</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">index</span> <span class="o">&gt;</span> <span class="n">NVRAM_SIZE</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="o">*</span><span class="n">index</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">count</span> <span class="o">&gt;</span> <span class="n">NVRAM_SIZE</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="n">NVRAM_SIZE</span> <span class="o">-</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nvram_image</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">count</span><span class="p">);</span>
	<span class="o">*</span><span class="n">index</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">core99_nvram_write</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nvram_image</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">index</span> <span class="o">&gt;</span> <span class="n">NVRAM_SIZE</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="o">*</span><span class="n">index</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">count</span> <span class="o">&gt;</span> <span class="n">NVRAM_SIZE</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="n">NVRAM_SIZE</span> <span class="o">-</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nvram_image</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">buf</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="o">*</span><span class="n">index</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">core99_nvram_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nvram_image</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">NVRAM_SIZE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PPC32</span>
<span class="k">static</span> <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">nvram_addr</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">nvram_mult</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">direct_nvram_read_byte</span><span class="p">(</span><span class="kt">int</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nvram_data</span><span class="p">[(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">NVRAM_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">*</span> <span class="n">nvram_mult</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">direct_nvram_write_byte</span><span class="p">(</span><span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nvram_data</span><span class="p">[(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">NVRAM_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">*</span> <span class="n">nvram_mult</span><span class="p">],</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">indirect_nvram_read_byte</span><span class="p">(</span><span class="kt">int</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nv_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">nvram_addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">in_8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nvram_data</span><span class="p">[(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">]);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nv_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">indirect_nvram_write_byte</span><span class="p">(</span><span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nv_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">nvram_addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nvram_data</span><span class="p">[(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">],</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nv_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>


<span class="cp">#ifdef CONFIG_ADB_PMU</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmu_nvram_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">adb_request</span> <span class="o">*</span><span class="n">req</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">arg</span><span class="p">)</span>
		<span class="n">complete</span><span class="p">((</span><span class="k">struct</span> <span class="n">completion</span> <span class="o">*</span><span class="p">)</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">arg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">pmu_nvram_read_byte</span><span class="p">(</span><span class="kt">int</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">adb_request</span> <span class="n">req</span><span class="p">;</span>
	<span class="n">DECLARE_COMPLETION_ONSTACK</span><span class="p">(</span><span class="n">req_complete</span><span class="p">);</span>
	
	<span class="n">req</span><span class="p">.</span><span class="n">arg</span> <span class="o">=</span> <span class="n">system_state</span> <span class="o">==</span> <span class="n">SYSTEM_RUNNING</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">req_complete</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmu_request</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="p">,</span> <span class="n">pmu_nvram_complete</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">PMU_READ_NVRAM</span><span class="p">,</span>
			<span class="p">(</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">))</span>
		<span class="k">return</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">system_state</span> <span class="o">==</span> <span class="n">SYSTEM_RUNNING</span><span class="p">)</span>
		<span class="n">wait_for_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req_complete</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">req</span><span class="p">.</span><span class="n">complete</span><span class="p">)</span>
		<span class="n">pmu_poll</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">req</span><span class="p">.</span><span class="n">reply</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmu_nvram_write_byte</span><span class="p">(</span><span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">adb_request</span> <span class="n">req</span><span class="p">;</span>
	<span class="n">DECLARE_COMPLETION_ONSTACK</span><span class="p">(</span><span class="n">req_complete</span><span class="p">);</span>
	
	<span class="n">req</span><span class="p">.</span><span class="n">arg</span> <span class="o">=</span> <span class="n">system_state</span> <span class="o">==</span> <span class="n">SYSTEM_RUNNING</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">req_complete</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmu_request</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="p">,</span> <span class="n">pmu_nvram_complete</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">PMU_WRITE_NVRAM</span><span class="p">,</span>
			<span class="p">(</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">val</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">system_state</span> <span class="o">==</span> <span class="n">SYSTEM_RUNNING</span><span class="p">)</span>
		<span class="n">wait_for_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req_complete</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">req</span><span class="p">.</span><span class="n">complete</span><span class="p">)</span>
		<span class="n">pmu_poll</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_ADB_PMU */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC32 */</span><span class="cp"></span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">chrp_checksum</span><span class="p">(</span><span class="k">struct</span> <span class="n">chrp_header</span><span class="o">*</span> <span class="n">hdr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sum</span> <span class="o">=</span> <span class="n">hdr</span><span class="o">-&gt;</span><span class="n">signature</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hdr</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">hdr</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">sum</span> <span class="o">+=</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">sum</span> <span class="o">&gt;</span> <span class="mh">0xFF</span><span class="p">)</span>
		<span class="n">sum</span> <span class="o">=</span> <span class="p">(</span><span class="n">sum</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">sum</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">sum</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">core99_calc_adler</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">buffer</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">;</span>

   	<span class="n">buffer</span> <span class="o">+=</span> <span class="n">CORE99_ADLER_START</span><span class="p">;</span>
	<span class="n">low</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">high</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cnt</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">cnt</span><span class="o">&lt;</span><span class="p">(</span><span class="n">NVRAM_SIZE</span><span class="o">-</span><span class="n">CORE99_ADLER_START</span><span class="p">);</span> <span class="n">cnt</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">cnt</span> <span class="o">%</span> <span class="mi">5000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">high</span>  <span class="o">%=</span> <span class="mi">65521UL</span><span class="p">;</span>
			<span class="n">high</span> <span class="o">%=</span> <span class="mi">65521UL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">low</span> <span class="o">+=</span> <span class="n">buffer</span><span class="p">[</span><span class="n">cnt</span><span class="p">];</span>
		<span class="n">high</span> <span class="o">+=</span> <span class="n">low</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">low</span>  <span class="o">%=</span> <span class="mi">65521UL</span><span class="p">;</span>
	<span class="n">high</span> <span class="o">%=</span> <span class="mi">65521UL</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">high</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">low</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">core99_check</span><span class="p">(</span><span class="n">u8</span><span class="o">*</span> <span class="n">datas</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">core99_header</span><span class="o">*</span> <span class="n">hdr99</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">core99_header</span><span class="o">*</span><span class="p">)</span><span class="n">datas</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">signature</span> <span class="o">!=</span> <span class="n">CORE99_SIGNATURE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;Invalid signature</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">cksum</span> <span class="o">!=</span> <span class="n">chrp_checksum</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;Invalid checksum</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">adler</span> <span class="o">!=</span> <span class="n">core99_calc_adler</span><span class="p">(</span><span class="n">datas</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;Invalid adler</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">generation</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sm_erase_bank</span><span class="p">(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">stat</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">nvram_data</span> <span class="o">+</span> <span class="n">core99_bank</span><span class="o">*</span><span class="n">NVRAM_SIZE</span><span class="p">;</span>

       	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: Sharp/Micron Erasing bank %d...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bank</span><span class="p">);</span>

	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_ERASE_SETUP</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_ERASE_CONFIRM</span><span class="p">);</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">timeout</span> <span class="o">&gt;</span> <span class="mi">1000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: Sharp/Micron flash erase timeout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_READ_STATUS</span><span class="p">);</span>
		<span class="n">stat</span> <span class="o">=</span> <span class="n">in_8</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">SM_FLASH_STATUS_DONE</span><span class="p">));</span>

	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_CLEAR_STATUS</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_RESET</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">memchr_inv</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">NVRAM_SIZE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: Sharp/Micron flash erase failed !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sm_write_bank</span><span class="p">(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">,</span> <span class="n">u8</span><span class="o">*</span> <span class="n">datas</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">stat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">nvram_data</span> <span class="o">+</span> <span class="n">core99_bank</span><span class="o">*</span><span class="n">NVRAM_SIZE</span><span class="p">;</span>

       	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: Sharp/Micron Writing bank %d...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bank</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="n">NVRAM_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="n">i</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_WRITE_SETUP</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="n">i</span><span class="p">,</span> <span class="n">datas</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">timeout</span> <span class="o">&gt;</span> <span class="mi">1000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: Sharp/Micron flash write timeout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_READ_STATUS</span><span class="p">);</span>
			<span class="n">stat</span> <span class="o">=</span> <span class="n">in_8</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">SM_FLASH_STATUS_DONE</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">SM_FLASH_STATUS_DONE</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_CLEAR_STATUS</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SM_FLASH_CMD_RESET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">memcmp</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">datas</span><span class="p">,</span> <span class="n">NVRAM_SIZE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: Sharp/Micron flash write failed !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_erase_bank</span><span class="p">(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">stat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">nvram_data</span> <span class="o">+</span> <span class="n">core99_bank</span><span class="o">*</span><span class="n">NVRAM_SIZE</span><span class="p">;</span>

       	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: AMD Erasing bank %d...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bank</span><span class="p">);</span>

	<span class="cm">/* Unlock 1 */</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="mh">0x555</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* Unlock 2 */</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="mh">0x2aa</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Sector-Erase */</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="mh">0x555</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="mh">0x555</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="mh">0x2aa</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">timeout</span> <span class="o">&gt;</span> <span class="mi">1000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: AMD flash erase timeout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">stat</span> <span class="o">=</span> <span class="n">in_8</span><span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="o">^</span> <span class="n">in_8</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">stat</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
	
	<span class="cm">/* Reset */</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="mh">0xf0</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">memchr_inv</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">NVRAM_SIZE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: AMD flash erase failed !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_write_bank</span><span class="p">(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">,</span> <span class="n">u8</span><span class="o">*</span> <span class="n">datas</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">stat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">nvram_data</span> <span class="o">+</span> <span class="n">core99_bank</span><span class="o">*</span><span class="n">NVRAM_SIZE</span><span class="p">;</span>

       	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: AMD Writing bank %d...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bank</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="n">NVRAM_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Unlock 1 */</span>
		<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="mh">0x555</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* Unlock 2 */</span>
		<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="mh">0x2aa</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* Write single word */</span>
		<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="mh">0x555</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="o">+</span><span class="n">i</span><span class="p">,</span> <span class="n">datas</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		
		<span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">timeout</span> <span class="o">&gt;</span> <span class="mi">1000000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: AMD flash write timeout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">stat</span> <span class="o">=</span> <span class="n">in_8</span><span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="o">^</span> <span class="n">in_8</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">stat</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Reset */</span>
	<span class="n">out_8</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="mh">0xf0</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">memcmp</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">datas</span><span class="p">,</span> <span class="n">NVRAM_SIZE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: AMD flash write failed !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">lookup_partitions</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">buffer</span><span class="p">[</span><span class="mi">17</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">chrp_header</span><span class="o">*</span> <span class="n">hdr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pmac_newworld</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_OF</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_XPRAM</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_NR</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">hdr</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">chrp_header</span> <span class="o">*</span><span class="p">)</span><span class="n">buffer</span><span class="p">;</span>

		<span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">buffer</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="mi">16</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">)</span>
				<span class="n">buffer</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_read_val</span><span class="p">(</span><span class="n">offset</span><span class="o">+</span><span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">hdr</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;common&quot;</span><span class="p">))</span>
				<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_OF</span><span class="p">]</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">hdr</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;APL,MacOS75&quot;</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_XPRAM</span><span class="p">]</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">;</span>
				<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_NR</span><span class="p">]</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x110</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">offset</span> <span class="o">+=</span> <span class="p">(</span><span class="n">hdr</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">*</span> <span class="mh">0x10</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span><span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="n">NVRAM_SIZE</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_OF</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1800</span><span class="p">;</span>
		<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_XPRAM</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1300</span><span class="p">;</span>
		<span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_NR</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1400</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: OF partition at 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_OF</span><span class="p">]);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: XP partition at 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_XPRAM</span><span class="p">]);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: NR partition at 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">nvram_partitions</span><span class="p">[</span><span class="n">pmac_nvram_NR</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">core99_nvram_sync</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">core99_header</span><span class="o">*</span> <span class="n">hdr99</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_core_99</span> <span class="o">||</span> <span class="o">!</span><span class="n">nvram_data</span> <span class="o">||</span> <span class="o">!</span><span class="n">nvram_image</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nv_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">memcmp</span><span class="p">(</span><span class="n">nvram_image</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="o">*</span><span class="p">)</span><span class="n">nvram_data</span> <span class="o">+</span> <span class="n">core99_bank</span><span class="o">*</span><span class="n">NVRAM_SIZE</span><span class="p">,</span>
		<span class="n">NVRAM_SIZE</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;Updating nvram...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">hdr99</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">core99_header</span><span class="o">*</span><span class="p">)</span><span class="n">nvram_image</span><span class="p">;</span>
	<span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">generation</span><span class="o">++</span><span class="p">;</span>
	<span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">signature</span> <span class="o">=</span> <span class="n">CORE99_SIGNATURE</span><span class="p">;</span>
	<span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">cksum</span> <span class="o">=</span> <span class="n">chrp_checksum</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">);</span>
	<span class="n">hdr99</span><span class="o">-&gt;</span><span class="n">adler</span> <span class="o">=</span> <span class="n">core99_calc_adler</span><span class="p">(</span><span class="n">nvram_image</span><span class="p">);</span>
	<span class="n">core99_bank</span> <span class="o">=</span> <span class="n">core99_bank</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">core99_erase_bank</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">core99_erase_bank</span><span class="p">(</span><span class="n">core99_bank</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;nvram: Error erasing bank %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">core99_bank</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">core99_write_bank</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">core99_write_bank</span><span class="p">(</span><span class="n">core99_bank</span><span class="p">,</span> <span class="n">nvram_image</span><span class="p">))</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;nvram: Error writing bank %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">core99_bank</span><span class="p">);</span>
 <span class="nl">bail:</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nv_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

<span class="cp">#ifdef DEBUG</span>
       	<span class="n">mdelay</span><span class="p">(</span><span class="mi">2000</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">core99_nvram_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gen_bank0</span><span class="p">,</span> <span class="n">gen_bank1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nvram_naddrs</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: no address</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">nvram_image</span> <span class="o">=</span> <span class="n">alloc_bootmem</span><span class="p">(</span><span class="n">NVRAM_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nvram_image</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;nvram: can&#39;t allocate ram image</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">nvram_data</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">NVRAM_SIZE</span><span class="o">*</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">nvram_naddrs</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* Make sure we get the correct case */</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: Checking bank 0...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">gen_bank0</span> <span class="o">=</span> <span class="n">core99_check</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">nvram_data</span><span class="p">);</span>
	<span class="n">gen_bank1</span> <span class="o">=</span> <span class="n">core99_check</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">nvram_data</span> <span class="o">+</span> <span class="n">NVRAM_SIZE</span><span class="p">);</span>
	<span class="n">core99_bank</span> <span class="o">=</span> <span class="p">(</span><span class="n">gen_bank0</span> <span class="o">&lt;</span> <span class="n">gen_bank1</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: gen0=%d, gen1=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">gen_bank0</span><span class="p">,</span> <span class="n">gen_bank1</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;nvram: Active bank is: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">core99_bank</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="n">NVRAM_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nvram_image</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nvram_data</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="n">core99_bank</span><span class="o">*</span><span class="n">NVRAM_SIZE</span><span class="p">];</span>

	<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_read_val</span>	<span class="o">=</span> <span class="n">core99_nvram_read_byte</span><span class="p">;</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_write_val</span>	<span class="o">=</span> <span class="n">core99_nvram_write_byte</span><span class="p">;</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_read</span>	<span class="o">=</span> <span class="n">core99_nvram_read</span><span class="p">;</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_write</span>	<span class="o">=</span> <span class="n">core99_nvram_write</span><span class="p">;</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_size</span>	<span class="o">=</span> <span class="n">core99_nvram_size</span><span class="p">;</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_sync</span>	<span class="o">=</span> <span class="n">core99_nvram_sync</span><span class="p">;</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">machine_shutdown</span>	<span class="o">=</span> <span class="n">core99_nvram_sync</span><span class="p">;</span>
	<span class="cm">/* </span>
<span class="cm">	 * Maybe we could be smarter here though making an exclusive list</span>
<span class="cm">	 * of known flash chips is a bit nasty as older OF didn&#39;t provide us</span>
<span class="cm">	 * with a useful &quot;compatible&quot; entry. A solution would be to really</span>
<span class="cm">	 * identify the chip using flash id commands and base ourselves on</span>
<span class="cm">	 * a list of known chips IDs</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="s">&quot;amd-0137&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">core99_erase_bank</span> <span class="o">=</span> <span class="n">amd_erase_bank</span><span class="p">;</span>
		<span class="n">core99_write_bank</span> <span class="o">=</span> <span class="n">amd_write_bank</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">core99_erase_bank</span> <span class="o">=</span> <span class="n">sm_erase_bank</span><span class="p">;</span>
		<span class="n">core99_write_bank</span> <span class="o">=</span> <span class="n">sm_write_bank</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">pmac_nvram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">r1</span><span class="p">,</span> <span class="n">r2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">s1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">s2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">nvram_naddrs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dp</span> <span class="o">=</span> <span class="n">of_find_node_by_name</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;nvram&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dp</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Can&#39;t find NVRAM device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Try to obtain an address */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nvram_naddrs</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">s1</span> <span class="o">=</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r2</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nvram_naddrs</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">s2</span> <span class="o">=</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r2</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">is_core_99</span> <span class="o">=</span> <span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="s">&quot;nvram,flash&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_core_99</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">core99_nvram_setup</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">r1</span><span class="p">.</span><span class="n">start</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PPC32</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">machine_is</span><span class="p">(</span><span class="n">chrp</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">nvram_naddrs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nvram_data</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r1</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">s1</span><span class="p">);</span>
		<span class="n">nvram_mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_read_val</span>	<span class="o">=</span> <span class="n">direct_nvram_read_byte</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_write_val</span>	<span class="o">=</span> <span class="n">direct_nvram_write_byte</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nvram_naddrs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nvram_data</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r1</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">s1</span><span class="p">);</span>
		<span class="n">nvram_mult</span> <span class="o">=</span> <span class="p">(</span><span class="n">s1</span> <span class="o">+</span> <span class="n">NVRAM_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">NVRAM_SIZE</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_read_val</span>	<span class="o">=</span> <span class="n">direct_nvram_read_byte</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_write_val</span>	<span class="o">=</span> <span class="n">direct_nvram_write_byte</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nvram_naddrs</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nvram_addr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r1</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">s1</span><span class="p">);</span>
		<span class="n">nvram_data</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r2</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">s2</span><span class="p">);</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_read_val</span>	<span class="o">=</span> <span class="n">indirect_nvram_read_byte</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_write_val</span>	<span class="o">=</span> <span class="n">indirect_nvram_write_byte</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nvram_naddrs</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">sys_ctrler</span> <span class="o">==</span> <span class="n">SYS_CTRLER_PMU</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_ADB_PMU</span>
		<span class="n">nvram_naddrs</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_read_val</span>	<span class="o">=</span> <span class="n">pmu_nvram_read_byte</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_write_val</span>	<span class="o">=</span> <span class="n">pmu_nvram_write_byte</span><span class="p">;</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_ADB_PMU */</span><span class="cp"></span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Incompatible type of NVRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC32 */</span><span class="cp"></span>
<span class="nl">bail:</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">lookup_partitions</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">pmac_get_partition</span><span class="p">(</span><span class="kt">int</span> <span class="n">partition</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">nvram_partitions</span><span class="p">[</span><span class="n">partition</span><span class="p">];</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="nf">pmac_xpram_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">xpaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">pmac_get_partition</span><span class="p">(</span><span class="n">pmac_nvram_XPRAM</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">xpaddr</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">xpaddr</span> <span class="o">&gt;</span> <span class="mh">0x100</span><span class="p">)</span>
		<span class="k">return</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_read_val</span><span class="p">(</span><span class="n">xpaddr</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">pmac_xpram_write</span><span class="p">(</span><span class="kt">int</span> <span class="n">xpaddr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">pmac_get_partition</span><span class="p">(</span><span class="n">pmac_nvram_XPRAM</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">xpaddr</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">xpaddr</span> <span class="o">&gt;</span> <span class="mh">0x100</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ppc_md</span><span class="p">.</span><span class="n">nvram_write_val</span><span class="p">(</span><span class="n">xpaddr</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pmac_get_partition</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pmac_xpram_read</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pmac_xpram_write</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
