INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_4/laba_4.srcs/sources_1/new/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_4/laba_4.srcs/sources_1/imports/Downloads/alu_opcodes_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'alu_opcodes_pkg' is previously defined, ignoring this definition [C:/Users/pwnies/laba_4/laba_4.srcs/sources_1/imports/Downloads/alu_opcodes_pkg.sv:1]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab2/lab2.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba3/laba3.srcs/sources_1/new/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/quadadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_3_3/laba_3_3.srcs/sources_1/new/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/laba_4/laba_4.srcs/sources_1/new/CYBERcobra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYBERcobra
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CYBERcobra
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv:25]
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv:26]
INFO: [VRFC 10-2458] undeclared symbol sw_i, assumed default net type wire [C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv:27]
INFO: [VRFC 10-2458] undeclared symbol OUT, assumed default net type wire [C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv:28]
WARNING: [VRFC 10-2938] 'OUT' is already implicitly declared on line 28 [C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv:31]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 25 [C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv:32]
WARNING: [VRFC 10-2938] 'rstn' is already implicitly declared on line 26 [C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv:33]
WARNING: [VRFC 10-2938] 'sw_i' is already implicitly declared on line 27 [C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv:34]
