{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1466782051976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466782051992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 24 17:27:31 2016 " "Processing started: Fri Jun 24 17:27:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466782051992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782051992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PTARM -c PTARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PTARM -c PTARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782051992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1466782052383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-beh " "Found design unit 1: multiplier-beh" {  } { { "../syn/core/multiplier.vhdl" "" { Text "C:/PTARM/syn/core/multiplier.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086024 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../syn/core/multiplier.vhdl" "" { Text "C:/PTARM/syn/core/multiplier.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/uatransmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/uatransmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UATransmitter " "Found entity 1: UATransmitter" {  } { { "../syn/uart/UATransmitter.v" "" { Text "C:/PTARM/syn/uart/UATransmitter.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../syn/uart/UART.v" "" { Text "C:/PTARM/syn/uart/UART.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/uareceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/uareceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 UAReceiver " "Found entity 1: UAReceiver" {  } { { "../syn/uart/UAReceiver.v" "" { Text "C:/PTARM/syn/uart/UAReceiver.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "../syn/uart/ShiftRegister.v" "" { Text "C:/PTARM/syn/uart/ShiftRegister.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/reverse.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/reverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reverse " "Found entity 1: Reverse" {  } { { "../syn/uart/Reverse.v" "" { Text "C:/PTARM/syn/uart/Reverse.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../syn/uart/Register.v" "" { Text "C:/PTARM/syn/uart/Register.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/paritygen.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/paritygen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParityGen " "Found entity 1: ParityGen" {  } { { "../syn/uart/ParityGen.v" "" { Text "C:/PTARM/syn/uart/ParityGen.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/ioregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/ioregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 IORegister " "Found entity 1: IORegister" {  } { { "../syn/uart/IORegister.v" "" { Text "C:/PTARM/syn/uart/IORegister.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/hardregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/hardregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 HardRegister " "Found entity 1: HardRegister" {  } { { "../syn/uart/HardRegister.v" "" { Text "C:/PTARM/syn/uart/HardRegister.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/gateway.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/gateway.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gateway " "Found entity 1: Gateway" {  } { { "../syn/uart/Gateway.v" "" { Text "C:/PTARM/syn/uart/Gateway.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../syn/uart/Counter.v" "" { Text "C:/PTARM/syn/uart/Counter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/uart/const.v 0 0 " "Found 0 design units, including 0 entities, in source file /ptarm/syn/uart/const.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/timer_64bit_ns.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/timer_64bit_ns.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_64bit_ns-rtl " "Found design unit 1: timer_64bit_ns-rtl" {  } { { "../syn/core/timer_64bit_ns.vhdl" "" { Text "C:/PTARM/syn/core/timer_64bit_ns.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_64bit_ns " "Found entity 1: timer_64bit_ns" {  } { { "../syn/core/timer_64bit_ns.vhdl" "" { Text "C:/PTARM/syn/core/timer_64bit_ns.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/timer_32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/timer_32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_32-rtl " "Found design unit 1: timer_32-rtl" {  } { { "../syn/core/timer_32.vhdl" "" { Text "C:/PTARM/syn/core/timer_32.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_32 " "Found entity 1: timer_32" {  } { { "../syn/core/timer_32.vhdl" "" { Text "C:/PTARM/syn/core/timer_32.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/sram2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/sram2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPM-sim " "Found design unit 1: SPM-sim" {  } { { "../syn/core/sram2.vhdl" "" { Text "C:/PTARM/syn/core/sram2.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPM " "Found entity 1: SPM" {  } { { "../syn/core/sram2.vhdl" "" { Text "C:/PTARM/syn/core/sram2.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-rtl " "Found design unit 1: shifter-rtl" {  } { { "../syn/core/shifter.vhdl" "" { Text "C:/PTARM/syn/core/shifter.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../syn/core/shifter.vhdl" "" { Text "C:/PTARM/syn/core/shifter.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-sim " "Found design unit 1: register_file-sim" {  } { { "../syn/core/register_file.vhdl" "" { Text "C:/PTARM/syn/core/register_file.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../syn/core/register_file.vhdl" "" { Text "C:/PTARM/syn/core/register_file.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/pc_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/pc_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_adder-rtl " "Found design unit 1: pc_adder-rtl" {  } { { "../syn/core/pc_adder.vhdl" "" { Text "C:/PTARM/syn/core/pc_adder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "../syn/core/pc_adder.vhdl" "" { Text "C:/PTARM/syn/core/pc_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/comparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/comparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-rtl " "Found design unit 1: comparator-rtl" {  } { { "../syn/core/comparator.vhdl" "" { Text "C:/PTARM/syn/core/comparator.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../syn/core/comparator.vhdl" "" { Text "C:/PTARM/syn/core/comparator.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/bootrom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/bootrom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BootROM-behavioral " "Found design unit 1: BootROM-behavioral" {  } { { "../syn/core/BootROM.vhdl" "" { Text "C:/PTARM/syn/core/BootROM.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""} { "Info" "ISGN_ENTITY_NAME" "1 BootROM " "Found entity 1: BootROM" {  } { { "../syn/core/BootROM.vhdl" "" { Text "C:/PTARM/syn/core/BootROM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/arm_iu_datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/arm_iu_datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm_iu_datapath-rtl " "Found design unit 1: arm_iu_datapath-rtl" {  } { { "../syn/core/arm_iu_datapath.vhdl" "" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm_iu_datapath " "Found entity 1: arm_iu_datapath" {  } { { "../syn/core/arm_iu_datapath.vhdl" "" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/arm_iu_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/arm_iu_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iu_controller-rtl " "Found design unit 1: iu_controller-rtl" {  } { { "../syn/core/arm_iu_controller.vhdl" "" { Text "C:/PTARM/syn/core/arm_iu_controller.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""} { "Info" "ISGN_ENTITY_NAME" "1 iu_controller " "Found entity 1: iu_controller" {  } { { "../syn/core/arm_iu_controller.vhdl" "" { Text "C:/PTARM/syn/core/arm_iu_controller.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/arm_defs.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /ptarm/syn/core/arm_defs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm_defs " "Found design unit 1: arm_defs" {  } { { "../syn/core/arm_defs.vhdl" "" { Text "C:/PTARM/syn/core/arm_defs.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../syn/core/alu.vhdl" "" { Text "C:/PTARM/syn/core/alu.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../syn/core/alu.vhdl" "" { Text "C:/PTARM/syn/core/alu.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/core/addsub.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/core/addsub.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-rtl " "Found design unit 1: addsub-rtl" {  } { { "../syn/core/addsub.vhdl" "" { Text "C:/PTARM/syn/core/addsub.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../syn/core/addsub.vhdl" "" { Text "C:/PTARM/syn/core/addsub.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ptarm/syn/ptarm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /ptarm/syn/ptarm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ptarm-rtl " "Found design unit 1: ptarm-rtl" {  } { { "../syn/PTARM.vhdl" "" { Text "C:/PTARM/syn/PTARM.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""} { "Info" "ISGN_ENTITY_NAME" "1 ptarm " "Found entity 1: ptarm" {  } { { "../syn/PTARM.vhdl" "" { Text "C:/PTARM/syn/PTARM.vhdl" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782086086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782086086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PTARM " "Elaborating entity \"PTARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1466782086148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_iu_datapath arm_iu_datapath:iu " "Elaborating entity \"arm_iu_datapath\" for hierarchy \"arm_iu_datapath:iu\"" {  } { { "../syn/PTARM.vhdl" "iu" { Text "C:/PTARM/syn/PTARM.vhdl" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782086195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BootROM arm_iu_datapath:iu\|BootROM:boot " "Elaborating entity \"BootROM\" for hierarchy \"arm_iu_datapath:iu\|BootROM:boot\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "boot" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782087039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPM arm_iu_datapath:iu\|SPM:spms " "Elaborating entity \"SPM\" for hierarchy \"arm_iu_datapath:iu\|SPM:spms\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "spms" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782087085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iu_controller arm_iu_datapath:iu\|iu_controller:brains " "Elaborating entity \"iu_controller\" for hierarchy \"arm_iu_datapath:iu\|iu_controller:brains\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "brains" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782087695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder arm_iu_datapath:iu\|pc_adder:addPC " "Elaborating entity \"pc_adder\" for hierarchy \"arm_iu_datapath:iu\|pc_adder:addPC\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "addPC" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782087804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_64bit_ns arm_iu_datapath:iu\|timer_64bit_ns:clock " "Elaborating entity \"timer_64bit_ns\" for hierarchy \"arm_iu_datapath:iu\|timer_64bit_ns:clock\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "clock" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782087836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file arm_iu_datapath:iu\|register_file:reg " "Elaborating entity \"register_file\" for hierarchy \"arm_iu_datapath:iu\|register_file:reg\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "reg" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782087852 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__2 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__3 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782088133 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782088133 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1466782088133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782088273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782088320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1 " "Instantiated megafunction \"arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782088320 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782088320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsg1 " "Found entity 1: altsyncram_qsg1" {  } { { "db/altsyncram_qsg1.tdf" "" { Text "C:/PTARM/de2-115/db/altsyncram_qsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782088398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782088398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsg1 arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1\|altsyncram_qsg1:auto_generated " "Elaborating entity \"altsyncram_qsg1\" for hierarchy \"arm_iu_datapath:iu\|register_file:reg\|altsyncram:REGFILE\[0\]\[31\]__1\|altsyncram_qsg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782088398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter arm_iu_datapath:iu\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"arm_iu_datapath:iu\|shifter:shift\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "shift" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782088461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub arm_iu_datapath:iu\|addsub:timer_adder " "Elaborating entity \"addsub\" for hierarchy \"arm_iu_datapath:iu\|addsub:timer_adder\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "timer_adder" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782088601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm_iu_datapath:iu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"arm_iu_datapath:iu\|alu:al_unit\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "al_unit" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782088617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator arm_iu_datapath:iu\|comparator:deadline_compare " "Elaborating entity \"comparator\" for hierarchy \"arm_iu_datapath:iu\|comparator:deadline_compare\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "deadline_compare" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782088664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier arm_iu_datapath:iu\|multiplier:mul32 " "Elaborating entity \"multiplier\" for hierarchy \"arm_iu_datapath:iu\|multiplier:mul32\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "mul32" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782088679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DIVIDE arm_iu_datapath:iu\|LPM_DIVIDE:div32 " "Elaborating entity \"LPM_DIVIDE\" for hierarchy \"arm_iu_datapath:iu\|LPM_DIVIDE:div32\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "div32" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782089367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|LPM_DIVIDE:div32 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|LPM_DIVIDE:div32\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782089367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|LPM_DIVIDE:div32 " "Instantiated megafunction \"arm_iu_datapath:iu\|LPM_DIVIDE:div32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782089383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782089383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782089383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782089383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 8 " "Parameter \"LPM_PIPELINE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782089383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DIVIDE " "Parameter \"LPM_TYPE\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782089383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE = TRUE, MAXIMIZE_SPEED = 9 " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE = TRUE, MAXIMIZE_SPEED = 9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782089383 ""}  } { { "../syn/core/arm_iu_datapath.vhdl" "" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782089383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dvs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dvs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dvs " "Found entity 1: lpm_divide_dvs" {  } { { "db/lpm_divide_dvs.tdf" "" { Text "C:/PTARM/de2-115/db/lpm_divide_dvs.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782089460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782089460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_dvs arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated " "Elaborating entity \"lpm_divide_dvs\" for hierarchy \"arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782089460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_19i " "Found entity 1: sign_div_unsign_19i" {  } { { "db/sign_div_unsign_19i.tdf" "" { Text "C:/PTARM/de2-115/db/sign_div_unsign_19i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782089492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782089492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_19i arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider " "Elaborating entity \"sign_div_unsign_19i\" for hierarchy \"arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\"" {  } { { "db/lpm_divide_dvs.tdf" "divider" { Text "C:/PTARM/de2-115/db/lpm_divide_dvs.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782089492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_urf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_urf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_urf " "Found entity 1: alt_u_div_urf" {  } { { "db/alt_u_div_urf.tdf" "" { Text "C:/PTARM/de2-115/db/alt_u_div_urf.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782089664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782089664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_urf arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider " "Elaborating entity \"alt_u_div_urf\" for hierarchy \"arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\"" {  } { { "db/sign_div_unsign_19i.tdf" "divider" { Text "C:/PTARM/de2-115/db/sign_div_unsign_19i.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782089664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/PTARM/de2-115/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782090054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782090054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_urf.tdf" "add_sub_0" { Text "C:/PTARM/de2-115/db/alt_u_div_urf.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/PTARM/de2-115/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782090117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782090117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"arm_iu_datapath:iu\|LPM_DIVIDE:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_urf.tdf" "add_sub_1" { Text "C:/PTARM/de2-115/db/alt_u_div_urf.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_32 arm_iu_datapath:iu\|timer_32:inst_counter " "Elaborating entity \"timer_32\" for hierarchy \"arm_iu_datapath:iu\|timer_32:inst_counter\"" {  } { { "../syn/core/arm_iu_datapath.vhdl" "inst_counter" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gateway Gateway:uart_controller " "Elaborating entity \"Gateway\" for hierarchy \"Gateway:uart_controller\"" {  } { { "../syn/PTARM.vhdl" "uart_controller" { Text "C:/PTARM/syn/PTARM.vhdl" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Gateway:uart_controller\|Register:cIn " "Elaborating entity \"Register\" for hierarchy \"Gateway:uart_controller\|Register:cIn\"" {  } { { "../syn/uart/Gateway.v" "cIn" { Text "C:/PTARM/syn/uart/Gateway.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Gateway:uart_controller\|Register:dIn " "Elaborating entity \"Register\" for hierarchy \"Gateway:uart_controller\|Register:dIn\"" {  } { { "../syn/uart/Gateway.v" "dIn" { Text "C:/PTARM/syn/uart/Gateway.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart0 " "Elaborating entity \"UART\" for hierarchy \"UART:uart0\"" {  } { { "../syn/PTARM.vhdl" "uart0" { Text "C:/PTARM/syn/PTARM.vhdl" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UATransmitter UART:uart0\|UATransmitter:TX " "Elaborating entity \"UATransmitter\" for hierarchy \"UART:uart0\|UATransmitter:TX\"" {  } { { "../syn/uart/UART.v" "TX" { Text "C:/PTARM/syn/uart/UART.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 UATransmitter.v(164) " "Verilog HDL assignment warning at UATransmitter.v(164): truncated value with size 11 to match size of target (10)" {  } { { "../syn/uart/UATransmitter.v" "" { Text "C:/PTARM/syn/uart/UATransmitter.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466782090242 "|PTARM|UART:uart0|UATransmitter:TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IORegister UART:uart0\|UATransmitter:TX\|IORegister:IOR " "Elaborating entity \"IORegister\" for hierarchy \"UART:uart0\|UATransmitter:TX\|IORegister:IOR\"" {  } { { "../syn/uart/UATransmitter.v" "IOR" { Text "C:/PTARM/syn/uart/UATransmitter.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter UART:uart0\|UATransmitter:TX\|Counter:TxDivCounter " "Elaborating entity \"Counter\" for hierarchy \"UART:uart0\|UATransmitter:TX\|Counter:TxDivCounter\"" {  } { { "../syn/uart/UATransmitter.v" "TxDivCounter" { Text "C:/PTARM/syn/uart/UATransmitter.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Counter.v(86) " "Verilog HDL assignment warning at Counter.v(86): truncated value with size 32 to match size of target (9)" {  } { { "../syn/uart/Counter.v" "" { Text "C:/PTARM/syn/uart/Counter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466782090305 "|PTARM|UART:uart0|UATransmitter:TX|Counter:TxDivCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register UART:uart0\|UATransmitter:TX\|Counter:TxDivCounter\|Register:Register " "Elaborating entity \"Register\" for hierarchy \"UART:uart0\|UATransmitter:TX\|Counter:TxDivCounter\|Register:Register\"" {  } { { "../syn/uart/Counter.v" "Register" { Text "C:/PTARM/syn/uart/Counter.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter UART:uart0\|UATransmitter:TX\|Counter:TxBitCounter " "Elaborating entity \"Counter\" for hierarchy \"UART:uart0\|UATransmitter:TX\|Counter:TxBitCounter\"" {  } { { "../syn/uart/UATransmitter.v" "TxBitCounter" { Text "C:/PTARM/syn/uart/UATransmitter.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(86) " "Verilog HDL assignment warning at Counter.v(86): truncated value with size 32 to match size of target (4)" {  } { { "../syn/uart/Counter.v" "" { Text "C:/PTARM/syn/uart/Counter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466782090351 "|PTARM|UART:uart0|UATransmitter:TX|Counter:TxBitCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register UART:uart0\|UATransmitter:TX\|Counter:TxBitCounter\|Register:Register " "Elaborating entity \"Register\" for hierarchy \"UART:uart0\|UATransmitter:TX\|Counter:TxBitCounter\|Register:Register\"" {  } { { "../syn/uart/Counter.v" "Register" { Text "C:/PTARM/syn/uart/Counter.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister UART:uart0\|UATransmitter:TX\|ShiftRegister:TxShift " "Elaborating entity \"ShiftRegister\" for hierarchy \"UART:uart0\|UATransmitter:TX\|ShiftRegister:TxShift\"" {  } { { "../syn/uart/UATransmitter.v" "TxShift" { Text "C:/PTARM/syn/uart/UATransmitter.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardRegister UART:uart0\|UATransmitter:TX\|ShiftRegister:TxShift\|HardRegister:SHIFT.Register " "Elaborating entity \"HardRegister\" for hierarchy \"UART:uart0\|UATransmitter:TX\|ShiftRegister:TxShift\|HardRegister:SHIFT.Register\"" {  } { { "../syn/uart/ShiftRegister.v" "SHIFT.Register" { Text "C:/PTARM/syn/uart/ShiftRegister.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reverse UART:uart0\|UATransmitter:TX\|Reverse:TxReverse " "Elaborating entity \"Reverse\" for hierarchy \"UART:uart0\|UATransmitter:TX\|Reverse:TxReverse\"" {  } { { "../syn/uart/UATransmitter.v" "TxReverse" { Text "C:/PTARM/syn/uart/UATransmitter.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityGen UART:uart0\|UATransmitter:TX\|ParityGen:TxParityGen " "Elaborating entity \"ParityGen\" for hierarchy \"UART:uart0\|UATransmitter:TX\|ParityGen:TxParityGen\"" {  } { { "../syn/uart/UATransmitter.v" "TxParityGen" { Text "C:/PTARM/syn/uart/UATransmitter.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UAReceiver UART:uart0\|UAReceiver:RX " "Elaborating entity \"UAReceiver\" for hierarchy \"UART:uart0\|UAReceiver:RX\"" {  } { { "../syn/uart/UART.v" "RX" { Text "C:/PTARM/syn/uart/UART.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reverse UART:uart0\|UAReceiver:RX\|Reverse:RxReverse " "Elaborating entity \"Reverse\" for hierarchy \"UART:uart0\|UAReceiver:RX\|Reverse:RxReverse\"" {  } { { "../syn/uart/UAReceiver.v" "RxReverse" { Text "C:/PTARM/syn/uart/UAReceiver.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782090555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1466782093961 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "arm_iu_datapath:iu\|SPM:spms\|RAM0_rtl_1 " "Inferred dual-clock RAM node \"arm_iu_datapath:iu\|SPM:spms\|RAM0_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1466782094039 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "arm_iu_datapath:iu\|SPM:spms\|RAM2_rtl_1 " "Inferred dual-clock RAM node \"arm_iu_datapath:iu\|SPM:spms\|RAM2_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1466782094039 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "arm_iu_datapath:iu\|SPM:spms\|RAM1_rtl_1 " "Inferred dual-clock RAM node \"arm_iu_datapath:iu\|SPM:spms\|RAM1_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1466782094039 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "arm_iu_datapath:iu\|SPM:spms\|RAM3_rtl_1 " "Inferred dual-clock RAM node \"arm_iu_datapath:iu\|SPM:spms\|RAM3_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1466782094039 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|BootROM:boot\|my_Rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|BootROM:boot\|my_Rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram0_BootROM_e14b031a.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram0_BootROM_e14b031a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|BootROM:boot\|my_Rom_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|BootROM:boot\|my_Rom_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram0_BootROM_e14b031a.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram0_BootROM_e14b031a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|SPM:spms\|RAM0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|SPM:spms\|RAM0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram0_SPM_a0697244.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram0_SPM_a0697244.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|SPM:spms\|RAM0_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|SPM:spms\|RAM0_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram0_SPM_a0697244.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram0_SPM_a0697244.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|SPM:spms\|RAM2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|SPM:spms\|RAM2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram2_SPM_a0697244.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram2_SPM_a0697244.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|SPM:spms\|RAM2_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|SPM:spms\|RAM2_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram2_SPM_a0697244.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram2_SPM_a0697244.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|SPM:spms\|RAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|SPM:spms\|RAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram1_SPM_a0697244.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram1_SPM_a0697244.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|SPM:spms\|RAM1_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|SPM:spms\|RAM1_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram1_SPM_a0697244.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram1_SPM_a0697244.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|SPM:spms\|RAM3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|SPM:spms\|RAM3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram3_SPM_a0697244.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram3_SPM_a0697244.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm_iu_datapath:iu\|SPM:spms\|RAM3_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"arm_iu_datapath:iu\|SPM:spms\|RAM3_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PTARM.ram3_SPM_a0697244.hdl.mif " "Parameter INIT_FILE set to db/PTARM.ram3_SPM_a0697244.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|DFFQuotient_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|DFFQuotient_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|DFFQuotient_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|DFFQuotient_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466782097367 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1466782097367 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "arm_iu_datapath:iu\|multiplier:mul32\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arm_iu_datapath:iu\|multiplier:mul32\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466782097382 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1466782097382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|BootROM:boot\|altsyncram:my_Rom_rtl_0 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|BootROM:boot\|altsyncram:my_Rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782097477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|BootROM:boot\|altsyncram:my_Rom_rtl_0 " "Instantiated megafunction \"arm_iu_datapath:iu\|BootROM:boot\|altsyncram:my_Rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PTARM.ram0_BootROM_e14b031a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PTARM.ram0_BootROM_e14b031a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097477 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782097477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sl71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sl71 " "Found entity 1: altsyncram_sl71" {  } { { "db/altsyncram_sl71.tdf" "" { Text "C:/PTARM/de2-115/db/altsyncram_sl71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782097570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782097570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM0_rtl_0 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782097758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM0_rtl_0 " "Instantiated megafunction \"arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PTARM.ram0_SPM_a0697244.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PTARM.ram0_SPM_a0697244.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782097758 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782097758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g1i1 " "Found entity 1: altsyncram_g1i1" {  } { { "db/altsyncram_g1i1.tdf" "" { Text "C:/PTARM/de2-115/db/altsyncram_g1i1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782097852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782097852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/PTARM/de2-115/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782098164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782098164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/PTARM/de2-115/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782098226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782098226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM2_rtl_0 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782098336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM2_rtl_0 " "Instantiated megafunction \"arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PTARM.ram2_SPM_a0697244.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PTARM.ram2_SPM_a0697244.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098336 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782098336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1i1 " "Found entity 1: altsyncram_i1i1" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/PTARM/de2-115/db/altsyncram_i1i1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782098414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782098414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM1_rtl_0 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782098804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM1_rtl_0 " "Instantiated megafunction \"arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PTARM.ram1_SPM_a0697244.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PTARM.ram1_SPM_a0697244.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782098804 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782098804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1i1 " "Found entity 1: altsyncram_h1i1" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/PTARM/de2-115/db/altsyncram_h1i1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782098851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782098851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM3_rtl_0 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782099242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM3_rtl_0 " "Instantiated megafunction \"arm_iu_datapath:iu\|SPM:spms\|altsyncram:RAM3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PTARM.ram3_SPM_a0697244.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PTARM.ram3_SPM_a0697244.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099242 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782099242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j1i1 " "Found entity 1: altsyncram_j1i1" {  } { { "db/altsyncram_j1i1.tdf" "" { Text "C:/PTARM/de2-115/db/altsyncram_j1i1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782099289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782099289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|altshift_taps:DFFQuotient_rtl_0 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|altshift_taps:DFFQuotient_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782099898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|altshift_taps:DFFQuotient_rtl_0 " "Instantiated megafunction \"arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|altshift_taps:DFFQuotient_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782099898 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782099898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_atp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_atp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_atp " "Found entity 1: shift_taps_atp" {  } { { "db/shift_taps_atp.tdf" "" { Text "C:/PTARM/de2-115/db/shift_taps_atp.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782099945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782099945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4b81 " "Found entity 1: altsyncram_4b81" {  } { { "db/altsyncram_4b81.tdf" "" { Text "C:/PTARM/de2-115/db/altsyncram_4b81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782100039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782100039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/PTARM/de2-115/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782100149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782100149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/PTARM/de2-115/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782100210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782100210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|altshift_taps:DFFQuotient_rtl_1 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|altshift_taps:DFFQuotient_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782100398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|altshift_taps:DFFQuotient_rtl_1 " "Instantiated megafunction \"arm_iu_datapath:iu\|lpm_divide:div32\|lpm_divide_dvs:auto_generated\|sign_div_unsign_19i:divider\|alt_u_div_urf:divider\|altshift_taps:DFFQuotient_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100398 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782100398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9tp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9tp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9tp " "Found entity 1: shift_taps_9tp" {  } { { "db/shift_taps_9tp.tdf" "" { Text "C:/PTARM/de2-115/db/shift_taps_9tp.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782100461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782100461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0b81 " "Found entity 1: altsyncram_0b81" {  } { { "db/altsyncram_0b81.tdf" "" { Text "C:/PTARM/de2-115/db/altsyncram_0b81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782100539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782100539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/PTARM/de2-115/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782100648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782100648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_iu_datapath:iu\|multiplier:mul32\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arm_iu_datapath:iu\|multiplier:mul32\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782100804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_iu_datapath:iu\|multiplier:mul32\|lpm_mult:Mult0 " "Instantiated megafunction \"arm_iu_datapath:iu\|multiplier:mul32\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466782100804 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466782100804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/PTARM/de2-115/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466782100867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782100867 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "arm_iu_datapath:iu\|multiplier:mul32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"arm_iu_datapath:iu\|multiplier:mul32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/PTARM/de2-115/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "../syn/core/arm_iu_datapath.vhdl" "" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 635 0 0 } } { "../syn/PTARM.vhdl" "" { Text "C:/PTARM/syn/PTARM.vhdl" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1466782101133 "|ptarm|arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "arm_iu_datapath:iu\|multiplier:mul32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"arm_iu_datapath:iu\|multiplier:mul32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/PTARM/de2-115/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "../syn/core/arm_iu_datapath.vhdl" "" { Text "C:/PTARM/syn/core/arm_iu_datapath.vhdl" 635 0 0 } } { "../syn/PTARM.vhdl" "" { Text "C:/PTARM/syn/PTARM.vhdl" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1466782101133 "|ptarm|arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1466782101133 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1466782101133 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1466782102242 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1466782102242 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../syn/PTARM.vhdl" "" { Text "C:/PTARM/syn/PTARM.vhdl" 182 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1466782102382 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1466782102382 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1466782116195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1466782117539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466782117539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6303 " "Implemented 6303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1466782118335 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1466782118335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5745 " "Implemented 5745 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1466782118335 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1466782118335 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1466782118335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1466782118335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466782118477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 24 17:28:38 2016 " "Processing ended: Fri Jun 24 17:28:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466782118477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466782118477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466782118477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1466782118477 ""}
