{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 19:30:12 2016 " "Info: Processing started: Sun Jun 12 19:30:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB6 -c LAB6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB6 -c LAB6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.completed_263 " "Warning: Node \"control_unit:CU\|nextstatus.completed_263\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.acquire_362 " "Warning: Node \"control_unit:CU\|nextstatus.acquire_362\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.store_371 " "Warning: Node \"control_unit:CU\|nextstatus.store_371\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.idle_380 " "Warning: Node \"control_unit:CU\|nextstatus.idle_380\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.source_272 " "Warning: Node \"control_unit:CU\|nextstatus.source_272\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg8_281 " "Warning: Node \"control_unit:CU\|nextstatus.alg8_281\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg7_290 " "Warning: Node \"control_unit:CU\|nextstatus.alg7_290\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg6_299 " "Warning: Node \"control_unit:CU\|nextstatus.alg6_299\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg5_308 " "Warning: Node \"control_unit:CU\|nextstatus.alg5_308\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg4_317 " "Warning: Node \"control_unit:CU\|nextstatus.alg4_317\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg3_326 " "Warning: Node \"control_unit:CU\|nextstatus.alg3_326\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg2_335 " "Warning: Node \"control_unit:CU\|nextstatus.alg2_335\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg1_344 " "Warning: Node \"control_unit:CU\|nextstatus.alg1_344\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_unit:CU\|nextstatus.alg0_353 " "Warning: Node \"control_unit:CU\|nextstatus.alg0_353\" is a latch" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 19 0 0 } } { "d:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "START " "Info: Assuming node \"START\" is a latch enable. Will not compute fmax for this pin." {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 20 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control_unit:CU\|status.store " "Info: Detected ripple clock \"control_unit:CU\|status.store\" as buffer" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } } { "d:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_unit:CU\|status.store" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_unit:CU\|status.idle " "Info: Detected ripple clock \"control_unit:CU\|status.idle\" as buffer" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } } { "d:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_unit:CU\|status.idle" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_unit:CU\|Selector1~0 " "Info: Detected gated clock \"control_unit:CU\|Selector1~0\" as buffer" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 69 -1 0 } } { "d:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_unit:CU\|Selector1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_unit:CU\|Selector1~1 " "Info: Detected gated clock \"control_unit:CU\|Selector1~1\" as buffer" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 69 -1 0 } } { "d:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_unit:CU\|Selector1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DATAPATH:DP\|COUNT_DONE " "Info: Detected ripple clock \"DATAPATH:DP\|COUNT_DONE\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 17 -1 0 } } { "d:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATAPATH:DP\|COUNT_DONE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_unit:CU\|status.completed " "Info: Detected ripple clock \"control_unit:CU\|status.completed\" as buffer" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } } { "d:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_unit:CU\|status.completed" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register control_unit:CU\|nextstatus.idle_380 register control_unit:CU\|status.idle 105.4 MHz 9.488 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 105.4 MHz between source register \"control_unit:CU\|nextstatus.idle_380\" and destination register \"control_unit:CU\|status.idle\" (period= 9.488 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.482 ns + Longest register register " "Info: + Longest register to register delay is 0.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_unit:CU\|nextstatus.idle_380 1 REG LCCOMB_X1_Y24_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N0; Fanout = 1; REG Node = 'control_unit:CU\|nextstatus.idle_380'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit:CU|nextstatus.idle_380 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 0.398 ns control_unit:CU\|status.idle~0 2 COMB LCCOMB_X1_Y24_N22 1 " "Info: 2: + IC(0.248 ns) + CELL(0.150 ns) = 0.398 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'control_unit:CU\|status.idle~0'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { control_unit:CU|nextstatus.idle_380 control_unit:CU|status.idle~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.482 ns control_unit:CU\|status.idle 3 REG LCFF_X1_Y24_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.482 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 4; REG Node = 'control_unit:CU\|status.idle'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { control_unit:CU|status.idle~0 control_unit:CU|status.idle } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 48.55 % ) " "Info: Total cell delay = 0.234 ns ( 48.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.248 ns ( 51.45 % ) " "Info: Total interconnect delay = 0.248 ns ( 51.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { control_unit:CU|nextstatus.idle_380 control_unit:CU|status.idle~0 control_unit:CU|status.idle } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.482 ns" { control_unit:CU|nextstatus.idle_380 {} control_unit:CU|status.idle~0 {} control_unit:CU|status.idle {} } { 0.000ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.298 ns - Smallest " "Info: - Smallest clock skew is -4.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.451 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.537 ns) 2.451 ns control_unit:CU\|status.idle 2 REG LCFF_X1_Y24_N23 4 " "Info: 2: + IC(0.915 ns) + CELL(0.537 ns) = 2.451 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 4; REG Node = 'control_unit:CU\|status.idle'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { CLOCK_50 control_unit:CU|status.idle } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 62.67 % ) " "Info: Total cell delay = 1.536 ns ( 62.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 37.33 % ) " "Info: Total interconnect delay = 0.915 ns ( 37.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLOCK_50 control_unit:CU|status.idle } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.idle {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.749 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.787 ns) 2.701 ns control_unit:CU\|status.completed 2 REG LCFF_X1_Y24_N27 3 " "Info: 2: + IC(0.915 ns) + CELL(0.787 ns) = 2.701 ns; Loc. = LCFF_X1_Y24_N27; Fanout = 3; REG Node = 'control_unit:CU\|status.completed'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { CLOCK_50 control_unit:CU|status.completed } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.416 ns) 3.461 ns control_unit:CU\|Selector1~0 3 COMB LCCOMB_X1_Y24_N8 1 " "Info: 3: + IC(0.344 ns) + CELL(0.416 ns) = 3.461 ns; Loc. = LCCOMB_X1_Y24_N8; Fanout = 1; COMB Node = 'control_unit:CU\|Selector1~0'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { control_unit:CU|status.completed control_unit:CU|Selector1~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.419 ns) 4.130 ns control_unit:CU\|Selector1~1 4 COMB LCCOMB_X1_Y24_N18 1 " "Info: 4: + IC(0.250 ns) + CELL(0.419 ns) = 4.130 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'control_unit:CU\|Selector1~1'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { control_unit:CU|Selector1~0 control_unit:CU|Selector1~1 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.000 ns) 5.236 ns control_unit:CU\|Selector1~1clkctrl 5 COMB CLKCTRL_G0 14 " "Info: 5: + IC(1.106 ns) + CELL(0.000 ns) = 5.236 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'control_unit:CU\|Selector1~1clkctrl'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { control_unit:CU|Selector1~1 control_unit:CU|Selector1~1clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.150 ns) 6.749 ns control_unit:CU\|nextstatus.idle_380 6 REG LCCOMB_X1_Y24_N0 1 " "Info: 6: + IC(1.363 ns) + CELL(0.150 ns) = 6.749 ns; Loc. = LCCOMB_X1_Y24_N0; Fanout = 1; REG Node = 'control_unit:CU\|nextstatus.idle_380'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { control_unit:CU|Selector1~1clkctrl control_unit:CU|nextstatus.idle_380 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.771 ns ( 41.06 % ) " "Info: Total cell delay = 2.771 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.978 ns ( 58.94 % ) " "Info: Total interconnect delay = 3.978 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { CLOCK_50 control_unit:CU|status.completed control_unit:CU|Selector1~0 control_unit:CU|Selector1~1 control_unit:CU|Selector1~1clkctrl control_unit:CU|nextstatus.idle_380 } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.749 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.completed {} control_unit:CU|Selector1~0 {} control_unit:CU|Selector1~1 {} control_unit:CU|Selector1~1clkctrl {} control_unit:CU|nextstatus.idle_380 {} } { 0.000ns 0.000ns 0.915ns 0.344ns 0.250ns 1.106ns 1.363ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLOCK_50 control_unit:CU|status.idle } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.idle {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { CLOCK_50 control_unit:CU|status.completed control_unit:CU|Selector1~0 control_unit:CU|Selector1~1 control_unit:CU|Selector1~1clkctrl control_unit:CU|nextstatus.idle_380 } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.749 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.completed {} control_unit:CU|Selector1~0 {} control_unit:CU|Selector1~1 {} control_unit:CU|Selector1~1clkctrl {} control_unit:CU|nextstatus.idle_380 {} } { 0.000ns 0.000ns 0.915ns 0.344ns 0.250ns 1.106ns 1.363ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { control_unit:CU|nextstatus.idle_380 control_unit:CU|status.idle~0 control_unit:CU|status.idle } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.482 ns" { control_unit:CU|nextstatus.idle_380 {} control_unit:CU|status.idle~0 {} control_unit:CU|status.idle {} } { 0.000ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLOCK_50 control_unit:CU|status.idle } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.idle {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { CLOCK_50 control_unit:CU|status.completed control_unit:CU|Selector1~0 control_unit:CU|Selector1~1 control_unit:CU|Selector1~1clkctrl control_unit:CU|nextstatus.idle_380 } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.749 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.completed {} control_unit:CU|Selector1~0 {} control_unit:CU|Selector1~1 {} control_unit:CU|Selector1~1clkctrl {} control_unit:CU|nextstatus.idle_380 {} } { 0.000ns 0.000ns 0.915ns 0.344ns 0.250ns 1.106ns 1.363ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control_unit:CU\|status.idle control_unit:CU\|nextstatus.store_371 CLOCK_50 3.418 ns " "Info: Found hold time violation between source  pin or register \"control_unit:CU\|status.idle\" and destination pin or register \"control_unit:CU\|nextstatus.store_371\" for clock \"CLOCK_50\" (Hold time is 3.418 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.413 ns + Largest " "Info: + Largest clock skew is 4.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.864 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.787 ns) 2.701 ns control_unit:CU\|status.completed 2 REG LCFF_X1_Y24_N27 3 " "Info: 2: + IC(0.915 ns) + CELL(0.787 ns) = 2.701 ns; Loc. = LCFF_X1_Y24_N27; Fanout = 3; REG Node = 'control_unit:CU\|status.completed'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { CLOCK_50 control_unit:CU|status.completed } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.416 ns) 3.461 ns control_unit:CU\|Selector1~0 3 COMB LCCOMB_X1_Y24_N8 1 " "Info: 3: + IC(0.344 ns) + CELL(0.416 ns) = 3.461 ns; Loc. = LCCOMB_X1_Y24_N8; Fanout = 1; COMB Node = 'control_unit:CU\|Selector1~0'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { control_unit:CU|status.completed control_unit:CU|Selector1~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.419 ns) 4.130 ns control_unit:CU\|Selector1~1 4 COMB LCCOMB_X1_Y24_N18 1 " "Info: 4: + IC(0.250 ns) + CELL(0.419 ns) = 4.130 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'control_unit:CU\|Selector1~1'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { control_unit:CU|Selector1~0 control_unit:CU|Selector1~1 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.000 ns) 5.236 ns control_unit:CU\|Selector1~1clkctrl 5 COMB CLKCTRL_G0 14 " "Info: 5: + IC(1.106 ns) + CELL(0.000 ns) = 5.236 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'control_unit:CU\|Selector1~1clkctrl'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { control_unit:CU|Selector1~1 control_unit:CU|Selector1~1clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.275 ns) 6.864 ns control_unit:CU\|nextstatus.store_371 6 REG LCCOMB_X1_Y24_N20 1 " "Info: 6: + IC(1.353 ns) + CELL(0.275 ns) = 6.864 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; REG Node = 'control_unit:CU\|nextstatus.store_371'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { control_unit:CU|Selector1~1clkctrl control_unit:CU|nextstatus.store_371 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.896 ns ( 42.19 % ) " "Info: Total cell delay = 2.896 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.968 ns ( 57.81 % ) " "Info: Total interconnect delay = 3.968 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.864 ns" { CLOCK_50 control_unit:CU|status.completed control_unit:CU|Selector1~0 control_unit:CU|Selector1~1 control_unit:CU|Selector1~1clkctrl control_unit:CU|nextstatus.store_371 } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.864 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.completed {} control_unit:CU|Selector1~0 {} control_unit:CU|Selector1~1 {} control_unit:CU|Selector1~1clkctrl {} control_unit:CU|nextstatus.store_371 {} } { 0.000ns 0.000ns 0.915ns 0.344ns 0.250ns 1.106ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.419ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.451 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.537 ns) 2.451 ns control_unit:CU\|status.idle 2 REG LCFF_X1_Y24_N23 4 " "Info: 2: + IC(0.915 ns) + CELL(0.537 ns) = 2.451 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 4; REG Node = 'control_unit:CU\|status.idle'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { CLOCK_50 control_unit:CU|status.idle } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 62.67 % ) " "Info: Total cell delay = 1.536 ns ( 62.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 37.33 % ) " "Info: Total interconnect delay = 0.915 ns ( 37.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLOCK_50 control_unit:CU|status.idle } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.idle {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.864 ns" { CLOCK_50 control_unit:CU|status.completed control_unit:CU|Selector1~0 control_unit:CU|Selector1~1 control_unit:CU|Selector1~1clkctrl control_unit:CU|nextstatus.store_371 } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.864 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.completed {} control_unit:CU|Selector1~0 {} control_unit:CU|Selector1~1 {} control_unit:CU|Selector1~1clkctrl {} control_unit:CU|nextstatus.store_371 {} } { 0.000ns 0.000ns 0.915ns 0.344ns 0.250ns 1.106ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.419ns 0.000ns 0.275ns } "" } } { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLOCK_50 control_unit:CU|status.idle } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.idle {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.745 ns - Shortest register register " "Info: - Shortest register to register delay is 0.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_unit:CU\|status.idle 1 REG LCFF_X1_Y24_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 4; REG Node = 'control_unit:CU\|status.idle'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit:CU|status.idle } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.420 ns) 0.745 ns control_unit:CU\|nextstatus.store_371 2 REG LCCOMB_X1_Y24_N20 1 " "Info: 2: + IC(0.325 ns) + CELL(0.420 ns) = 0.745 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; REG Node = 'control_unit:CU\|nextstatus.store_371'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { control_unit:CU|status.idle control_unit:CU|nextstatus.store_371 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 56.38 % ) " "Info: Total cell delay = 0.420 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.325 ns ( 43.62 % ) " "Info: Total interconnect delay = 0.325 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { control_unit:CU|status.idle control_unit:CU|nextstatus.store_371 } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { control_unit:CU|status.idle {} control_unit:CU|nextstatus.store_371 {} } { 0.000ns 0.325ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.864 ns" { CLOCK_50 control_unit:CU|status.completed control_unit:CU|Selector1~0 control_unit:CU|Selector1~1 control_unit:CU|Selector1~1clkctrl control_unit:CU|nextstatus.store_371 } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.864 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.completed {} control_unit:CU|Selector1~0 {} control_unit:CU|Selector1~1 {} control_unit:CU|Selector1~1clkctrl {} control_unit:CU|nextstatus.store_371 {} } { 0.000ns 0.000ns 0.915ns 0.344ns 0.250ns 1.106ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.419ns 0.000ns 0.275ns } "" } } { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLOCK_50 control_unit:CU|status.idle } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.idle {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { control_unit:CU|status.idle control_unit:CU|nextstatus.store_371 } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { control_unit:CU|status.idle {} control_unit:CU|nextstatus.store_371 {} } { 0.000ns 0.325ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 DONE control_unit:CU\|status.completed 6.686 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"DONE\" through register \"control_unit:CU\|status.completed\" is 6.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.451 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.537 ns) 2.451 ns control_unit:CU\|status.completed 2 REG LCFF_X1_Y24_N27 3 " "Info: 2: + IC(0.915 ns) + CELL(0.537 ns) = 2.451 ns; Loc. = LCFF_X1_Y24_N27; Fanout = 3; REG Node = 'control_unit:CU\|status.completed'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { CLOCK_50 control_unit:CU|status.completed } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 62.67 % ) " "Info: Total cell delay = 1.536 ns ( 62.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 37.33 % ) " "Info: Total interconnect delay = 0.915 ns ( 37.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLOCK_50 control_unit:CU|status.completed } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.completed {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.985 ns + Longest register pin " "Info: + Longest register to pin delay is 3.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_unit:CU\|status.completed 1 REG LCFF_X1_Y24_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N27; Fanout = 3; REG Node = 'control_unit:CU\|status.completed'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit:CU|status.completed } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.393 ns) 0.733 ns control_unit:CU\|DONE~0 2 COMB LCCOMB_X1_Y24_N16 1 " "Info: 2: + IC(0.340 ns) + CELL(0.393 ns) = 0.733 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'control_unit:CU\|DONE~0'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { control_unit:CU|status.completed control_unit:CU|DONE~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(2.622 ns) 3.985 ns DONE 3 PIN PIN_L10 0 " "Info: 3: + IC(0.630 ns) + CELL(2.622 ns) = 3.985 ns; Loc. = PIN_L10; Fanout = 0; PIN Node = 'DONE'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { control_unit:CU|DONE~0 DONE } "NODE_NAME" } } { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.015 ns ( 75.66 % ) " "Info: Total cell delay = 3.015 ns ( 75.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 24.34 % ) " "Info: Total interconnect delay = 0.970 ns ( 24.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.985 ns" { control_unit:CU|status.completed control_unit:CU|DONE~0 DONE } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.985 ns" { control_unit:CU|status.completed {} control_unit:CU|DONE~0 {} DONE {} } { 0.000ns 0.340ns 0.630ns } { 0.000ns 0.393ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLOCK_50 control_unit:CU|status.completed } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { CLOCK_50 {} CLOCK_50~combout {} control_unit:CU|status.completed {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.985 ns" { control_unit:CU|status.completed control_unit:CU|DONE~0 DONE } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.985 ns" { control_unit:CU|status.completed {} control_unit:CU|DONE~0 {} DONE {} } { 0.000ns 0.340ns 0.630ns } { 0.000ns 0.393ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "START DONE 8.701 ns Longest " "Info: Longest tpd from source pin \"START\" to destination pin \"DONE\" is 8.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns START 1 CLK PIN_L6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 3; CLK Node = 'START'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.467 ns) + CELL(0.150 ns) 5.449 ns control_unit:CU\|DONE~0 2 COMB LCCOMB_X1_Y24_N16 1 " "Info: 2: + IC(4.467 ns) + CELL(0.150 ns) = 5.449 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'control_unit:CU\|DONE~0'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { START control_unit:CU|DONE~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(2.622 ns) 8.701 ns DONE 3 PIN PIN_L10 0 " "Info: 3: + IC(0.630 ns) + CELL(2.622 ns) = 8.701 ns; Loc. = PIN_L10; Fanout = 0; PIN Node = 'DONE'" {  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { control_unit:CU|DONE~0 DONE } "NODE_NAME" } } { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.604 ns ( 41.42 % ) " "Info: Total cell delay = 3.604 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.097 ns ( 58.58 % ) " "Info: Total interconnect delay = 5.097 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.701 ns" { START control_unit:CU|DONE~0 DONE } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.701 ns" { START {} START~combout {} control_unit:CU|DONE~0 {} DONE {} } { 0.000ns 0.000ns 4.467ns 0.630ns } { 0.000ns 0.832ns 0.150ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 12 19:30:12 2016 " "Info: Processing ended: Sun Jun 12 19:30:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
