
F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073b4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  08007554  08007554  00017554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007814  08007814  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08007814  08007814  00017814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800781c  0800781c  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800781c  0800781c  0001781c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007820  08007820  00017820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08007824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d0  200000a4  080078c8  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000774  080078c8  00020774  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018229  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039c2  00000000  00000000  000382fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e50  00000000  00000000  0003bcc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cd0  00000000  00000000  0003cb10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001aa16  00000000  00000000  0003d7e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001020a  00000000  00000000  000581f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00096d99  00000000  00000000  00068400  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ff199  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d00  00000000  00000000  000ff214  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a4 	.word	0x200000a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800753c 	.word	0x0800753c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	0800753c 	.word	0x0800753c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b972 	b.w	8000e68 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9e08      	ldr	r6, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	4688      	mov	r8, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d14b      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000baa:	428a      	cmp	r2, r1
 8000bac:	4615      	mov	r5, r2
 8000bae:	d967      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000bb0:	fab2 f282 	clz	r2, r2
 8000bb4:	b14a      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb6:	f1c2 0720 	rsb	r7, r2, #32
 8000bba:	fa01 f302 	lsl.w	r3, r1, r2
 8000bbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000bc2:	4095      	lsls	r5, r2
 8000bc4:	ea47 0803 	orr.w	r8, r7, r3
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bd4:	fa1f fc85 	uxth.w	ip, r5
 8000bd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bdc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be0:	fb07 f10c 	mul.w	r1, r7, ip
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18eb      	adds	r3, r5, r3
 8000bea:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bee:	f080 811b 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8118 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000bf8:	3f02      	subs	r7, #2
 8000bfa:	442b      	add	r3, r5
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c10:	45a4      	cmp	ip, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	192c      	adds	r4, r5, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c1a:	f080 8107 	bcs.w	8000e2c <__udivmoddi4+0x290>
 8000c1e:	45a4      	cmp	ip, r4
 8000c20:	f240 8104 	bls.w	8000e2c <__udivmoddi4+0x290>
 8000c24:	3802      	subs	r0, #2
 8000c26:	442c      	add	r4, r5
 8000c28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c2c:	eba4 040c 	sub.w	r4, r4, ip
 8000c30:	2700      	movs	r7, #0
 8000c32:	b11e      	cbz	r6, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c6 4300 	strd	r4, r3, [r6]
 8000c3c:	4639      	mov	r1, r7
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0xbe>
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f000 80eb 	beq.w	8000e22 <__udivmoddi4+0x286>
 8000c4c:	2700      	movs	r7, #0
 8000c4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c52:	4638      	mov	r0, r7
 8000c54:	4639      	mov	r1, r7
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	fab3 f783 	clz	r7, r3
 8000c5e:	2f00      	cmp	r7, #0
 8000c60:	d147      	bne.n	8000cf2 <__udivmoddi4+0x156>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0xd0>
 8000c66:	4282      	cmp	r2, r0
 8000c68:	f200 80fa 	bhi.w	8000e60 <__udivmoddi4+0x2c4>
 8000c6c:	1a84      	subs	r4, r0, r2
 8000c6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	4698      	mov	r8, r3
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d0e0      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000c7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c7e:	e7dd      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000c80:	b902      	cbnz	r2, 8000c84 <__udivmoddi4+0xe8>
 8000c82:	deff      	udf	#255	; 0xff
 8000c84:	fab2 f282 	clz	r2, r2
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	f040 808f 	bne.w	8000dac <__udivmoddi4+0x210>
 8000c8e:	1b49      	subs	r1, r1, r5
 8000c90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c94:	fa1f f885 	uxth.w	r8, r5
 8000c98:	2701      	movs	r7, #1
 8000c9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c9e:	0c23      	lsrs	r3, r4, #16
 8000ca0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ca4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca8:	fb08 f10c 	mul.w	r1, r8, ip
 8000cac:	4299      	cmp	r1, r3
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x124>
 8000cb0:	18eb      	adds	r3, r5, r3
 8000cb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x122>
 8000cb8:	4299      	cmp	r1, r3
 8000cba:	f200 80cd 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000cbe:	4684      	mov	ip, r0
 8000cc0:	1a59      	subs	r1, r3, r1
 8000cc2:	b2a3      	uxth	r3, r4
 8000cc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ccc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cd0:	fb08 f800 	mul.w	r8, r8, r0
 8000cd4:	45a0      	cmp	r8, r4
 8000cd6:	d907      	bls.n	8000ce8 <__udivmoddi4+0x14c>
 8000cd8:	192c      	adds	r4, r5, r4
 8000cda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x14a>
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	f200 80b6 	bhi.w	8000e52 <__udivmoddi4+0x2b6>
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	eba4 0408 	sub.w	r4, r4, r8
 8000cec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cf0:	e79f      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cf2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cf6:	40bb      	lsls	r3, r7
 8000cf8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d00:	fa01 f407 	lsl.w	r4, r1, r7
 8000d04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d10:	4325      	orrs	r5, r4
 8000d12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d16:	0c2c      	lsrs	r4, r5, #16
 8000d18:	fb08 3319 	mls	r3, r8, r9, r3
 8000d1c:	fa1f fa8e 	uxth.w	sl, lr
 8000d20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d24:	fb09 f40a 	mul.w	r4, r9, sl
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x1b0>
 8000d34:	eb1e 0303 	adds.w	r3, lr, r3
 8000d38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d3c:	f080 8087 	bcs.w	8000e4e <__udivmoddi4+0x2b2>
 8000d40:	429c      	cmp	r4, r3
 8000d42:	f240 8084 	bls.w	8000e4e <__udivmoddi4+0x2b2>
 8000d46:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4a:	4473      	add	r3, lr
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	b2ad      	uxth	r5, r5
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d60:	45a2      	cmp	sl, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1da>
 8000d64:	eb1e 0404 	adds.w	r4, lr, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6c:	d26b      	bcs.n	8000e46 <__udivmoddi4+0x2aa>
 8000d6e:	45a2      	cmp	sl, r4
 8000d70:	d969      	bls.n	8000e46 <__udivmoddi4+0x2aa>
 8000d72:	3802      	subs	r0, #2
 8000d74:	4474      	add	r4, lr
 8000d76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d7e:	eba4 040a 	sub.w	r4, r4, sl
 8000d82:	454c      	cmp	r4, r9
 8000d84:	46c2      	mov	sl, r8
 8000d86:	464b      	mov	r3, r9
 8000d88:	d354      	bcc.n	8000e34 <__udivmoddi4+0x298>
 8000d8a:	d051      	beq.n	8000e30 <__udivmoddi4+0x294>
 8000d8c:	2e00      	cmp	r6, #0
 8000d8e:	d069      	beq.n	8000e64 <__udivmoddi4+0x2c8>
 8000d90:	ebb1 050a 	subs.w	r5, r1, sl
 8000d94:	eb64 0403 	sbc.w	r4, r4, r3
 8000d98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d9c:	40fd      	lsrs	r5, r7
 8000d9e:	40fc      	lsrs	r4, r7
 8000da0:	ea4c 0505 	orr.w	r5, ip, r5
 8000da4:	e9c6 5400 	strd	r5, r4, [r6]
 8000da8:	2700      	movs	r7, #0
 8000daa:	e747      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f703 	lsr.w	r7, r0, r3
 8000db4:	4095      	lsls	r5, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	fa21 f303 	lsr.w	r3, r1, r3
 8000dbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc2:	4338      	orrs	r0, r7
 8000dc4:	0c01      	lsrs	r1, r0, #16
 8000dc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dca:	fa1f f885 	uxth.w	r8, r5
 8000dce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd6:	fb07 f308 	mul.w	r3, r7, r8
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	fa04 f402 	lsl.w	r4, r4, r2
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x256>
 8000de2:	1869      	adds	r1, r5, r1
 8000de4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000de8:	d22f      	bcs.n	8000e4a <__udivmoddi4+0x2ae>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d92d      	bls.n	8000e4a <__udivmoddi4+0x2ae>
 8000dee:	3f02      	subs	r7, #2
 8000df0:	4429      	add	r1, r5
 8000df2:	1acb      	subs	r3, r1, r3
 8000df4:	b281      	uxth	r1, r0
 8000df6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb00 f308 	mul.w	r3, r0, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	d907      	bls.n	8000e1a <__udivmoddi4+0x27e>
 8000e0a:	1869      	adds	r1, r5, r1
 8000e0c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e10:	d217      	bcs.n	8000e42 <__udivmoddi4+0x2a6>
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d915      	bls.n	8000e42 <__udivmoddi4+0x2a6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4429      	add	r1, r5
 8000e1a:	1ac9      	subs	r1, r1, r3
 8000e1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e20:	e73b      	b.n	8000c9a <__udivmoddi4+0xfe>
 8000e22:	4637      	mov	r7, r6
 8000e24:	4630      	mov	r0, r6
 8000e26:	e709      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e28:	4607      	mov	r7, r0
 8000e2a:	e6e7      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	e6fb      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e30:	4541      	cmp	r1, r8
 8000e32:	d2ab      	bcs.n	8000d8c <__udivmoddi4+0x1f0>
 8000e34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e38:	eb69 020e 	sbc.w	r2, r9, lr
 8000e3c:	3801      	subs	r0, #1
 8000e3e:	4613      	mov	r3, r2
 8000e40:	e7a4      	b.n	8000d8c <__udivmoddi4+0x1f0>
 8000e42:	4660      	mov	r0, ip
 8000e44:	e7e9      	b.n	8000e1a <__udivmoddi4+0x27e>
 8000e46:	4618      	mov	r0, r3
 8000e48:	e795      	b.n	8000d76 <__udivmoddi4+0x1da>
 8000e4a:	4667      	mov	r7, ip
 8000e4c:	e7d1      	b.n	8000df2 <__udivmoddi4+0x256>
 8000e4e:	4681      	mov	r9, r0
 8000e50:	e77c      	b.n	8000d4c <__udivmoddi4+0x1b0>
 8000e52:	3802      	subs	r0, #2
 8000e54:	442c      	add	r4, r5
 8000e56:	e747      	b.n	8000ce8 <__udivmoddi4+0x14c>
 8000e58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5c:	442b      	add	r3, r5
 8000e5e:	e72f      	b.n	8000cc0 <__udivmoddi4+0x124>
 8000e60:	4638      	mov	r0, r7
 8000e62:	e708      	b.n	8000c76 <__udivmoddi4+0xda>
 8000e64:	4637      	mov	r7, r6
 8000e66:	e6e9      	b.n	8000c3c <__udivmoddi4+0xa0>

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e70:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <HAL_Init+0x40>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a0d      	ldr	r2, [pc, #52]	; (8000eac <HAL_Init+0x40>)
 8000e76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <HAL_Init+0x40>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a0a      	ldr	r2, [pc, #40]	; (8000eac <HAL_Init+0x40>)
 8000e82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e88:	4b08      	ldr	r3, [pc, #32]	; (8000eac <HAL_Init+0x40>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a07      	ldr	r2, [pc, #28]	; (8000eac <HAL_Init+0x40>)
 8000e8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e94:	2003      	movs	r0, #3
 8000e96:	f000 f967 	bl	8001168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	f000 f808 	bl	8000eb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ea0:	f005 fa34 	bl	800630c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40023c00 	.word	0x40023c00

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb8:	4b12      	ldr	r3, [pc, #72]	; (8000f04 <HAL_InitTick+0x54>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <HAL_InitTick+0x58>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 f97f 	bl	80011d2 <HAL_SYSTICK_Config>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e00e      	b.n	8000efc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2b0f      	cmp	r3, #15
 8000ee2:	d80a      	bhi.n	8000efa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	6879      	ldr	r1, [r7, #4]
 8000ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8000eec:	f000 f947 	bl	800117e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef0:	4a06      	ldr	r2, [pc, #24]	; (8000f0c <HAL_InitTick+0x5c>)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	e000      	b.n	8000efc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	2000003c 	.word	0x2000003c
 8000f08:	20000004 	.word	0x20000004
 8000f0c:	20000000 	.word	0x20000000

08000f10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f14:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <HAL_IncTick+0x20>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <HAL_IncTick+0x24>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4413      	add	r3, r2
 8000f20:	4a04      	ldr	r2, [pc, #16]	; (8000f34 <HAL_IncTick+0x24>)
 8000f22:	6013      	str	r3, [r2, #0]
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000004 	.word	0x20000004
 8000f34:	20000444 	.word	0x20000444

08000f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f3c:	4b03      	ldr	r3, [pc, #12]	; (8000f4c <HAL_GetTick+0x14>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	20000444 	.word	0x20000444

08000f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f60:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f82:	4a04      	ldr	r2, [pc, #16]	; (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	60d3      	str	r3, [r2, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	f003 0307 	and.w	r3, r3, #7
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	db0b      	blt.n	8000fde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	f003 021f 	and.w	r2, r3, #31
 8000fcc:	4907      	ldr	r1, [pc, #28]	; (8000fec <__NVIC_EnableIRQ+0x38>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000e100 	.word	0xe000e100

08000ff0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	db0c      	blt.n	800101c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	f003 021f 	and.w	r2, r3, #31
 8001008:	4907      	ldr	r1, [pc, #28]	; (8001028 <__NVIC_SetPendingIRQ+0x38>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	2001      	movs	r0, #1
 8001012:	fa00 f202 	lsl.w	r2, r0, r2
 8001016:	3340      	adds	r3, #64	; 0x40
 8001018:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000e100 	.word	0xe000e100

0800102c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	2b00      	cmp	r3, #0
 800103c:	db0c      	blt.n	8001058 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	f003 021f 	and.w	r2, r3, #31
 8001044:	4907      	ldr	r1, [pc, #28]	; (8001064 <__NVIC_ClearPendingIRQ+0x38>)
 8001046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104a:	095b      	lsrs	r3, r3, #5
 800104c:	2001      	movs	r0, #1
 800104e:	fa00 f202 	lsl.w	r2, r0, r2
 8001052:	3360      	adds	r3, #96	; 0x60
 8001054:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	e000e100 	.word	0xe000e100

08001068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	6039      	str	r1, [r7, #0]
 8001072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001078:	2b00      	cmp	r3, #0
 800107a:	db0a      	blt.n	8001092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	b2da      	uxtb	r2, r3
 8001080:	490c      	ldr	r1, [pc, #48]	; (80010b4 <__NVIC_SetPriority+0x4c>)
 8001082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001086:	0112      	lsls	r2, r2, #4
 8001088:	b2d2      	uxtb	r2, r2
 800108a:	440b      	add	r3, r1
 800108c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001090:	e00a      	b.n	80010a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	b2da      	uxtb	r2, r3
 8001096:	4908      	ldr	r1, [pc, #32]	; (80010b8 <__NVIC_SetPriority+0x50>)
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	f003 030f 	and.w	r3, r3, #15
 800109e:	3b04      	subs	r3, #4
 80010a0:	0112      	lsls	r2, r2, #4
 80010a2:	b2d2      	uxtb	r2, r2
 80010a4:	440b      	add	r3, r1
 80010a6:	761a      	strb	r2, [r3, #24]
}
 80010a8:	bf00      	nop
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	e000e100 	.word	0xe000e100
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010bc:	b480      	push	{r7}
 80010be:	b089      	sub	sp, #36	; 0x24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f1c3 0307 	rsb	r3, r3, #7
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	bf28      	it	cs
 80010da:	2304      	movcs	r3, #4
 80010dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3304      	adds	r3, #4
 80010e2:	2b06      	cmp	r3, #6
 80010e4:	d902      	bls.n	80010ec <NVIC_EncodePriority+0x30>
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	3b03      	subs	r3, #3
 80010ea:	e000      	b.n	80010ee <NVIC_EncodePriority+0x32>
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f0:	f04f 32ff 	mov.w	r2, #4294967295
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	43da      	mvns	r2, r3
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	401a      	ands	r2, r3
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001104:	f04f 31ff 	mov.w	r1, #4294967295
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	fa01 f303 	lsl.w	r3, r1, r3
 800110e:	43d9      	mvns	r1, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	4313      	orrs	r3, r2
         );
}
 8001116:	4618      	mov	r0, r3
 8001118:	3724      	adds	r7, #36	; 0x24
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
	...

08001124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3b01      	subs	r3, #1
 8001130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001134:	d301      	bcc.n	800113a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001136:	2301      	movs	r3, #1
 8001138:	e00f      	b.n	800115a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113a:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <SysTick_Config+0x40>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3b01      	subs	r3, #1
 8001140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001142:	210f      	movs	r1, #15
 8001144:	f04f 30ff 	mov.w	r0, #4294967295
 8001148:	f7ff ff8e 	bl	8001068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <SysTick_Config+0x40>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001152:	4b04      	ldr	r3, [pc, #16]	; (8001164 <SysTick_Config+0x40>)
 8001154:	2207      	movs	r2, #7
 8001156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	e000e010 	.word	0xe000e010

08001168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff feed 	bl	8000f50 <__NVIC_SetPriorityGrouping>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800117e:	b580      	push	{r7, lr}
 8001180:	b086      	sub	sp, #24
 8001182:	af00      	add	r7, sp, #0
 8001184:	4603      	mov	r3, r0
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607a      	str	r2, [r7, #4]
 800118a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001190:	f7ff ff02 	bl	8000f98 <__NVIC_GetPriorityGrouping>
 8001194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	68b9      	ldr	r1, [r7, #8]
 800119a:	6978      	ldr	r0, [r7, #20]
 800119c:	f7ff ff8e 	bl	80010bc <NVIC_EncodePriority>
 80011a0:	4602      	mov	r2, r0
 80011a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a6:	4611      	mov	r1, r2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ff5d 	bl	8001068 <__NVIC_SetPriority>
}
 80011ae:	bf00      	nop
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	4603      	mov	r3, r0
 80011be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fef5 	bl	8000fb4 <__NVIC_EnableIRQ>
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff ffa2 	bl	8001124 <SysTick_Config>
 80011e0:	4603      	mov	r3, r0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	4603      	mov	r3, r0
 80011f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80011f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff fef9 	bl	8000ff0 <__NVIC_SetPendingIRQ>
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b082      	sub	sp, #8
 800120a:	af00      	add	r7, sp, #0
 800120c:	4603      	mov	r3, r0
 800120e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff ff09 	bl	800102c <__NVIC_ClearPendingIRQ>
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001224:	b480      	push	{r7}
 8001226:	b089      	sub	sp, #36	; 0x24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001236:	2300      	movs	r3, #0
 8001238:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	e159      	b.n	80014f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001240:	2201      	movs	r2, #1
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	4013      	ands	r3, r2
 8001252:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	429a      	cmp	r2, r3
 800125a:	f040 8148 	bne.w	80014ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2b02      	cmp	r3, #2
 8001264:	d003      	beq.n	800126e <HAL_GPIO_Init+0x4a>
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	2b12      	cmp	r3, #18
 800126c:	d123      	bne.n	80012b6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	08da      	lsrs	r2, r3, #3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3208      	adds	r2, #8
 8001276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800127a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	f003 0307 	and.w	r3, r3, #7
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	220f      	movs	r2, #15
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4013      	ands	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	691a      	ldr	r2, [r3, #16]
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	f003 0307 	and.w	r3, r3, #7
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	08da      	lsrs	r2, r3, #3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	3208      	adds	r2, #8
 80012b0:	69b9      	ldr	r1, [r7, #24]
 80012b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	2203      	movs	r2, #3
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	43db      	mvns	r3, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4013      	ands	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f003 0203 	and.w	r2, r3, #3
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d00b      	beq.n	800130a <HAL_GPIO_Init+0xe6>
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d007      	beq.n	800130a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012fe:	2b11      	cmp	r3, #17
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b12      	cmp	r3, #18
 8001308:	d130      	bne.n	800136c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	2203      	movs	r2, #3
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	4013      	ands	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	68da      	ldr	r2, [r3, #12]
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	4313      	orrs	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001340:	2201      	movs	r2, #1
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	091b      	lsrs	r3, r3, #4
 8001356:	f003 0201 	and.w	r2, r3, #1
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	4313      	orrs	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	2203      	movs	r2, #3
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	43db      	mvns	r3, r3
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4013      	ands	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	689a      	ldr	r2, [r3, #8]
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f000 80a2 	beq.w	80014ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	4b56      	ldr	r3, [pc, #344]	; (8001508 <HAL_GPIO_Init+0x2e4>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b2:	4a55      	ldr	r2, [pc, #340]	; (8001508 <HAL_GPIO_Init+0x2e4>)
 80013b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b8:	6453      	str	r3, [r2, #68]	; 0x44
 80013ba:	4b53      	ldr	r3, [pc, #332]	; (8001508 <HAL_GPIO_Init+0x2e4>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013c6:	4a51      	ldr	r2, [pc, #324]	; (800150c <HAL_GPIO_Init+0x2e8>)
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	3302      	adds	r3, #2
 80013ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f003 0303 	and.w	r3, r3, #3
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	220f      	movs	r2, #15
 80013de:	fa02 f303 	lsl.w	r3, r2, r3
 80013e2:	43db      	mvns	r3, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4013      	ands	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a48      	ldr	r2, [pc, #288]	; (8001510 <HAL_GPIO_Init+0x2ec>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d019      	beq.n	8001426 <HAL_GPIO_Init+0x202>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a47      	ldr	r2, [pc, #284]	; (8001514 <HAL_GPIO_Init+0x2f0>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d013      	beq.n	8001422 <HAL_GPIO_Init+0x1fe>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a46      	ldr	r2, [pc, #280]	; (8001518 <HAL_GPIO_Init+0x2f4>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d00d      	beq.n	800141e <HAL_GPIO_Init+0x1fa>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a45      	ldr	r2, [pc, #276]	; (800151c <HAL_GPIO_Init+0x2f8>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d007      	beq.n	800141a <HAL_GPIO_Init+0x1f6>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a44      	ldr	r2, [pc, #272]	; (8001520 <HAL_GPIO_Init+0x2fc>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d101      	bne.n	8001416 <HAL_GPIO_Init+0x1f2>
 8001412:	2304      	movs	r3, #4
 8001414:	e008      	b.n	8001428 <HAL_GPIO_Init+0x204>
 8001416:	2307      	movs	r3, #7
 8001418:	e006      	b.n	8001428 <HAL_GPIO_Init+0x204>
 800141a:	2303      	movs	r3, #3
 800141c:	e004      	b.n	8001428 <HAL_GPIO_Init+0x204>
 800141e:	2302      	movs	r3, #2
 8001420:	e002      	b.n	8001428 <HAL_GPIO_Init+0x204>
 8001422:	2301      	movs	r3, #1
 8001424:	e000      	b.n	8001428 <HAL_GPIO_Init+0x204>
 8001426:	2300      	movs	r3, #0
 8001428:	69fa      	ldr	r2, [r7, #28]
 800142a:	f002 0203 	and.w	r2, r2, #3
 800142e:	0092      	lsls	r2, r2, #2
 8001430:	4093      	lsls	r3, r2
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4313      	orrs	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001438:	4934      	ldr	r1, [pc, #208]	; (800150c <HAL_GPIO_Init+0x2e8>)
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	089b      	lsrs	r3, r3, #2
 800143e:	3302      	adds	r3, #2
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001446:	4b37      	ldr	r3, [pc, #220]	; (8001524 <HAL_GPIO_Init+0x300>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	43db      	mvns	r3, r3
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4013      	ands	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d003      	beq.n	800146a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800146a:	4a2e      	ldr	r2, [pc, #184]	; (8001524 <HAL_GPIO_Init+0x300>)
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001470:	4b2c      	ldr	r3, [pc, #176]	; (8001524 <HAL_GPIO_Init+0x300>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	43db      	mvns	r3, r3
 800147a:	69ba      	ldr	r2, [r7, #24]
 800147c:	4013      	ands	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d003      	beq.n	8001494 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	4313      	orrs	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001494:	4a23      	ldr	r2, [pc, #140]	; (8001524 <HAL_GPIO_Init+0x300>)
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800149a:	4b22      	ldr	r3, [pc, #136]	; (8001524 <HAL_GPIO_Init+0x300>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	43db      	mvns	r3, r3
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	4013      	ands	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d003      	beq.n	80014be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014be:	4a19      	ldr	r2, [pc, #100]	; (8001524 <HAL_GPIO_Init+0x300>)
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014c4:	4b17      	ldr	r3, [pc, #92]	; (8001524 <HAL_GPIO_Init+0x300>)
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	43db      	mvns	r3, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d003      	beq.n	80014e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014e8:	4a0e      	ldr	r2, [pc, #56]	; (8001524 <HAL_GPIO_Init+0x300>)
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	3301      	adds	r3, #1
 80014f2:	61fb      	str	r3, [r7, #28]
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	2b0f      	cmp	r3, #15
 80014f8:	f67f aea2 	bls.w	8001240 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014fc:	bf00      	nop
 80014fe:	3724      	adds	r7, #36	; 0x24
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40023800 	.word	0x40023800
 800150c:	40013800 	.word	0x40013800
 8001510:	40020000 	.word	0x40020000
 8001514:	40020400 	.word	0x40020400
 8001518:	40020800 	.word	0x40020800
 800151c:	40020c00 	.word	0x40020c00
 8001520:	40021000 	.word	0x40021000
 8001524:	40013c00 	.word	0x40013c00

08001528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	807b      	strh	r3, [r7, #2]
 8001534:	4613      	mov	r3, r2
 8001536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001538:	787b      	ldrb	r3, [r7, #1]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d003      	beq.n	8001546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800153e:	887a      	ldrh	r2, [r7, #2]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001544:	e003      	b.n	800154e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001546:	887b      	ldrh	r3, [r7, #2]
 8001548:	041a      	lsls	r2, r3, #16
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	619a      	str	r2, [r3, #24]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
	...

0800155c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001568:	695a      	ldr	r2, [r3, #20]
 800156a:	88fb      	ldrh	r3, [r7, #6]
 800156c:	4013      	ands	r3, r2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d006      	beq.n	8001580 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001572:	4a05      	ldr	r2, [pc, #20]	; (8001588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001574:	88fb      	ldrh	r3, [r7, #6]
 8001576:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	4618      	mov	r0, r3
 800157c:	f004 ff48 	bl	8006410 <HAL_GPIO_EXTI_Callback>
  }
}
 8001580:	bf00      	nop
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40013c00 	.word	0x40013c00

0800158c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d101      	bne.n	800159e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e22d      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d075      	beq.n	8001696 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015aa:	4ba3      	ldr	r3, [pc, #652]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f003 030c 	and.w	r3, r3, #12
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	d00c      	beq.n	80015d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015b6:	4ba0      	ldr	r3, [pc, #640]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015be:	2b08      	cmp	r3, #8
 80015c0:	d112      	bne.n	80015e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015c2:	4b9d      	ldr	r3, [pc, #628]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015ce:	d10b      	bne.n	80015e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d0:	4b99      	ldr	r3, [pc, #612]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d05b      	beq.n	8001694 <HAL_RCC_OscConfig+0x108>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d157      	bne.n	8001694 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e208      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015f0:	d106      	bne.n	8001600 <HAL_RCC_OscConfig+0x74>
 80015f2:	4b91      	ldr	r3, [pc, #580]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a90      	ldr	r2, [pc, #576]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80015f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015fc:	6013      	str	r3, [r2, #0]
 80015fe:	e01d      	b.n	800163c <HAL_RCC_OscConfig+0xb0>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001608:	d10c      	bne.n	8001624 <HAL_RCC_OscConfig+0x98>
 800160a:	4b8b      	ldr	r3, [pc, #556]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a8a      	ldr	r2, [pc, #552]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	4b88      	ldr	r3, [pc, #544]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a87      	ldr	r2, [pc, #540]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 800161c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	e00b      	b.n	800163c <HAL_RCC_OscConfig+0xb0>
 8001624:	4b84      	ldr	r3, [pc, #528]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a83      	ldr	r2, [pc, #524]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 800162a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800162e:	6013      	str	r3, [r2, #0]
 8001630:	4b81      	ldr	r3, [pc, #516]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a80      	ldr	r2, [pc, #512]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800163a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d013      	beq.n	800166c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001644:	f7ff fc78 	bl	8000f38 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800164c:	f7ff fc74 	bl	8000f38 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b64      	cmp	r3, #100	; 0x64
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e1cd      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800165e:	4b76      	ldr	r3, [pc, #472]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d0f0      	beq.n	800164c <HAL_RCC_OscConfig+0xc0>
 800166a:	e014      	b.n	8001696 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166c:	f7ff fc64 	bl	8000f38 <HAL_GetTick>
 8001670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001672:	e008      	b.n	8001686 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001674:	f7ff fc60 	bl	8000f38 <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b64      	cmp	r3, #100	; 0x64
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e1b9      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001686:	4b6c      	ldr	r3, [pc, #432]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1f0      	bne.n	8001674 <HAL_RCC_OscConfig+0xe8>
 8001692:	e000      	b.n	8001696 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d063      	beq.n	800176a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016a2:	4b65      	ldr	r3, [pc, #404]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d00b      	beq.n	80016c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ae:	4b62      	ldr	r3, [pc, #392]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016b6:	2b08      	cmp	r3, #8
 80016b8:	d11c      	bne.n	80016f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ba:	4b5f      	ldr	r3, [pc, #380]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d116      	bne.n	80016f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016c6:	4b5c      	ldr	r3, [pc, #368]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d005      	beq.n	80016de <HAL_RCC_OscConfig+0x152>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d001      	beq.n	80016de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e18d      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016de:	4b56      	ldr	r3, [pc, #344]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	4952      	ldr	r1, [pc, #328]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80016ee:	4313      	orrs	r3, r2
 80016f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016f2:	e03a      	b.n	800176a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d020      	beq.n	800173e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016fc:	4b4f      	ldr	r3, [pc, #316]	; (800183c <HAL_RCC_OscConfig+0x2b0>)
 80016fe:	2201      	movs	r2, #1
 8001700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001702:	f7ff fc19 	bl	8000f38 <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800170a:	f7ff fc15 	bl	8000f38 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e16e      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800171c:	4b46      	ldr	r3, [pc, #280]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0f0      	beq.n	800170a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001728:	4b43      	ldr	r3, [pc, #268]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	691b      	ldr	r3, [r3, #16]
 8001734:	00db      	lsls	r3, r3, #3
 8001736:	4940      	ldr	r1, [pc, #256]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001738:	4313      	orrs	r3, r2
 800173a:	600b      	str	r3, [r1, #0]
 800173c:	e015      	b.n	800176a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800173e:	4b3f      	ldr	r3, [pc, #252]	; (800183c <HAL_RCC_OscConfig+0x2b0>)
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001744:	f7ff fbf8 	bl	8000f38 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800174c:	f7ff fbf4 	bl	8000f38 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e14d      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800175e:	4b36      	ldr	r3, [pc, #216]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1f0      	bne.n	800174c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0308 	and.w	r3, r3, #8
 8001772:	2b00      	cmp	r3, #0
 8001774:	d030      	beq.n	80017d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d016      	beq.n	80017ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800177e:	4b30      	ldr	r3, [pc, #192]	; (8001840 <HAL_RCC_OscConfig+0x2b4>)
 8001780:	2201      	movs	r2, #1
 8001782:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001784:	f7ff fbd8 	bl	8000f38 <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800178c:	f7ff fbd4 	bl	8000f38 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e12d      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800179e:	4b26      	ldr	r3, [pc, #152]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80017a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d0f0      	beq.n	800178c <HAL_RCC_OscConfig+0x200>
 80017aa:	e015      	b.n	80017d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017ac:	4b24      	ldr	r3, [pc, #144]	; (8001840 <HAL_RCC_OscConfig+0x2b4>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017b2:	f7ff fbc1 	bl	8000f38 <HAL_GetTick>
 80017b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017b8:	e008      	b.n	80017cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ba:	f7ff fbbd 	bl	8000f38 <HAL_GetTick>
 80017be:	4602      	mov	r2, r0
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e116      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017cc:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80017ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d1f0      	bne.n	80017ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f000 80a0 	beq.w	8001926 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017e6:	2300      	movs	r3, #0
 80017e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017ea:	4b13      	ldr	r3, [pc, #76]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10f      	bne.n	8001816 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b0f      	ldr	r3, [pc, #60]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	4a0e      	ldr	r2, [pc, #56]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001804:	6413      	str	r3, [r2, #64]	; 0x40
 8001806:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <HAL_RCC_OscConfig+0x2ac>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001812:	2301      	movs	r3, #1
 8001814:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001816:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <HAL_RCC_OscConfig+0x2b8>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800181e:	2b00      	cmp	r3, #0
 8001820:	d121      	bne.n	8001866 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001822:	4b08      	ldr	r3, [pc, #32]	; (8001844 <HAL_RCC_OscConfig+0x2b8>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a07      	ldr	r2, [pc, #28]	; (8001844 <HAL_RCC_OscConfig+0x2b8>)
 8001828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800182c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800182e:	f7ff fb83 	bl	8000f38 <HAL_GetTick>
 8001832:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001834:	e011      	b.n	800185a <HAL_RCC_OscConfig+0x2ce>
 8001836:	bf00      	nop
 8001838:	40023800 	.word	0x40023800
 800183c:	42470000 	.word	0x42470000
 8001840:	42470e80 	.word	0x42470e80
 8001844:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001848:	f7ff fb76 	bl	8000f38 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b02      	cmp	r3, #2
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e0cf      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185a:	4b6a      	ldr	r3, [pc, #424]	; (8001a04 <HAL_RCC_OscConfig+0x478>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001862:	2b00      	cmp	r3, #0
 8001864:	d0f0      	beq.n	8001848 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d106      	bne.n	800187c <HAL_RCC_OscConfig+0x2f0>
 800186e:	4b66      	ldr	r3, [pc, #408]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001872:	4a65      	ldr	r2, [pc, #404]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6713      	str	r3, [r2, #112]	; 0x70
 800187a:	e01c      	b.n	80018b6 <HAL_RCC_OscConfig+0x32a>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	2b05      	cmp	r3, #5
 8001882:	d10c      	bne.n	800189e <HAL_RCC_OscConfig+0x312>
 8001884:	4b60      	ldr	r3, [pc, #384]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001888:	4a5f      	ldr	r2, [pc, #380]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 800188a:	f043 0304 	orr.w	r3, r3, #4
 800188e:	6713      	str	r3, [r2, #112]	; 0x70
 8001890:	4b5d      	ldr	r3, [pc, #372]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001894:	4a5c      	ldr	r2, [pc, #368]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	6713      	str	r3, [r2, #112]	; 0x70
 800189c:	e00b      	b.n	80018b6 <HAL_RCC_OscConfig+0x32a>
 800189e:	4b5a      	ldr	r3, [pc, #360]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 80018a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018a2:	4a59      	ldr	r2, [pc, #356]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 80018a4:	f023 0301 	bic.w	r3, r3, #1
 80018a8:	6713      	str	r3, [r2, #112]	; 0x70
 80018aa:	4b57      	ldr	r3, [pc, #348]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 80018ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ae:	4a56      	ldr	r2, [pc, #344]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 80018b0:	f023 0304 	bic.w	r3, r3, #4
 80018b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d015      	beq.n	80018ea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018be:	f7ff fb3b 	bl	8000f38 <HAL_GetTick>
 80018c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c4:	e00a      	b.n	80018dc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c6:	f7ff fb37 	bl	8000f38 <HAL_GetTick>
 80018ca:	4602      	mov	r2, r0
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e08e      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018dc:	4b4a      	ldr	r3, [pc, #296]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 80018de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0ee      	beq.n	80018c6 <HAL_RCC_OscConfig+0x33a>
 80018e8:	e014      	b.n	8001914 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ea:	f7ff fb25 	bl	8000f38 <HAL_GetTick>
 80018ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018f0:	e00a      	b.n	8001908 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018f2:	f7ff fb21 	bl	8000f38 <HAL_GetTick>
 80018f6:	4602      	mov	r2, r0
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001900:	4293      	cmp	r3, r2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e078      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001908:	4b3f      	ldr	r3, [pc, #252]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 800190a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800190c:	f003 0302 	and.w	r3, r3, #2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1ee      	bne.n	80018f2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001914:	7dfb      	ldrb	r3, [r7, #23]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d105      	bne.n	8001926 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800191a:	4b3b      	ldr	r3, [pc, #236]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 800191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191e:	4a3a      	ldr	r2, [pc, #232]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001920:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001924:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d064      	beq.n	80019f8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800192e:	4b36      	ldr	r3, [pc, #216]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f003 030c 	and.w	r3, r3, #12
 8001936:	2b08      	cmp	r3, #8
 8001938:	d05c      	beq.n	80019f4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	2b02      	cmp	r3, #2
 8001940:	d141      	bne.n	80019c6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001942:	4b32      	ldr	r3, [pc, #200]	; (8001a0c <HAL_RCC_OscConfig+0x480>)
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001948:	f7ff faf6 	bl	8000f38 <HAL_GetTick>
 800194c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001950:	f7ff faf2 	bl	8000f38 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e04b      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001962:	4b29      	ldr	r3, [pc, #164]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1f0      	bne.n	8001950 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	69da      	ldr	r2, [r3, #28]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	431a      	orrs	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197c:	019b      	lsls	r3, r3, #6
 800197e:	431a      	orrs	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001984:	085b      	lsrs	r3, r3, #1
 8001986:	3b01      	subs	r3, #1
 8001988:	041b      	lsls	r3, r3, #16
 800198a:	431a      	orrs	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001990:	061b      	lsls	r3, r3, #24
 8001992:	491d      	ldr	r1, [pc, #116]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 8001994:	4313      	orrs	r3, r2
 8001996:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001998:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <HAL_RCC_OscConfig+0x480>)
 800199a:	2201      	movs	r2, #1
 800199c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199e:	f7ff facb 	bl	8000f38 <HAL_GetTick>
 80019a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019a4:	e008      	b.n	80019b8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a6:	f7ff fac7 	bl	8000f38 <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d901      	bls.n	80019b8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80019b4:	2303      	movs	r3, #3
 80019b6:	e020      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b8:	4b13      	ldr	r3, [pc, #76]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0f0      	beq.n	80019a6 <HAL_RCC_OscConfig+0x41a>
 80019c4:	e018      	b.n	80019f8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c6:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <HAL_RCC_OscConfig+0x480>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019cc:	f7ff fab4 	bl	8000f38 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d4:	f7ff fab0 	bl	8000f38 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e009      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019e6:	4b08      	ldr	r3, [pc, #32]	; (8001a08 <HAL_RCC_OscConfig+0x47c>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1f0      	bne.n	80019d4 <HAL_RCC_OscConfig+0x448>
 80019f2:	e001      	b.n	80019f8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e000      	b.n	80019fa <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40007000 	.word	0x40007000
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	42470060 	.word	0x42470060

08001a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d101      	bne.n	8001a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e0ca      	b.n	8001bba <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a24:	4b67      	ldr	r3, [pc, #412]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 030f 	and.w	r3, r3, #15
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d90c      	bls.n	8001a4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a32:	4b64      	ldr	r3, [pc, #400]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a3a:	4b62      	ldr	r3, [pc, #392]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 030f 	and.w	r3, r3, #15
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d001      	beq.n	8001a4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e0b6      	b.n	8001bba <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d020      	beq.n	8001a9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a64:	4b58      	ldr	r3, [pc, #352]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	4a57      	ldr	r2, [pc, #348]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a7c:	4b52      	ldr	r3, [pc, #328]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	4a51      	ldr	r2, [pc, #324]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a88:	4b4f      	ldr	r3, [pc, #316]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	494c      	ldr	r1, [pc, #304]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d044      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d107      	bne.n	8001abe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aae:	4b46      	ldr	r3, [pc, #280]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d119      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e07d      	b.n	8001bba <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d003      	beq.n	8001ace <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aca:	2b03      	cmp	r3, #3
 8001acc:	d107      	bne.n	8001ade <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ace:	4b3e      	ldr	r3, [pc, #248]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d109      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e06d      	b.n	8001bba <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ade:	4b3a      	ldr	r3, [pc, #232]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e065      	b.n	8001bba <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aee:	4b36      	ldr	r3, [pc, #216]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f023 0203 	bic.w	r2, r3, #3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	4933      	ldr	r1, [pc, #204]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b00:	f7ff fa1a 	bl	8000f38 <HAL_GetTick>
 8001b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b06:	e00a      	b.n	8001b1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b08:	f7ff fa16 	bl	8000f38 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e04d      	b.n	8001bba <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b1e:	4b2a      	ldr	r3, [pc, #168]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f003 020c 	and.w	r2, r3, #12
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d1eb      	bne.n	8001b08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b30:	4b24      	ldr	r3, [pc, #144]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d20c      	bcs.n	8001b58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3e:	4b21      	ldr	r3, [pc, #132]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b46:	4b1f      	ldr	r3, [pc, #124]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 030f 	and.w	r3, r3, #15
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d001      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e030      	b.n	8001bba <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0304 	and.w	r3, r3, #4
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d008      	beq.n	8001b76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b64:	4b18      	ldr	r3, [pc, #96]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	4915      	ldr	r1, [pc, #84]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0308 	and.w	r3, r3, #8
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d009      	beq.n	8001b96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b82:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	490d      	ldr	r1, [pc, #52]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b96:	f000 f81d 	bl	8001bd4 <HAL_RCC_GetSysClockFreq>
 8001b9a:	4601      	mov	r1, r0
 8001b9c:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	091b      	lsrs	r3, r3, #4
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	4a09      	ldr	r2, [pc, #36]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001ba8:	5cd3      	ldrb	r3, [r2, r3]
 8001baa:	fa21 f303 	lsr.w	r3, r1, r3
 8001bae:	4a08      	ldr	r2, [pc, #32]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	f7ff f97c 	bl	8000eb0 <HAL_InitTick>

  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40023c00 	.word	0x40023c00
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	080077c8 	.word	0x080077c8
 8001bd0:	2000003c 	.word	0x2000003c

08001bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	607b      	str	r3, [r7, #4]
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	2300      	movs	r3, #0
 8001be4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001be6:	2300      	movs	r3, #0
 8001be8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bea:	4b50      	ldr	r3, [pc, #320]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 030c 	and.w	r3, r3, #12
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	d007      	beq.n	8001c06 <HAL_RCC_GetSysClockFreq+0x32>
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	d008      	beq.n	8001c0c <HAL_RCC_GetSysClockFreq+0x38>
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f040 808d 	bne.w	8001d1a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c00:	4b4b      	ldr	r3, [pc, #300]	; (8001d30 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001c02:	60bb      	str	r3, [r7, #8]
       break;
 8001c04:	e08c      	b.n	8001d20 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c06:	4b4b      	ldr	r3, [pc, #300]	; (8001d34 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c08:	60bb      	str	r3, [r7, #8]
      break;
 8001c0a:	e089      	b.n	8001d20 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c0c:	4b47      	ldr	r3, [pc, #284]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c14:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c16:	4b45      	ldr	r3, [pc, #276]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d023      	beq.n	8001c6a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c22:	4b42      	ldr	r3, [pc, #264]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	099b      	lsrs	r3, r3, #6
 8001c28:	f04f 0400 	mov.w	r4, #0
 8001c2c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	ea03 0501 	and.w	r5, r3, r1
 8001c38:	ea04 0602 	and.w	r6, r4, r2
 8001c3c:	4a3d      	ldr	r2, [pc, #244]	; (8001d34 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c3e:	fb02 f106 	mul.w	r1, r2, r6
 8001c42:	2200      	movs	r2, #0
 8001c44:	fb02 f205 	mul.w	r2, r2, r5
 8001c48:	440a      	add	r2, r1
 8001c4a:	493a      	ldr	r1, [pc, #232]	; (8001d34 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c4c:	fba5 0101 	umull	r0, r1, r5, r1
 8001c50:	1853      	adds	r3, r2, r1
 8001c52:	4619      	mov	r1, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f04f 0400 	mov.w	r4, #0
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	4623      	mov	r3, r4
 8001c5e:	f7fe ff85 	bl	8000b6c <__aeabi_uldivmod>
 8001c62:	4603      	mov	r3, r0
 8001c64:	460c      	mov	r4, r1
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	e049      	b.n	8001cfe <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c6a:	4b30      	ldr	r3, [pc, #192]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	099b      	lsrs	r3, r3, #6
 8001c70:	f04f 0400 	mov.w	r4, #0
 8001c74:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c78:	f04f 0200 	mov.w	r2, #0
 8001c7c:	ea03 0501 	and.w	r5, r3, r1
 8001c80:	ea04 0602 	and.w	r6, r4, r2
 8001c84:	4629      	mov	r1, r5
 8001c86:	4632      	mov	r2, r6
 8001c88:	f04f 0300 	mov.w	r3, #0
 8001c8c:	f04f 0400 	mov.w	r4, #0
 8001c90:	0154      	lsls	r4, r2, #5
 8001c92:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c96:	014b      	lsls	r3, r1, #5
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4622      	mov	r2, r4
 8001c9c:	1b49      	subs	r1, r1, r5
 8001c9e:	eb62 0206 	sbc.w	r2, r2, r6
 8001ca2:	f04f 0300 	mov.w	r3, #0
 8001ca6:	f04f 0400 	mov.w	r4, #0
 8001caa:	0194      	lsls	r4, r2, #6
 8001cac:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001cb0:	018b      	lsls	r3, r1, #6
 8001cb2:	1a5b      	subs	r3, r3, r1
 8001cb4:	eb64 0402 	sbc.w	r4, r4, r2
 8001cb8:	f04f 0100 	mov.w	r1, #0
 8001cbc:	f04f 0200 	mov.w	r2, #0
 8001cc0:	00e2      	lsls	r2, r4, #3
 8001cc2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001cc6:	00d9      	lsls	r1, r3, #3
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4614      	mov	r4, r2
 8001ccc:	195b      	adds	r3, r3, r5
 8001cce:	eb44 0406 	adc.w	r4, r4, r6
 8001cd2:	f04f 0100 	mov.w	r1, #0
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	02a2      	lsls	r2, r4, #10
 8001cdc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001ce0:	0299      	lsls	r1, r3, #10
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4614      	mov	r4, r2
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	4621      	mov	r1, r4
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f04f 0400 	mov.w	r4, #0
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4623      	mov	r3, r4
 8001cf4:	f7fe ff3a 	bl	8000b6c <__aeabi_uldivmod>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	460c      	mov	r4, r1
 8001cfc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	0c1b      	lsrs	r3, r3, #16
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	3301      	adds	r3, #1
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d16:	60bb      	str	r3, [r7, #8]
      break;
 8001d18:	e002      	b.n	8001d20 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d1a:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001d1c:	60bb      	str	r3, [r7, #8]
      break;
 8001d1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d20:	68bb      	ldr	r3, [r7, #8]
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3714      	adds	r7, #20
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	00f42400 	.word	0x00f42400
 8001d34:	017d7840 	.word	0x017d7840

08001d38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	2000003c 	.word	0x2000003c

08001d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d54:	f7ff fff0 	bl	8001d38 <HAL_RCC_GetHCLKFreq>
 8001d58:	4601      	mov	r1, r0
 8001d5a:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	0a9b      	lsrs	r3, r3, #10
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	4a03      	ldr	r2, [pc, #12]	; (8001d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d66:	5cd3      	ldrb	r3, [r2, r3]
 8001d68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40023800 	.word	0x40023800
 8001d74:	080077d8 	.word	0x080077d8

08001d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d7c:	f7ff ffdc 	bl	8001d38 <HAL_RCC_GetHCLKFreq>
 8001d80:	4601      	mov	r1, r0
 8001d82:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	0b5b      	lsrs	r3, r3, #13
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	4a03      	ldr	r2, [pc, #12]	; (8001d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d8e:	5cd3      	ldrb	r3, [r2, r3]
 8001d90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	080077d8 	.word	0x080077d8

08001da0 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	605a      	str	r2, [r3, #4]
  
  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001dd2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001dd6:	617b      	str	r3, [r7, #20]
  
  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	0c1b      	lsrs	r3, r3, #16
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	0a1b      	lsrs	r3, r3, #8
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	0c1b      	lsrs	r3, r3, #16
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e10:	b2da      	uxtb	r2, r3
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	70da      	strb	r2, [r3, #3]
  
  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d11a      	bne.n	8001e52 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f000 fa1a 	bl	800225a <RTC_Bcd2ToByte>
 8001e26:	4603      	mov	r3, r0
 8001e28:	461a      	mov	r2, r3
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	785b      	ldrb	r3, [r3, #1]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 fa11 	bl	800225a <RTC_Bcd2ToByte>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	789b      	ldrb	r3, [r3, #2]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fa08 	bl	800225a <RTC_Bcd2ToByte>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	709a      	strb	r2, [r3, #2]
  }
  
  return HAL_OK;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format 
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8001e5c:	b590      	push	{r4, r7, lr}
 8001e5e:	b089      	sub	sp, #36	; 0x24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	61fb      	str	r3, [r7, #28]
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8001e70:	4ba1      	ldr	r3, [pc, #644]	; (80020f8 <HAL_RTC_SetAlarm_IT+0x29c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4aa1      	ldr	r2, [pc, #644]	; (80020fc <HAL_RTC_SetAlarm_IT+0x2a0>)
 8001e76:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7a:	0adb      	lsrs	r3, r3, #11
 8001e7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e80:	fb02 f303 	mul.w	r3, r2, r3
 8001e84:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
      
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	7f1b      	ldrb	r3, [r3, #28]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d101      	bne.n	8001e92 <HAL_RTC_SetAlarm_IT+0x36>
 8001e8e:	2302      	movs	r3, #2
 8001e90:	e12e      	b.n	80020f0 <HAL_RTC_SetAlarm_IT+0x294>
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2201      	movs	r2, #1
 8001e96:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	775a      	strb	r2, [r3, #29]
  
  if(Format == RTC_FORMAT_BIN)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d137      	bne.n	8001f14 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d102      	bne.n	8001eb8 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f000 f9ae 	bl	800221e <RTC_ByteToBcd2>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 f9a7 	bl	800221e <RTC_ByteToBcd2>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8001ed4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	789b      	ldrb	r3, [r3, #2]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 f99f 	bl	800221e <RTC_ByteToBcd2>
 8001ee0:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001ee2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	78db      	ldrb	r3, [r3, #3]
 8001eea:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8001eec:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 f991 	bl	800221e <RTC_ByteToBcd2>
 8001efc:	4603      	mov	r3, r0
 8001efe:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001f00:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001f08:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask)); 
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	61fb      	str	r3, [r7, #28]
 8001f12:	e040      	b.n	8001f96 <HAL_RTC_SetAlarm_IT+0x13a>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d007      	beq.n	8001f32 <HAL_RTC_SetAlarm_IT+0xd6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f000 f997 	bl	800225a <RTC_Bcd2ToByte>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	61fb      	str	r3, [r7, #28]
 8001f30:	e002      	b.n	8001f38 <HAL_RTC_SetAlarm_IT+0xdc>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	2200      	movs	r2, #0
 8001f36:	70da      	strb	r2, [r3, #3]
    }
    
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
    
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	69db      	ldr	r3, [r3, #28]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d108      	bne.n	8001f52 <HAL_RTC_SetAlarm_IT+0xf6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 f987 	bl	800225a <RTC_Bcd2ToByte>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	61fb      	str	r3, [r7, #28]
 8001f50:	e007      	b.n	8001f62 <HAL_RTC_SetAlarm_IT+0x106>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));    
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f000 f97e 	bl	800225a <RTC_Bcd2ToByte>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	61fb      	str	r3, [r7, #28]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));      
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	785b      	ldrb	r3, [r3, #1]
 8001f6c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001f6e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8001f70:	68ba      	ldr	r2, [r7, #8]
 8001f72:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001f74:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	78db      	ldrb	r3, [r3, #3]
 8001f7a:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8001f7c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f84:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001f86:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001f8c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));     
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	22ca      	movs	r2, #202	; 0xca
 8001fa8:	625a      	str	r2, [r3, #36]	; 0x24
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2253      	movs	r2, #83	; 0x53
 8001fb0:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fba:	d141      	bne.n	8002040 <HAL_RTC_SetAlarm_IT+0x1e4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fca:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	b2da      	uxtb	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8001fdc:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	1e5a      	subs	r2, r3, #1
 8001fe2:	617a      	str	r2, [r7, #20]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d10b      	bne.n	8002000 <HAL_RTC_SetAlarm_IT+0x1a4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	22ff      	movs	r2, #255	; 0xff
 8001fee:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2203      	movs	r2, #3
 8001ff4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e077      	b.n	80020f0 <HAL_RTC_SetAlarm_IT+0x294>
      }
    } 
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0e7      	beq.n	8001fde <HAL_RTC_SetAlarm_IT+0x182>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	69fa      	ldr	r2, [r7, #28]
 8002014:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800202c:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	e040      	b.n	80020c2 <HAL_RTC_SetAlarm_IT+0x266>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800204e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	b2da      	uxtb	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002060:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	1e5a      	subs	r2, r3, #1
 8002066:	617a      	str	r2, [r7, #20]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10b      	bne.n	8002084 <HAL_RTC_SetAlarm_IT+0x228>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	22ff      	movs	r2, #255	; 0xff
 8002072:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2203      	movs	r2, #3
 8002078:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2200      	movs	r2, #0
 800207e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e035      	b.n	80020f0 <HAL_RTC_SetAlarm_IT+0x294>
      }
    } 
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0e7      	beq.n	8002062 <HAL_RTC_SetAlarm_IT+0x206>
    
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	69fa      	ldr	r2, [r7, #28]
 8002098:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020b0:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020c0:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80020c2:	4b0f      	ldr	r3, [pc, #60]	; (8002100 <HAL_RTC_SetAlarm_IT+0x2a4>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a0e      	ldr	r2, [pc, #56]	; (8002100 <HAL_RTC_SetAlarm_IT+0x2a4>)
 80020c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020cc:	6013      	str	r3, [r2, #0]
  
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 80020ce:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <HAL_RTC_SetAlarm_IT+0x2a4>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	4a0b      	ldr	r2, [pc, #44]	; (8002100 <HAL_RTC_SetAlarm_IT+0x2a4>)
 80020d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d8:	6093      	str	r3, [r2, #8]
  
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	22ff      	movs	r2, #255	; 0xff
 80020e0:	625a      	str	r2, [r3, #36]	; 0x24
  
  hrtc->State = HAL_RTC_STATE_READY; 
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2201      	movs	r2, #1
 80020e6:	775a      	strb	r2, [r3, #29]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);  
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2200      	movs	r2, #0
 80020ec:	771a      	strb	r2, [r3, #28]
  
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3724      	adds	r7, #36	; 0x24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd90      	pop	{r4, r7, pc}
 80020f8:	2000003c 	.word	0x2000003c
 80020fc:	10624dd3 	.word	0x10624dd3
 8002100:	40013c00 	.word	0x40013c00

08002104 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	7f1b      	ldrb	r3, [r3, #28]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d101      	bne.n	800211e <HAL_RTC_DeactivateAlarm+0x1a>
 800211a:	2302      	movs	r3, #2
 800211c:	e07b      	b.n	8002216 <HAL_RTC_DeactivateAlarm+0x112>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2202      	movs	r2, #2
 8002128:	775a      	strb	r2, [r3, #29]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	22ca      	movs	r2, #202	; 0xca
 8002130:	625a      	str	r2, [r3, #36]	; 0x24
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2253      	movs	r2, #83	; 0x53
 8002138:	625a      	str	r2, [r3, #36]	; 0x24
  
  if(Alarm == RTC_ALARM_A)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002140:	d12f      	bne.n	80021a2 <HAL_RTC_DeactivateAlarm+0x9e>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002150:	609a      	str	r2, [r3, #8]
    
    /* In case of interrupt mode is used, the interrupt source must disabled */ 
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002160:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002162:	f7fe fee9 	bl	8000f38 <HAL_GetTick>
 8002166:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8002168:	e013      	b.n	8002192 <HAL_RTC_DeactivateAlarm+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800216a:	f7fe fee5 	bl	8000f38 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002178:	d90b      	bls.n	8002192 <HAL_RTC_DeactivateAlarm+0x8e>
      { 
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	22ff      	movs	r2, #255	; 0xff
 8002180:	625a      	str	r2, [r3, #36]	; 0x24
        
        hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2203      	movs	r2, #3
 8002186:	775a      	strb	r2, [r3, #29]
        
        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	771a      	strb	r2, [r3, #28]
        
        return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e041      	b.n	8002216 <HAL_RTC_DeactivateAlarm+0x112>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0e4      	beq.n	800216a <HAL_RTC_DeactivateAlarm+0x66>
 80021a0:	e02e      	b.n	8002200 <HAL_RTC_DeactivateAlarm+0xfc>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80021b0:	609a      	str	r2, [r3, #8]
    
    /* In case of interrupt mode is used, the interrupt source must disabled */ 
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021c0:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021c2:	f7fe feb9 	bl	8000f38 <HAL_GetTick>
 80021c6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80021c8:	e013      	b.n	80021f2 <HAL_RTC_DeactivateAlarm+0xee>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80021ca:	f7fe feb5 	bl	8000f38 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021d8:	d90b      	bls.n	80021f2 <HAL_RTC_DeactivateAlarm+0xee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	22ff      	movs	r2, #255	; 0xff
 80021e0:	625a      	str	r2, [r3, #36]	; 0x24
        
        hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2203      	movs	r2, #3
 80021e6:	775a      	strb	r2, [r3, #29]
        
        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	771a      	strb	r2, [r3, #28]
        
        return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e011      	b.n	8002216 <HAL_RTC_DeactivateAlarm+0x112>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d0e4      	beq.n	80021ca <HAL_RTC_DeactivateAlarm+0xc6>
      }    
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	22ff      	movs	r2, #255	; 0xff
 8002206:	625a      	str	r2, [r3, #36]	; 0x24
  
  hrtc->State = HAL_RTC_STATE_READY; 
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	775a      	strb	r2, [r3, #29]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);  
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	771a      	strb	r2, [r3, #28]
  
  return HAL_OK; 
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800221e:	b480      	push	{r7}
 8002220:	b085      	sub	sp, #20
 8002222:	af00      	add	r7, sp, #0
 8002224:	4603      	mov	r3, r0
 8002226:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002228:	2300      	movs	r3, #0
 800222a:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 800222c:	e005      	b.n	800223a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	3301      	adds	r3, #1
 8002232:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	3b0a      	subs	r3, #10
 8002238:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	2b09      	cmp	r3, #9
 800223e:	d8f6      	bhi.n	800222e <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	b2db      	uxtb	r3, r3
 8002244:	011b      	lsls	r3, r3, #4
 8002246:	b2da      	uxtb	r2, r3
 8002248:	79fb      	ldrb	r3, [r7, #7]
 800224a:	4313      	orrs	r3, r2
 800224c:	b2db      	uxtb	r3, r3
}
 800224e:	4618      	mov	r0, r3
 8002250:	3714      	adds	r7, #20
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800225a:	b480      	push	{r7}
 800225c:	b085      	sub	sp, #20
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	091b      	lsrs	r3, r3, #4
 800226c:	b2db      	uxtb	r3, r3
 800226e:	461a      	mov	r2, r3
 8002270:	4613      	mov	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	f003 030f 	and.w	r3, r3, #15
 8002280:	b2da      	uxtb	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	4413      	add	r3, r2
 8002288:	b2db      	uxtb	r3, r3
}
 800228a:	4618      	mov	r0, r3
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b082      	sub	sp, #8
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e056      	b.n	8002356 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d106      	bne.n	80022c8 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f004 f84a 	bl	800635c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2202      	movs	r2, #2
 80022cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	431a      	orrs	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	431a      	orrs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002304:	431a      	orrs	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	431a      	orrs	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	ea42 0103 	orr.w	r1, r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	430a      	orrs	r2, r1
 800231e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	0c1b      	lsrs	r3, r3, #16
 8002326:	f003 0104 	and.w	r1, r3, #4
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	69da      	ldr	r2, [r3, #28]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002344:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b08c      	sub	sp, #48	; 0x30
 8002362:	af00      	add	r7, sp, #0
 8002364:	60f8      	str	r0, [r7, #12]
 8002366:	60b9      	str	r1, [r7, #8]
 8002368:	607a      	str	r2, [r7, #4]
 800236a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800236c:	2301      	movs	r3, #1
 800236e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002370:	2300      	movs	r3, #0
 8002372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800237c:	2b01      	cmp	r3, #1
 800237e:	d101      	bne.n	8002384 <HAL_SPI_TransmitReceive+0x26>
 8002380:	2302      	movs	r3, #2
 8002382:	e18a      	b.n	800269a <HAL_SPI_TransmitReceive+0x33c>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800238c:	f7fe fdd4 	bl	8000f38 <HAL_GetTick>
 8002390:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002398:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80023a2:	887b      	ldrh	r3, [r7, #2]
 80023a4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80023a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d00f      	beq.n	80023ce <HAL_SPI_TransmitReceive+0x70>
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023b4:	d107      	bne.n	80023c6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d103      	bne.n	80023c6 <HAL_SPI_TransmitReceive+0x68>
 80023be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d003      	beq.n	80023ce <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80023c6:	2302      	movs	r3, #2
 80023c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80023cc:	e15b      	b.n	8002686 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <HAL_SPI_TransmitReceive+0x82>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d002      	beq.n	80023e0 <HAL_SPI_TransmitReceive+0x82>
 80023da:	887b      	ldrh	r3, [r7, #2]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d103      	bne.n	80023e8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80023e6:	e14e      	b.n	8002686 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b04      	cmp	r3, #4
 80023f2:	d003      	beq.n	80023fc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2205      	movs	r2, #5
 80023f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2200      	movs	r2, #0
 8002400:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	887a      	ldrh	r2, [r7, #2]
 800240c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	887a      	ldrh	r2, [r7, #2]
 8002412:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	887a      	ldrh	r2, [r7, #2]
 800241e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	887a      	ldrh	r2, [r7, #2]
 8002424:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800243c:	2b40      	cmp	r3, #64	; 0x40
 800243e:	d007      	beq.n	8002450 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800244e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002458:	d178      	bne.n	800254c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <HAL_SPI_TransmitReceive+0x10a>
 8002462:	8b7b      	ldrh	r3, [r7, #26]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d166      	bne.n	8002536 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246c:	881a      	ldrh	r2, [r3, #0]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002478:	1c9a      	adds	r2, r3, #2
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002482:	b29b      	uxth	r3, r3
 8002484:	3b01      	subs	r3, #1
 8002486:	b29a      	uxth	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800248c:	e053      	b.n	8002536 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b02      	cmp	r3, #2
 800249a:	d11b      	bne.n	80024d4 <HAL_SPI_TransmitReceive+0x176>
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d016      	beq.n	80024d4 <HAL_SPI_TransmitReceive+0x176>
 80024a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d113      	bne.n	80024d4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b0:	881a      	ldrh	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	1c9a      	adds	r2, r3, #2
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80024d0:	2300      	movs	r3, #0
 80024d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d119      	bne.n	8002516 <HAL_SPI_TransmitReceive+0x1b8>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d014      	beq.n	8002516 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68da      	ldr	r2, [r3, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f6:	b292      	uxth	r2, r2
 80024f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024fe:	1c9a      	adds	r2, r3, #2
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002508:	b29b      	uxth	r3, r3
 800250a:	3b01      	subs	r3, #1
 800250c:	b29a      	uxth	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002512:	2301      	movs	r3, #1
 8002514:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002516:	f7fe fd0f 	bl	8000f38 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002522:	429a      	cmp	r2, r3
 8002524:	d807      	bhi.n	8002536 <HAL_SPI_TransmitReceive+0x1d8>
 8002526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800252c:	d003      	beq.n	8002536 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002534:	e0a7      	b.n	8002686 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800253a:	b29b      	uxth	r3, r3
 800253c:	2b00      	cmp	r3, #0
 800253e:	d1a6      	bne.n	800248e <HAL_SPI_TransmitReceive+0x130>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002544:	b29b      	uxth	r3, r3
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1a1      	bne.n	800248e <HAL_SPI_TransmitReceive+0x130>
 800254a:	e07c      	b.n	8002646 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <HAL_SPI_TransmitReceive+0x1fc>
 8002554:	8b7b      	ldrh	r3, [r7, #26]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d16b      	bne.n	8002632 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	330c      	adds	r3, #12
 8002564:	7812      	ldrb	r2, [r2, #0]
 8002566:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256c:	1c5a      	adds	r2, r3, #1
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002576:	b29b      	uxth	r3, r3
 8002578:	3b01      	subs	r3, #1
 800257a:	b29a      	uxth	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002580:	e057      	b.n	8002632 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b02      	cmp	r3, #2
 800258e:	d11c      	bne.n	80025ca <HAL_SPI_TransmitReceive+0x26c>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002594:	b29b      	uxth	r3, r3
 8002596:	2b00      	cmp	r3, #0
 8002598:	d017      	beq.n	80025ca <HAL_SPI_TransmitReceive+0x26c>
 800259a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800259c:	2b01      	cmp	r3, #1
 800259e:	d114      	bne.n	80025ca <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	330c      	adds	r3, #12
 80025aa:	7812      	ldrb	r2, [r2, #0]
 80025ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	1c5a      	adds	r2, r3, #1
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025bc:	b29b      	uxth	r3, r3
 80025be:	3b01      	subs	r3, #1
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d119      	bne.n	800260c <HAL_SPI_TransmitReceive+0x2ae>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025dc:	b29b      	uxth	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d014      	beq.n	800260c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68da      	ldr	r2, [r3, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025fe:	b29b      	uxth	r3, r3
 8002600:	3b01      	subs	r3, #1
 8002602:	b29a      	uxth	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002608:	2301      	movs	r3, #1
 800260a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800260c:	f7fe fc94 	bl	8000f38 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002618:	429a      	cmp	r2, r3
 800261a:	d803      	bhi.n	8002624 <HAL_SPI_TransmitReceive+0x2c6>
 800261c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800261e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002622:	d102      	bne.n	800262a <HAL_SPI_TransmitReceive+0x2cc>
 8002624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002626:	2b00      	cmp	r3, #0
 8002628:	d103      	bne.n	8002632 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002630:	e029      	b.n	8002686 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002636:	b29b      	uxth	r3, r3
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1a2      	bne.n	8002582 <HAL_SPI_TransmitReceive+0x224>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002640:	b29b      	uxth	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d19d      	bne.n	8002582 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002648:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800264a:	68f8      	ldr	r0, [r7, #12]
 800264c:	f000 f894 	bl	8002778 <SPI_EndRxTxTransaction>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d006      	beq.n	8002664 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2220      	movs	r2, #32
 8002660:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002662:	e010      	b.n	8002686 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d10b      	bne.n	8002684 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	617b      	str	r3, [r7, #20]
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	e000      	b.n	8002686 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002684:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002696:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800269a:	4618      	mov	r0, r3
 800269c:	3730      	adds	r7, #48	; 0x30
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b084      	sub	sp, #16
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	603b      	str	r3, [r7, #0]
 80026ae:	4613      	mov	r3, r2
 80026b0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026b2:	e04c      	b.n	800274e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ba:	d048      	beq.n	800274e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80026bc:	f7fe fc3c 	bl	8000f38 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d902      	bls.n	80026d2 <SPI_WaitFlagStateUntilTimeout+0x30>
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d13d      	bne.n	800274e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80026e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026ea:	d111      	bne.n	8002710 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026f4:	d004      	beq.n	8002700 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026fe:	d107      	bne.n	8002710 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800270e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002714:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002718:	d10f      	bne.n	800273a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002738:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e00f      	b.n	800276e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	4013      	ands	r3, r2
 8002758:	68ba      	ldr	r2, [r7, #8]
 800275a:	429a      	cmp	r2, r3
 800275c:	bf0c      	ite	eq
 800275e:	2301      	moveq	r3, #1
 8002760:	2300      	movne	r3, #0
 8002762:	b2db      	uxtb	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	429a      	cmp	r2, r3
 800276a:	d1a3      	bne.n	80026b4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af02      	add	r7, sp, #8
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002784:	4b1b      	ldr	r3, [pc, #108]	; (80027f4 <SPI_EndRxTxTransaction+0x7c>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a1b      	ldr	r2, [pc, #108]	; (80027f8 <SPI_EndRxTxTransaction+0x80>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	0d5b      	lsrs	r3, r3, #21
 8002790:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002794:	fb02 f303 	mul.w	r3, r2, r3
 8002798:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027a2:	d112      	bne.n	80027ca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	2200      	movs	r2, #0
 80027ac:	2180      	movs	r1, #128	; 0x80
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f7ff ff77 	bl	80026a2 <SPI_WaitFlagStateUntilTimeout>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d016      	beq.n	80027e8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027be:	f043 0220 	orr.w	r2, r3, #32
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e00f      	b.n	80027ea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00a      	beq.n	80027e6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027e0:	2b80      	cmp	r3, #128	; 0x80
 80027e2:	d0f2      	beq.n	80027ca <SPI_EndRxTxTransaction+0x52>
 80027e4:	e000      	b.n	80027e8 <SPI_EndRxTxTransaction+0x70>
        break;
 80027e6:	bf00      	nop
  }

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	2000003c 	.word	0x2000003c
 80027f8:	165e9f81 	.word	0x165e9f81

080027fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e03f      	b.n	800288e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d106      	bne.n	8002828 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f004 f872 	bl	800690c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2224      	movs	r2, #36	; 0x24
 800282c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68da      	ldr	r2, [r3, #12]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800283e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f000 f90b 	bl	8002a5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	691a      	ldr	r2, [r3, #16]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002854:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695a      	ldr	r2, [r3, #20]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002864:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68da      	ldr	r2, [r3, #12]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002874:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2220      	movs	r2, #32
 8002880:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2220      	movs	r2, #32
 8002888:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b088      	sub	sp, #32
 800289a:	af02      	add	r7, sp, #8
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	603b      	str	r3, [r7, #0]
 80028a2:	4613      	mov	r3, r2
 80028a4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b20      	cmp	r3, #32
 80028b4:	f040 8083 	bne.w	80029be <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d002      	beq.n	80028c4 <HAL_UART_Transmit+0x2e>
 80028be:	88fb      	ldrh	r3, [r7, #6]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e07b      	b.n	80029c0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d101      	bne.n	80028d6 <HAL_UART_Transmit+0x40>
 80028d2:	2302      	movs	r3, #2
 80028d4:	e074      	b.n	80029c0 <HAL_UART_Transmit+0x12a>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2221      	movs	r2, #33	; 0x21
 80028e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80028ec:	f7fe fb24 	bl	8000f38 <HAL_GetTick>
 80028f0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	88fa      	ldrh	r2, [r7, #6]
 80028f6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	88fa      	ldrh	r2, [r7, #6]
 80028fc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80028fe:	e042      	b.n	8002986 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002904:	b29b      	uxth	r3, r3
 8002906:	3b01      	subs	r3, #1
 8002908:	b29a      	uxth	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002916:	d122      	bne.n	800295e <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2200      	movs	r2, #0
 8002920:	2180      	movs	r1, #128	; 0x80
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 f850 	bl	80029c8 <UART_WaitOnFlagUntilTimeout>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e046      	b.n	80029c0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	461a      	mov	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002944:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d103      	bne.n	8002956 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	3302      	adds	r3, #2
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	e017      	b.n	8002986 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	3301      	adds	r3, #1
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	e013      	b.n	8002986 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2200      	movs	r2, #0
 8002966:	2180      	movs	r1, #128	; 0x80
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f82d 	bl	80029c8 <UART_WaitOnFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e023      	b.n	80029c0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	60ba      	str	r2, [r7, #8]
 800297e:	781a      	ldrb	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800298a:	b29b      	uxth	r3, r3
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1b7      	bne.n	8002900 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	2200      	movs	r2, #0
 8002998:	2140      	movs	r1, #64	; 0x40
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 f814 	bl	80029c8 <UART_WaitOnFlagUntilTimeout>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e00a      	b.n	80029c0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2220      	movs	r2, #32
 80029ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e000      	b.n	80029c0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80029be:	2302      	movs	r3, #2
  }
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	603b      	str	r3, [r7, #0]
 80029d4:	4613      	mov	r3, r2
 80029d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029d8:	e02c      	b.n	8002a34 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e0:	d028      	beq.n	8002a34 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d007      	beq.n	80029f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80029e8:	f7fe faa6 	bl	8000f38 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d21d      	bcs.n	8002a34 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002a06:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	695a      	ldr	r2, [r3, #20]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0201 	bic.w	r2, r2, #1
 8002a16:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2220      	movs	r2, #32
 8002a1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2220      	movs	r2, #32
 8002a24:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e00f      	b.n	8002a54 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	bf0c      	ite	eq
 8002a44:	2301      	moveq	r3, #1
 8002a46:	2300      	movne	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d0c3      	beq.n	80029da <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a5c:	b5b0      	push	{r4, r5, r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68da      	ldr	r2, [r3, #12]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	689a      	ldr	r2, [r3, #8]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002a9c:	f023 030c 	bic.w	r3, r3, #12
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	68f9      	ldr	r1, [r7, #12]
 8002aa6:	430b      	orrs	r3, r1
 8002aa8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	699a      	ldr	r2, [r3, #24]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	430a      	orrs	r2, r1
 8002abe:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ac8:	f040 80e4 	bne.w	8002c94 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4aab      	ldr	r2, [pc, #684]	; (8002d80 <UART_SetConfig+0x324>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d004      	beq.n	8002ae0 <UART_SetConfig+0x84>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4aaa      	ldr	r2, [pc, #680]	; (8002d84 <UART_SetConfig+0x328>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d16c      	bne.n	8002bba <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002ae0:	f7ff f94a 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	009a      	lsls	r2, r3, #2
 8002aee:	441a      	add	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002afa:	4aa3      	ldr	r2, [pc, #652]	; (8002d88 <UART_SetConfig+0x32c>)
 8002afc:	fba2 2303 	umull	r2, r3, r2, r3
 8002b00:	095b      	lsrs	r3, r3, #5
 8002b02:	011c      	lsls	r4, r3, #4
 8002b04:	f7ff f938 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	4413      	add	r3, r2
 8002b10:	009a      	lsls	r2, r3, #2
 8002b12:	441a      	add	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	fbb2 f5f3 	udiv	r5, r2, r3
 8002b1e:	f7ff f92b 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002b22:	4602      	mov	r2, r0
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	009a      	lsls	r2, r3, #2
 8002b2c:	441a      	add	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b38:	4a93      	ldr	r2, [pc, #588]	; (8002d88 <UART_SetConfig+0x32c>)
 8002b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3e:	095b      	lsrs	r3, r3, #5
 8002b40:	2264      	movs	r2, #100	; 0x64
 8002b42:	fb02 f303 	mul.w	r3, r2, r3
 8002b46:	1aeb      	subs	r3, r5, r3
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	3332      	adds	r3, #50	; 0x32
 8002b4c:	4a8e      	ldr	r2, [pc, #568]	; (8002d88 <UART_SetConfig+0x32c>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	095b      	lsrs	r3, r3, #5
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b5a:	441c      	add	r4, r3
 8002b5c:	f7ff f90c 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002b60:	4602      	mov	r2, r0
 8002b62:	4613      	mov	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	009a      	lsls	r2, r3, #2
 8002b6a:	441a      	add	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	fbb2 f5f3 	udiv	r5, r2, r3
 8002b76:	f7ff f8ff 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4413      	add	r3, r2
 8002b82:	009a      	lsls	r2, r3, #2
 8002b84:	441a      	add	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b90:	4a7d      	ldr	r2, [pc, #500]	; (8002d88 <UART_SetConfig+0x32c>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	095b      	lsrs	r3, r3, #5
 8002b98:	2264      	movs	r2, #100	; 0x64
 8002b9a:	fb02 f303 	mul.w	r3, r2, r3
 8002b9e:	1aeb      	subs	r3, r5, r3
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	3332      	adds	r3, #50	; 0x32
 8002ba4:	4a78      	ldr	r2, [pc, #480]	; (8002d88 <UART_SetConfig+0x32c>)
 8002ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8002baa:	095b      	lsrs	r3, r3, #5
 8002bac:	f003 0207 	and.w	r2, r3, #7
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4422      	add	r2, r4
 8002bb6:	609a      	str	r2, [r3, #8]
 8002bb8:	e154      	b.n	8002e64 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002bba:	f7ff f8c9 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009a      	lsls	r2, r3, #2
 8002bc8:	441a      	add	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd4:	4a6c      	ldr	r2, [pc, #432]	; (8002d88 <UART_SetConfig+0x32c>)
 8002bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bda:	095b      	lsrs	r3, r3, #5
 8002bdc:	011c      	lsls	r4, r3, #4
 8002bde:	f7ff f8b7 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002be2:	4602      	mov	r2, r0
 8002be4:	4613      	mov	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4413      	add	r3, r2
 8002bea:	009a      	lsls	r2, r3, #2
 8002bec:	441a      	add	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	fbb2 f5f3 	udiv	r5, r2, r3
 8002bf8:	f7ff f8aa 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	4613      	mov	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4413      	add	r3, r2
 8002c04:	009a      	lsls	r2, r3, #2
 8002c06:	441a      	add	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c12:	4a5d      	ldr	r2, [pc, #372]	; (8002d88 <UART_SetConfig+0x32c>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	095b      	lsrs	r3, r3, #5
 8002c1a:	2264      	movs	r2, #100	; 0x64
 8002c1c:	fb02 f303 	mul.w	r3, r2, r3
 8002c20:	1aeb      	subs	r3, r5, r3
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	3332      	adds	r3, #50	; 0x32
 8002c26:	4a58      	ldr	r2, [pc, #352]	; (8002d88 <UART_SetConfig+0x32c>)
 8002c28:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2c:	095b      	lsrs	r3, r3, #5
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c34:	441c      	add	r4, r3
 8002c36:	f7ff f88b 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	009a      	lsls	r2, r3, #2
 8002c44:	441a      	add	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	fbb2 f5f3 	udiv	r5, r2, r3
 8002c50:	f7ff f87e 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002c54:	4602      	mov	r2, r0
 8002c56:	4613      	mov	r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4413      	add	r3, r2
 8002c5c:	009a      	lsls	r2, r3, #2
 8002c5e:	441a      	add	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6a:	4a47      	ldr	r2, [pc, #284]	; (8002d88 <UART_SetConfig+0x32c>)
 8002c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c70:	095b      	lsrs	r3, r3, #5
 8002c72:	2264      	movs	r2, #100	; 0x64
 8002c74:	fb02 f303 	mul.w	r3, r2, r3
 8002c78:	1aeb      	subs	r3, r5, r3
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	3332      	adds	r3, #50	; 0x32
 8002c7e:	4a42      	ldr	r2, [pc, #264]	; (8002d88 <UART_SetConfig+0x32c>)
 8002c80:	fba2 2303 	umull	r2, r3, r2, r3
 8002c84:	095b      	lsrs	r3, r3, #5
 8002c86:	f003 0207 	and.w	r2, r3, #7
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4422      	add	r2, r4
 8002c90:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002c92:	e0e7      	b.n	8002e64 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a39      	ldr	r2, [pc, #228]	; (8002d80 <UART_SetConfig+0x324>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d004      	beq.n	8002ca8 <UART_SetConfig+0x24c>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a38      	ldr	r2, [pc, #224]	; (8002d84 <UART_SetConfig+0x328>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d171      	bne.n	8002d8c <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002ca8:	f7ff f866 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002cac:	4602      	mov	r2, r0
 8002cae:	4613      	mov	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	009a      	lsls	r2, r3, #2
 8002cb6:	441a      	add	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc2:	4a31      	ldr	r2, [pc, #196]	; (8002d88 <UART_SetConfig+0x32c>)
 8002cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc8:	095b      	lsrs	r3, r3, #5
 8002cca:	011c      	lsls	r4, r3, #4
 8002ccc:	f7ff f854 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	009a      	lsls	r2, r3, #2
 8002cda:	441a      	add	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	fbb2 f5f3 	udiv	r5, r2, r3
 8002ce6:	f7ff f847 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002cea:	4602      	mov	r2, r0
 8002cec:	4613      	mov	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	4413      	add	r3, r2
 8002cf2:	009a      	lsls	r2, r3, #2
 8002cf4:	441a      	add	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d00:	4a21      	ldr	r2, [pc, #132]	; (8002d88 <UART_SetConfig+0x32c>)
 8002d02:	fba2 2303 	umull	r2, r3, r2, r3
 8002d06:	095b      	lsrs	r3, r3, #5
 8002d08:	2264      	movs	r2, #100	; 0x64
 8002d0a:	fb02 f303 	mul.w	r3, r2, r3
 8002d0e:	1aeb      	subs	r3, r5, r3
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	3332      	adds	r3, #50	; 0x32
 8002d14:	4a1c      	ldr	r2, [pc, #112]	; (8002d88 <UART_SetConfig+0x32c>)
 8002d16:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1a:	095b      	lsrs	r3, r3, #5
 8002d1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d20:	441c      	add	r4, r3
 8002d22:	f7ff f829 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002d26:	4602      	mov	r2, r0
 8002d28:	4613      	mov	r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	4413      	add	r3, r2
 8002d2e:	009a      	lsls	r2, r3, #2
 8002d30:	441a      	add	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	fbb2 f5f3 	udiv	r5, r2, r3
 8002d3c:	f7ff f81c 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002d40:	4602      	mov	r2, r0
 8002d42:	4613      	mov	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	009a      	lsls	r2, r3, #2
 8002d4a:	441a      	add	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d56:	4a0c      	ldr	r2, [pc, #48]	; (8002d88 <UART_SetConfig+0x32c>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	095b      	lsrs	r3, r3, #5
 8002d5e:	2264      	movs	r2, #100	; 0x64
 8002d60:	fb02 f303 	mul.w	r3, r2, r3
 8002d64:	1aeb      	subs	r3, r5, r3
 8002d66:	011b      	lsls	r3, r3, #4
 8002d68:	3332      	adds	r3, #50	; 0x32
 8002d6a:	4a07      	ldr	r2, [pc, #28]	; (8002d88 <UART_SetConfig+0x32c>)
 8002d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d70:	095b      	lsrs	r3, r3, #5
 8002d72:	f003 020f 	and.w	r2, r3, #15
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4422      	add	r2, r4
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	e071      	b.n	8002e64 <UART_SetConfig+0x408>
 8002d80:	40011000 	.word	0x40011000
 8002d84:	40011400 	.word	0x40011400
 8002d88:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002d8c:	f7fe ffe0 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002d90:	4602      	mov	r2, r0
 8002d92:	4613      	mov	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4413      	add	r3, r2
 8002d98:	009a      	lsls	r2, r3, #2
 8002d9a:	441a      	add	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da6:	4a31      	ldr	r2, [pc, #196]	; (8002e6c <UART_SetConfig+0x410>)
 8002da8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dac:	095b      	lsrs	r3, r3, #5
 8002dae:	011c      	lsls	r4, r3, #4
 8002db0:	f7fe ffce 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002db4:	4602      	mov	r2, r0
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	009a      	lsls	r2, r3, #2
 8002dbe:	441a      	add	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	fbb2 f5f3 	udiv	r5, r2, r3
 8002dca:	f7fe ffc1 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	4413      	add	r3, r2
 8002dd6:	009a      	lsls	r2, r3, #2
 8002dd8:	441a      	add	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de4:	4a21      	ldr	r2, [pc, #132]	; (8002e6c <UART_SetConfig+0x410>)
 8002de6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dea:	095b      	lsrs	r3, r3, #5
 8002dec:	2264      	movs	r2, #100	; 0x64
 8002dee:	fb02 f303 	mul.w	r3, r2, r3
 8002df2:	1aeb      	subs	r3, r5, r3
 8002df4:	011b      	lsls	r3, r3, #4
 8002df6:	3332      	adds	r3, #50	; 0x32
 8002df8:	4a1c      	ldr	r2, [pc, #112]	; (8002e6c <UART_SetConfig+0x410>)
 8002dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e04:	441c      	add	r4, r3
 8002e06:	f7fe ffa3 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	009a      	lsls	r2, r3, #2
 8002e14:	441a      	add	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	fbb2 f5f3 	udiv	r5, r2, r3
 8002e20:	f7fe ff96 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002e24:	4602      	mov	r2, r0
 8002e26:	4613      	mov	r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	4413      	add	r3, r2
 8002e2c:	009a      	lsls	r2, r3, #2
 8002e2e:	441a      	add	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e3a:	4a0c      	ldr	r2, [pc, #48]	; (8002e6c <UART_SetConfig+0x410>)
 8002e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e40:	095b      	lsrs	r3, r3, #5
 8002e42:	2264      	movs	r2, #100	; 0x64
 8002e44:	fb02 f303 	mul.w	r3, r2, r3
 8002e48:	1aeb      	subs	r3, r5, r3
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	3332      	adds	r3, #50	; 0x32
 8002e4e:	4a07      	ldr	r2, [pc, #28]	; (8002e6c <UART_SetConfig+0x410>)
 8002e50:	fba2 2303 	umull	r2, r3, r2, r3
 8002e54:	095b      	lsrs	r3, r3, #5
 8002e56:	f003 020f 	and.w	r2, r3, #15
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4422      	add	r2, r4
 8002e60:	609a      	str	r2, [r3, #8]
}
 8002e62:	e7ff      	b.n	8002e64 <UART_SetConfig+0x408>
 8002e64:	bf00      	nop
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e6c:	51eb851f 	.word	0x51eb851f

08002e70 <SX1272BoardInit>:

/*
 * Radio driver functions implementation
 */
void SX1272BoardInit( LoRaBoardCallback_t *callbacks )
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
    LoRaBoardCallbacks =callbacks;
 8002e78:	4a04      	ldr	r2, [pc, #16]	; (8002e8c <SX1272BoardInit+0x1c>)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6013      	str	r3, [r2, #0]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	200001c4 	.word	0x200001c4

08002e90 <SX1272Init>:

uint32_t SX1272Init( RadioEvents_t *events )
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 8002e98:	4a2a      	ldr	r2, [pc, #168]	; (8002f44 <SX1272Init+0xb4>)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6013      	str	r3, [r2, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 8002e9e:	492a      	ldr	r1, [pc, #168]	; (8002f48 <SX1272Init+0xb8>)
 8002ea0:	482a      	ldr	r0, [pc, #168]	; (8002f4c <SX1272Init+0xbc>)
 8002ea2:	f001 fff7 	bl	8004e94 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1272OnTimeoutIrq );
 8002ea6:	4928      	ldr	r1, [pc, #160]	; (8002f48 <SX1272Init+0xb8>)
 8002ea8:	4829      	ldr	r0, [pc, #164]	; (8002f50 <SX1272Init+0xc0>)
 8002eaa:	f001 fff3 	bl	8004e94 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1272OnTimeoutIrq );
 8002eae:	4926      	ldr	r1, [pc, #152]	; (8002f48 <SX1272Init+0xb8>)
 8002eb0:	4828      	ldr	r0, [pc, #160]	; (8002f54 <SX1272Init+0xc4>)
 8002eb2:	f001 ffef 	bl	8004e94 <TimerInit>

    LoRaBoardCallbacks->SX1272BoardSetXO( SET );
 8002eb6:	4b28      	ldr	r3, [pc, #160]	; (8002f58 <SX1272Init+0xc8>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	4798      	blx	r3

    SX1272Reset( );
 8002ec0:	f001 f966 	bl	8004190 <SX1272Reset>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	f001 f993 	bl	80041f0 <SX1272SetOpMode>

    LoRaBoardCallbacks->SX1272BoardIoIrqInit( DioIrq );
 8002eca:	4b23      	ldr	r3, [pc, #140]	; (8002f58 <SX1272Init+0xc8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	4822      	ldr	r0, [pc, #136]	; (8002f5c <SX1272Init+0xcc>)
 8002ed2:	4798      	blx	r3

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	73fb      	strb	r3, [r7, #15]
 8002ed8:	e020      	b.n	8002f1c <SX1272Init+0x8c>
    {
        SX1272SetModem( RadioRegsInit[i].Modem );
 8002eda:	7bfa      	ldrb	r2, [r7, #15]
 8002edc:	4920      	ldr	r1, [pc, #128]	; (8002f60 <SX1272Init+0xd0>)
 8002ede:	4613      	mov	r3, r2
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	4413      	add	r3, r2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f001 f9b7 	bl	800425c <SX1272SetModem>
        SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8002eee:	7bfa      	ldrb	r2, [r7, #15]
 8002ef0:	491b      	ldr	r1, [pc, #108]	; (8002f60 <SX1272Init+0xd0>)
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4413      	add	r3, r2
 8002ef8:	440b      	add	r3, r1
 8002efa:	3301      	adds	r3, #1
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	b298      	uxth	r0, r3
 8002f00:	7bfa      	ldrb	r2, [r7, #15]
 8002f02:	4917      	ldr	r1, [pc, #92]	; (8002f60 <SX1272Init+0xd0>)
 8002f04:	4613      	mov	r3, r2
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4413      	add	r3, r2
 8002f0a:	440b      	add	r3, r1
 8002f0c:	3302      	adds	r3, #2
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	4619      	mov	r1, r3
 8002f12:	f001 f9f7 	bl	8004304 <SX1272Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	73fb      	strb	r3, [r7, #15]
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	2b10      	cmp	r3, #16
 8002f20:	d9db      	bls.n	8002eda <SX1272Init+0x4a>
    }

    SX1272SetModem( MODEM_FSK );
 8002f22:	2000      	movs	r0, #0
 8002f24:	f001 f99a 	bl	800425c <SX1272SetModem>

    SX1272.Settings.State = RF_IDLE;
 8002f28:	4b0e      	ldr	r3, [pc, #56]	; (8002f64 <SX1272Init+0xd4>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	711a      	strb	r2, [r3, #4]

    return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <SX1272Init+0xc8>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	4798      	blx	r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	3302      	adds	r3, #2
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	200000c0 	.word	0x200000c0
 8002f48:	080044f1 	.word	0x080044f1
 8002f4c:	200004b0 	.word	0x200004b0
 8002f50:	200004e0 	.word	0x200004e0
 8002f54:	200004c8 	.word	0x200004c8
 8002f58:	200001c4 	.word	0x200001c4
 8002f5c:	20000008 	.word	0x20000008
 8002f60:	08007668 	.word	0x08007668
 8002f64:	20000448 	.word	0x20000448

08002f68 <SX1272GetStatus>:

RadioState_t SX1272GetStatus( void )
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
    return SX1272.Settings.State;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	; (8002f7c <SX1272GetStatus+0x14>)
 8002f6e:	791b      	ldrb	r3, [r3, #4]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20000448 	.word	0x20000448

08002f80 <SX1272SetChannel>:

void SX1272SetChannel( uint32_t freq )
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
    uint32_t channel;

    SX1272.Settings.Channel = freq;
 8002f88:	4a1a      	ldr	r2, [pc, #104]	; (8002ff4 <SX1272SetChannel+0x74>)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6093      	str	r3, [r2, #8]

    SX_FREQ_TO_CHANNEL( channel, freq );
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a19      	ldr	r2, [pc, #100]	; (8002ff8 <SX1272SetChannel+0x78>)
 8002f92:	fba2 2303 	umull	r2, r3, r2, r3
 8002f96:	0b1b      	lsrs	r3, r3, #12
 8002f98:	617b      	str	r3, [r7, #20]
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	f643 5209 	movw	r2, #15625	; 0x3d09
 8002fa0:	fb02 f303 	mul.w	r3, r2, r3
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	613b      	str	r3, [r7, #16]
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	021a      	lsls	r2, r3, #8
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	021b      	lsls	r3, r3, #8
 8002fb2:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8002fb6:	3304      	adds	r3, #4
 8002fb8:	490f      	ldr	r1, [pc, #60]	; (8002ff8 <SX1272SetChannel+0x78>)
 8002fba:	fba1 1303 	umull	r1, r3, r1, r3
 8002fbe:	0b1b      	lsrs	r3, r3, #12
 8002fc0:	4413      	add	r3, r2
 8002fc2:	60fb      	str	r3, [r7, #12]

    SX1272Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	0c1b      	lsrs	r3, r3, #16
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	4619      	mov	r1, r3
 8002fcc:	2006      	movs	r0, #6
 8002fce:	f001 f999 	bl	8004304 <SX1272Write>
    SX1272Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	0a1b      	lsrs	r3, r3, #8
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	4619      	mov	r1, r3
 8002fda:	2007      	movs	r0, #7
 8002fdc:	f001 f992 	bl	8004304 <SX1272Write>
    SX1272Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	2008      	movs	r0, #8
 8002fe8:	f001 f98c 	bl	8004304 <SX1272Write>
}
 8002fec:	bf00      	nop
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	20000448 	.word	0x20000448
 8002ff8:	431bde83 	.word	0x431bde83

08002ffc <SX1272IsChannelFree>:

bool SX1272IsChannelFree( RadioModems_t modem, uint32_t freq, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	60b9      	str	r1, [r7, #8]
 8003004:	607b      	str	r3, [r7, #4]
 8003006:	4603      	mov	r3, r0
 8003008:	73fb      	strb	r3, [r7, #15]
 800300a:	4613      	mov	r3, r2
 800300c:	81bb      	strh	r3, [r7, #12]
    bool status = true;
 800300e:	2301      	movs	r3, #1
 8003010:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8003012:	2300      	movs	r3, #0
 8003014:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8003016:	2300      	movs	r3, #0
 8003018:	613b      	str	r3, [r7, #16]

    if( SX1272GetStatus( ) != RF_IDLE )
 800301a:	f7ff ffa5 	bl	8002f68 <SX1272GetStatus>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <SX1272IsChannelFree+0x2c>
    {
        return false;
 8003024:	2300      	movs	r3, #0
 8003026:	e029      	b.n	800307c <SX1272IsChannelFree+0x80>
    }

    SX1272SetModem( modem );
 8003028:	7bfb      	ldrb	r3, [r7, #15]
 800302a:	4618      	mov	r0, r3
 800302c:	f001 f916 	bl	800425c <SX1272SetModem>

    SX1272SetChannel( freq );
 8003030:	68b8      	ldr	r0, [r7, #8]
 8003032:	f7ff ffa5 	bl	8002f80 <SX1272SetChannel>

    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8003036:	2005      	movs	r0, #5
 8003038:	f001 f8da 	bl	80041f0 <SX1272SetOpMode>

    DelayMs( 1 );
 800303c:	2001      	movs	r0, #1
 800303e:	f001 fec5 	bl	8004dcc <DelayMs>

    carrierSenseTime = TimerGetCurrentTime( );
 8003042:	f002 f832 	bl	80050aa <TimerGetCurrentTime>
 8003046:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8003048:	e00e      	b.n	8003068 <SX1272IsChannelFree+0x6c>
    {
        rssi = SX1272ReadRssi( modem );
 800304a:	7bfb      	ldrb	r3, [r7, #15]
 800304c:	4618      	mov	r0, r3
 800304e:	f001 f873 	bl	8004138 <SX1272ReadRssi>
 8003052:	4603      	mov	r3, r0
 8003054:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8003056:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800305a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800305e:	429a      	cmp	r2, r3
 8003060:	dd02      	ble.n	8003068 <SX1272IsChannelFree+0x6c>
        {
            status = false;
 8003062:	2300      	movs	r3, #0
 8003064:	75fb      	strb	r3, [r7, #23]
            break;
 8003066:	e006      	b.n	8003076 <SX1272IsChannelFree+0x7a>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8003068:	6938      	ldr	r0, [r7, #16]
 800306a:	f002 f82c 	bl	80050c6 <TimerGetElapsedTime>
 800306e:	4602      	mov	r2, r0
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4293      	cmp	r3, r2
 8003074:	d8e9      	bhi.n	800304a <SX1272IsChannelFree+0x4e>
        }
    }
    SX1272SetSleep( );
 8003076:	f000 fe57 	bl	8003d28 <SX1272SetSleep>
    return status;
 800307a:	7dfb      	ldrb	r3, [r7, #23]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3718      	adds	r7, #24
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <SX1272Random>:

uint32_t SX1272Random( void )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 800308a:	2300      	movs	r3, #0
 800308c:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1272SetModem( MODEM_LORA );
 800308e:	2001      	movs	r0, #1
 8003090:	f001 f8e4 	bl	800425c <SX1272SetModem>

    // Disable LoRa modem interrupts
    SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003094:	21ff      	movs	r1, #255	; 0xff
 8003096:	2011      	movs	r0, #17
 8003098:	f001 f934 	bl	8004304 <SX1272Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 800309c:	2005      	movs	r0, #5
 800309e:	f001 f8a7 	bl	80041f0 <SX1272SetOpMode>

    for( i = 0; i < 32; i++ )
 80030a2:	2300      	movs	r3, #0
 80030a4:	71fb      	strb	r3, [r7, #7]
 80030a6:	e011      	b.n	80030cc <SX1272Random+0x48>
    {
        DelayMs( 1 );
 80030a8:	2001      	movs	r0, #1
 80030aa:	f001 fe8f 	bl	8004dcc <DelayMs>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1272Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80030ae:	202c      	movs	r0, #44	; 0x2c
 80030b0:	f001 f93a 	bl	8004328 <SX1272Read>
 80030b4:	4603      	mov	r3, r0
 80030b6:	f003 0201 	and.w	r2, r3, #1
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	3301      	adds	r3, #1
 80030ca:	71fb      	strb	r3, [r7, #7]
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	2b1f      	cmp	r3, #31
 80030d0:	d9ea      	bls.n	80030a8 <SX1272Random+0x24>
    }

    SX1272SetSleep( );
 80030d2:	f000 fe29 	bl	8003d28 <SX1272SetSleep>

    return rnd;
 80030d6:	683b      	ldr	r3, [r7, #0]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80030e8:	2300      	movs	r3, #0
 80030ea:	73fb      	strb	r3, [r7, #15]
 80030ec:	e017      	b.n	800311e <GetFskBandwidthRegValue+0x3e>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 80030ee:	7bfb      	ldrb	r3, [r7, #15]
 80030f0:	4a10      	ldr	r2, [pc, #64]	; (8003134 <GetFskBandwidthRegValue+0x54>)
 80030f2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d30d      	bcc.n	8003118 <GetFskBandwidthRegValue+0x38>
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
 80030fe:	3301      	adds	r3, #1
 8003100:	4a0c      	ldr	r2, [pc, #48]	; (8003134 <GetFskBandwidthRegValue+0x54>)
 8003102:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	429a      	cmp	r2, r3
 800310a:	d205      	bcs.n	8003118 <GetFskBandwidthRegValue+0x38>
        {
            return FskBandwidths[i].RegValue;
 800310c:	7bfb      	ldrb	r3, [r7, #15]
 800310e:	4a09      	ldr	r2, [pc, #36]	; (8003134 <GetFskBandwidthRegValue+0x54>)
 8003110:	00db      	lsls	r3, r3, #3
 8003112:	4413      	add	r3, r2
 8003114:	791b      	ldrb	r3, [r3, #4]
 8003116:	e006      	b.n	8003126 <GetFskBandwidthRegValue+0x46>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	3301      	adds	r3, #1
 800311c:	73fb      	strb	r3, [r7, #15]
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	2b14      	cmp	r3, #20
 8003122:	d9e4      	bls.n	80030ee <GetFskBandwidthRegValue+0xe>
        }
    }
    // ERROR: Value not found
    while( 1 );
 8003124:	e7fe      	b.n	8003124 <GetFskBandwidthRegValue+0x44>
}
 8003126:	4618      	mov	r0, r3
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	0800769c 	.word	0x0800769c

08003138 <SX1272SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 8003138:	b5b0      	push	{r4, r5, r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	461a      	mov	r2, r3
 8003144:	4603      	mov	r3, r0
 8003146:	73fb      	strb	r3, [r7, #15]
 8003148:	4613      	mov	r3, r2
 800314a:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 800314c:	7bfb      	ldrb	r3, [r7, #15]
 800314e:	4618      	mov	r0, r3
 8003150:	f001 f884 	bl	800425c <SX1272SetModem>

    switch( modem )
 8003154:	7bfb      	ldrb	r3, [r7, #15]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <SX1272SetRxConfig+0x2a>
 800315a:	2b01      	cmp	r3, #1
 800315c:	f000 80cf 	beq.w	80032fe <SX1272SetRxConfig+0x1c6>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8003160:	e1cb      	b.n	80034fa <SX1272SetRxConfig+0x3c2>
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 8003162:	4a91      	ldr	r2, [pc, #580]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	6153      	str	r3, [r2, #20]
            SX1272.Settings.Fsk.Datarate = datarate;
 8003168:	4a8f      	ldr	r2, [pc, #572]	; (80033a8 <SX1272SetRxConfig+0x270>)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	61d3      	str	r3, [r2, #28]
            SX1272.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 800316e:	4a8e      	ldr	r2, [pc, #568]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	6193      	str	r3, [r2, #24]
            SX1272.Settings.Fsk.FixLen = fixLen;
 8003174:	4a8c      	ldr	r2, [pc, #560]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003176:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800317a:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
            SX1272.Settings.Fsk.PayloadLen = payloadLen;
 800317e:	4a8a      	ldr	r2, [pc, #552]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003180:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003184:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
            SX1272.Settings.Fsk.CrcOn = crcOn;
 8003188:	4a87      	ldr	r2, [pc, #540]	; (80033a8 <SX1272SetRxConfig+0x270>)
 800318a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800318e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 8003192:	4a85      	ldr	r2, [pc, #532]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003194:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003198:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
            SX1272.Settings.Fsk.RxContinuous = rxContinuous;
 800319c:	4a82      	ldr	r2, [pc, #520]	; (80033a8 <SX1272SetRxConfig+0x270>)
 800319e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80031a2:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 80031a6:	4a80      	ldr	r2, [pc, #512]	; (80033a8 <SX1272SetRxConfig+0x270>)
 80031a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031aa:	8413      	strh	r3, [r2, #32]
            SX1272.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 80031ac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7fd f9b8 	bl	8000524 <__aeabi_i2d>
 80031b4:	4604      	mov	r4, r0
 80031b6:	460d      	mov	r5, r1
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f7fd f9a3 	bl	8000504 <__aeabi_ui2d>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	f04f 0000 	mov.w	r0, #0
 80031c6:	4979      	ldr	r1, [pc, #484]	; (80033ac <SX1272SetRxConfig+0x274>)
 80031c8:	f7fd fb40 	bl	800084c <__aeabi_ddiv>
 80031cc:	4602      	mov	r2, r0
 80031ce:	460b      	mov	r3, r1
 80031d0:	4610      	mov	r0, r2
 80031d2:	4619      	mov	r1, r3
 80031d4:	f04f 0200 	mov.w	r2, #0
 80031d8:	4b75      	ldr	r3, [pc, #468]	; (80033b0 <SX1272SetRxConfig+0x278>)
 80031da:	f7fd fa0d 	bl	80005f8 <__aeabi_dmul>
 80031de:	4602      	mov	r2, r0
 80031e0:	460b      	mov	r3, r1
 80031e2:	4620      	mov	r0, r4
 80031e4:	4629      	mov	r1, r5
 80031e6:	f7fd fa07 	bl	80005f8 <__aeabi_dmul>
 80031ea:	4603      	mov	r3, r0
 80031ec:	460c      	mov	r4, r1
 80031ee:	4618      	mov	r0, r3
 80031f0:	4621      	mov	r1, r4
 80031f2:	f04f 0200 	mov.w	r2, #0
 80031f6:	4b6f      	ldr	r3, [pc, #444]	; (80033b4 <SX1272SetRxConfig+0x27c>)
 80031f8:	f7fd f9fe 	bl	80005f8 <__aeabi_dmul>
 80031fc:	4603      	mov	r3, r0
 80031fe:	460c      	mov	r4, r1
 8003200:	4618      	mov	r0, r3
 8003202:	4621      	mov	r1, r4
 8003204:	f7fd fc92 	bl	8000b2c <__aeabi_d2uiz>
 8003208:	4602      	mov	r2, r0
 800320a:	4b67      	ldr	r3, [pc, #412]	; (80033a8 <SX1272SetRxConfig+0x270>)
 800320c:	62da      	str	r2, [r3, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7fd f978 	bl	8000504 <__aeabi_ui2d>
 8003214:	4603      	mov	r3, r0
 8003216:	460c      	mov	r4, r1
 8003218:	461a      	mov	r2, r3
 800321a:	4623      	mov	r3, r4
 800321c:	a160      	add	r1, pc, #384	; (adr r1, 80033a0 <SX1272SetRxConfig+0x268>)
 800321e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003222:	f7fd fb13 	bl	800084c <__aeabi_ddiv>
 8003226:	4603      	mov	r3, r0
 8003228:	460c      	mov	r4, r1
 800322a:	4618      	mov	r0, r3
 800322c:	4621      	mov	r1, r4
 800322e:	f7fd fc7d 	bl	8000b2c <__aeabi_d2uiz>
 8003232:	4603      	mov	r3, r0
 8003234:	b29b      	uxth	r3, r3
 8003236:	607b      	str	r3, [r7, #4]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	0a1b      	lsrs	r3, r3, #8
 800323c:	b2db      	uxtb	r3, r3
 800323e:	4619      	mov	r1, r3
 8003240:	2002      	movs	r0, #2
 8003242:	f001 f85f 	bl	8004304 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	4619      	mov	r1, r3
 800324c:	2003      	movs	r0, #3
 800324e:	f001 f859 	bl	8004304 <SX1272Write>
            SX1272Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8003252:	68b8      	ldr	r0, [r7, #8]
 8003254:	f7ff ff44 	bl	80030e0 <GetFskBandwidthRegValue>
 8003258:	4603      	mov	r3, r0
 800325a:	4619      	mov	r1, r3
 800325c:	2012      	movs	r0, #18
 800325e:	f001 f851 	bl	8004304 <SX1272Write>
            SX1272Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8003262:	6a38      	ldr	r0, [r7, #32]
 8003264:	f7ff ff3c 	bl	80030e0 <GetFskBandwidthRegValue>
 8003268:	4603      	mov	r3, r0
 800326a:	4619      	mov	r1, r3
 800326c:	2013      	movs	r0, #19
 800326e:	f001 f849 	bl	8004304 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8003272:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003274:	0a1b      	lsrs	r3, r3, #8
 8003276:	b29b      	uxth	r3, r3
 8003278:	b2db      	uxtb	r3, r3
 800327a:	4619      	mov	r1, r3
 800327c:	2025      	movs	r0, #37	; 0x25
 800327e:	f001 f841 	bl	8004304 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8003282:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003284:	b2db      	uxtb	r3, r3
 8003286:	4619      	mov	r1, r3
 8003288:	2026      	movs	r0, #38	; 0x26
 800328a:	f001 f83b 	bl	8004304 <SX1272Write>
            if( fixLen == 1 )
 800328e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003292:	2b00      	cmp	r3, #0
 8003294:	d006      	beq.n	80032a4 <SX1272SetRxConfig+0x16c>
                SX1272Write( REG_PAYLOADLENGTH, payloadLen );
 8003296:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800329a:	4619      	mov	r1, r3
 800329c:	2032      	movs	r0, #50	; 0x32
 800329e:	f001 f831 	bl	8004304 <SX1272Write>
 80032a2:	e003      	b.n	80032ac <SX1272SetRxConfig+0x174>
                SX1272Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80032a4:	21ff      	movs	r1, #255	; 0xff
 80032a6:	2032      	movs	r0, #50	; 0x32
 80032a8:	f001 f82c 	bl	8004304 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 80032ac:	2030      	movs	r0, #48	; 0x30
 80032ae:	f001 f83b 	bl	8004328 <SX1272Read>
 80032b2:	4603      	mov	r3, r0
 80032b4:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 80032b6:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 80032ba:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80032bc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80032c0:	2a00      	cmp	r2, #0
 80032c2:	d001      	beq.n	80032c8 <SX1272SetRxConfig+0x190>
 80032c4:	2200      	movs	r2, #0
 80032c6:	e001      	b.n	80032cc <SX1272SetRxConfig+0x194>
 80032c8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 80032cc:	4313      	orrs	r3, r2
 80032ce:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 80032d0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80032d4:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 80032d6:	b25b      	sxtb	r3, r3
 80032d8:	4313      	orrs	r3, r2
 80032da:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	4619      	mov	r1, r3
 80032e0:	2030      	movs	r0, #48	; 0x30
 80032e2:	f001 f80f 	bl	8004304 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 80032e6:	2031      	movs	r0, #49	; 0x31
 80032e8:	f001 f81e 	bl	8004328 <SX1272Read>
 80032ec:	4603      	mov	r3, r0
 80032ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	4619      	mov	r1, r3
 80032f6:	2031      	movs	r0, #49	; 0x31
 80032f8:	f001 f804 	bl	8004304 <SX1272Write>
        break;
 80032fc:	e0fd      	b.n	80034fa <SX1272SetRxConfig+0x3c2>
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 80032fe:	4a2a      	ldr	r2, [pc, #168]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	6453      	str	r3, [r2, #68]	; 0x44
            SX1272.Settings.LoRa.Datarate = datarate;
 8003304:	4a28      	ldr	r2, [pc, #160]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6493      	str	r3, [r2, #72]	; 0x48
            SX1272.Settings.LoRa.Coderate = coderate;
 800330a:	4a27      	ldr	r2, [pc, #156]	; (80033a8 <SX1272SetRxConfig+0x270>)
 800330c:	7bbb      	ldrb	r3, [r7, #14]
 800330e:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8003312:	4a25      	ldr	r2, [pc, #148]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003314:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003316:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
            SX1272.Settings.LoRa.FixLen = fixLen;
 800331a:	4a23      	ldr	r2, [pc, #140]	; (80033a8 <SX1272SetRxConfig+0x270>)
 800331c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003320:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SX1272.Settings.LoRa.PayloadLen = payloadLen;
 8003324:	4a20      	ldr	r2, [pc, #128]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003326:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800332a:	f882 3051 	strb.w	r3, [r2, #81]	; 0x51
            SX1272.Settings.LoRa.CrcOn = crcOn;
 800332e:	4a1e      	ldr	r2, [pc, #120]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003330:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003334:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8003338:	4a1b      	ldr	r2, [pc, #108]	; (80033a8 <SX1272SetRxConfig+0x270>)
 800333a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800333e:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 8003342:	4a19      	ldr	r2, [pc, #100]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003344:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003348:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 800334c:	4a16      	ldr	r2, [pc, #88]	; (80033a8 <SX1272SetRxConfig+0x270>)
 800334e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003352:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
            SX1272.Settings.LoRa.RxContinuous = rxContinuous;
 8003356:	4a14      	ldr	r2, [pc, #80]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003358:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800335c:	f882 3056 	strb.w	r3, [r2, #86]	; 0x56
            if( datarate > 12 )
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b0c      	cmp	r3, #12
 8003364:	d902      	bls.n	800336c <SX1272SetRxConfig+0x234>
                datarate = 12;
 8003366:	230c      	movs	r3, #12
 8003368:	607b      	str	r3, [r7, #4]
 800336a:	e004      	b.n	8003376 <SX1272SetRxConfig+0x23e>
            else if( datarate < 6 )
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2b05      	cmp	r3, #5
 8003370:	d801      	bhi.n	8003376 <SX1272SetRxConfig+0x23e>
                datarate = 6;
 8003372:	2306      	movs	r3, #6
 8003374:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <SX1272SetRxConfig+0x250>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b0b      	cmp	r3, #11
 8003380:	d008      	beq.n	8003394 <SX1272SetRxConfig+0x25c>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b0c      	cmp	r3, #12
 8003386:	d005      	beq.n	8003394 <SX1272SetRxConfig+0x25c>
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d114      	bne.n	80033b8 <SX1272SetRxConfig+0x280>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b0c      	cmp	r3, #12
 8003392:	d111      	bne.n	80033b8 <SX1272SetRxConfig+0x280>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8003394:	4b04      	ldr	r3, [pc, #16]	; (80033a8 <SX1272SetRxConfig+0x270>)
 8003396:	2201      	movs	r2, #1
 8003398:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800339c:	e010      	b.n	80033c0 <SX1272SetRxConfig+0x288>
 800339e:	bf00      	nop
 80033a0:	00000000 	.word	0x00000000
 80033a4:	417e8480 	.word	0x417e8480
 80033a8:	20000448 	.word	0x20000448
 80033ac:	3ff00000 	.word	0x3ff00000
 80033b0:	40200000 	.word	0x40200000
 80033b4:	408f4000 	.word	0x408f4000
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 80033b8:	4b52      	ldr	r3, [pc, #328]	; (8003504 <SX1272SetRxConfig+0x3cc>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 80033c0:	201d      	movs	r0, #29
 80033c2:	f000 ffb1 	bl	8004328 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	019b      	lsls	r3, r3, #6
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	7bbb      	ldrb	r3, [r7, #14]
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	4313      	orrs	r3, r2
 80033d6:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80033d8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 80033e0:	4313      	orrs	r3, r2
 80033e2:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80033e4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	4313      	orrs	r3, r2
 80033ee:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 80033f0:	4a44      	ldr	r2, [pc, #272]	; (8003504 <SX1272SetRxConfig+0x3cc>)
 80033f2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80033f6:	4313      	orrs	r3, r2
 80033f8:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 80033fa:	4619      	mov	r1, r3
 80033fc:	201d      	movs	r0, #29
 80033fe:	f000 ff81 	bl	8004304 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8003402:	201e      	movs	r0, #30
 8003404:	f000 ff90 	bl	8004328 <SX1272Read>
 8003408:	4603      	mov	r3, r0
                           RFLR_MODEMCONFIG2_SF_MASK &
 800340a:	f003 030c 	and.w	r3, r3, #12
 800340e:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) |
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	b2db      	uxtb	r3, r3
 8003414:	011b      	lsls	r3, r3, #4
 8003416:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8003418:	4313      	orrs	r3, r2
 800341a:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 800341c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800341e:	0a1b      	lsrs	r3, r3, #8
 8003420:	b29b      	uxth	r3, r3
 8003422:	b2db      	uxtb	r3, r3
 8003424:	f003 0303 	and.w	r3, r3, #3
 8003428:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 800342a:	4313      	orrs	r3, r2
 800342c:	b2db      	uxtb	r3, r3
 800342e:	4619      	mov	r1, r3
 8003430:	201e      	movs	r0, #30
 8003432:	f000 ff67 	bl	8004304 <SX1272Write>
            SX1272Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8003436:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003438:	b2db      	uxtb	r3, r3
 800343a:	4619      	mov	r1, r3
 800343c:	201f      	movs	r0, #31
 800343e:	f000 ff61 	bl	8004304 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8003442:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003444:	0a1b      	lsrs	r3, r3, #8
 8003446:	b29b      	uxth	r3, r3
 8003448:	b2db      	uxtb	r3, r3
 800344a:	4619      	mov	r1, r3
 800344c:	2020      	movs	r0, #32
 800344e:	f000 ff59 	bl	8004304 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8003452:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003454:	b2db      	uxtb	r3, r3
 8003456:	4619      	mov	r1, r3
 8003458:	2021      	movs	r0, #33	; 0x21
 800345a:	f000 ff53 	bl	8004304 <SX1272Write>
            if( fixLen == 1 )
 800345e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003462:	2b00      	cmp	r3, #0
 8003464:	d005      	beq.n	8003472 <SX1272SetRxConfig+0x33a>
                SX1272Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8003466:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800346a:	4619      	mov	r1, r3
 800346c:	2022      	movs	r0, #34	; 0x22
 800346e:	f000 ff49 	bl	8004304 <SX1272Write>
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8003472:	4b24      	ldr	r3, [pc, #144]	; (8003504 <SX1272SetRxConfig+0x3cc>)
 8003474:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8003478:	2b00      	cmp	r3, #0
 800347a:	d011      	beq.n	80034a0 <SX1272SetRxConfig+0x368>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 800347c:	204b      	movs	r0, #75	; 0x4b
 800347e:	f000 ff53 	bl	8004328 <SX1272Read>
 8003482:	4603      	mov	r3, r0
 8003484:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003488:	b2db      	uxtb	r3, r3
 800348a:	4619      	mov	r1, r3
 800348c:	204b      	movs	r0, #75	; 0x4b
 800348e:	f000 ff39 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8003492:	4b1c      	ldr	r3, [pc, #112]	; (8003504 <SX1272SetRxConfig+0x3cc>)
 8003494:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003498:	4619      	mov	r1, r3
 800349a:	2024      	movs	r0, #36	; 0x24
 800349c:	f000 ff32 	bl	8004304 <SX1272Write>
            if( datarate == 6 )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b06      	cmp	r3, #6
 80034a4:	d114      	bne.n	80034d0 <SX1272SetRxConfig+0x398>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80034a6:	2031      	movs	r0, #49	; 0x31
 80034a8:	f000 ff3e 	bl	8004328 <SX1272Read>
 80034ac:	4603      	mov	r3, r0
 80034ae:	b25b      	sxtb	r3, r3
 80034b0:	f023 0307 	bic.w	r3, r3, #7
 80034b4:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80034b6:	f043 0305 	orr.w	r3, r3, #5
 80034ba:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	4619      	mov	r1, r3
 80034c0:	2031      	movs	r0, #49	; 0x31
 80034c2:	f000 ff1f 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 80034c6:	210c      	movs	r1, #12
 80034c8:	2037      	movs	r0, #55	; 0x37
 80034ca:	f000 ff1b 	bl	8004304 <SX1272Write>
        break;
 80034ce:	e013      	b.n	80034f8 <SX1272SetRxConfig+0x3c0>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80034d0:	2031      	movs	r0, #49	; 0x31
 80034d2:	f000 ff29 	bl	8004328 <SX1272Read>
 80034d6:	4603      	mov	r3, r0
 80034d8:	b25b      	sxtb	r3, r3
 80034da:	f023 0307 	bic.w	r3, r3, #7
 80034de:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80034e0:	f043 0303 	orr.w	r3, r3, #3
 80034e4:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	4619      	mov	r1, r3
 80034ea:	2031      	movs	r0, #49	; 0x31
 80034ec:	f000 ff0a 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 80034f0:	210a      	movs	r1, #10
 80034f2:	2037      	movs	r0, #55	; 0x37
 80034f4:	f000 ff06 	bl	8004304 <SX1272Write>
        break;
 80034f8:	bf00      	nop
}
 80034fa:	bf00      	nop
 80034fc:	3710      	adds	r7, #16
 80034fe:	46bd      	mov	sp, r7
 8003500:	bdb0      	pop	{r4, r5, r7, pc}
 8003502:	bf00      	nop
 8003504:	20000448 	.word	0x20000448

08003508 <SX1272SetTxConfig>:
void SX1272SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8003508:	b590      	push	{r4, r7, lr}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	60ba      	str	r2, [r7, #8]
 8003510:	607b      	str	r3, [r7, #4]
 8003512:	4603      	mov	r3, r0
 8003514:	73fb      	strb	r3, [r7, #15]
 8003516:	460b      	mov	r3, r1
 8003518:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 800351a:	7bfb      	ldrb	r3, [r7, #15]
 800351c:	4618      	mov	r0, r3
 800351e:	f000 fe9d 	bl	800425c <SX1272SetModem>

    LoRaBoardCallbacks->SX1272BoardSetRfTxPower( power );
 8003522:	4bb9      	ldr	r3, [pc, #740]	; (8003808 <SX1272SetTxConfig+0x300>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800352c:	4610      	mov	r0, r2
 800352e:	4798      	blx	r3

    switch( modem )
 8003530:	7bfb      	ldrb	r3, [r7, #15]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <SX1272SetTxConfig+0x36>
 8003536:	2b01      	cmp	r3, #1
 8003538:	f000 8099 	beq.w	800366e <SX1272SetTxConfig+0x166>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 800353c:	e17d      	b.n	800383a <SX1272SetTxConfig+0x332>
            SX1272.Settings.Fsk.Power = power;
 800353e:	4ab3      	ldr	r2, [pc, #716]	; (800380c <SX1272SetTxConfig+0x304>)
 8003540:	7bbb      	ldrb	r3, [r7, #14]
 8003542:	7313      	strb	r3, [r2, #12]
            SX1272.Settings.Fsk.Fdev = fdev;
 8003544:	4ab1      	ldr	r2, [pc, #708]	; (800380c <SX1272SetTxConfig+0x304>)
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	6113      	str	r3, [r2, #16]
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 800354a:	4ab0      	ldr	r2, [pc, #704]	; (800380c <SX1272SetTxConfig+0x304>)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6153      	str	r3, [r2, #20]
            SX1272.Settings.Fsk.Datarate = datarate;
 8003550:	4aae      	ldr	r2, [pc, #696]	; (800380c <SX1272SetTxConfig+0x304>)
 8003552:	6a3b      	ldr	r3, [r7, #32]
 8003554:	61d3      	str	r3, [r2, #28]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8003556:	4aad      	ldr	r2, [pc, #692]	; (800380c <SX1272SetTxConfig+0x304>)
 8003558:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800355a:	8413      	strh	r3, [r2, #32]
            SX1272.Settings.Fsk.FixLen = fixLen;
 800355c:	4aab      	ldr	r2, [pc, #684]	; (800380c <SX1272SetTxConfig+0x304>)
 800355e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003562:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
            SX1272.Settings.Fsk.CrcOn = crcOn;
 8003566:	4aa9      	ldr	r2, [pc, #676]	; (800380c <SX1272SetTxConfig+0x304>)
 8003568:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800356c:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 8003570:	4aa6      	ldr	r2, [pc, #664]	; (800380c <SX1272SetTxConfig+0x304>)
 8003572:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003576:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
            SX1272.Settings.Fsk.TxTimeout = timeout;
 800357a:	4aa4      	ldr	r2, [pc, #656]	; (800380c <SX1272SetTxConfig+0x304>)
 800357c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800357e:	6293      	str	r3, [r2, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8003580:	68b8      	ldr	r0, [r7, #8]
 8003582:	f7fc ffbf 	bl	8000504 <__aeabi_ui2d>
 8003586:	a39c      	add	r3, pc, #624	; (adr r3, 80037f8 <SX1272SetTxConfig+0x2f0>)
 8003588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358c:	f7fd f95e 	bl	800084c <__aeabi_ddiv>
 8003590:	4603      	mov	r3, r0
 8003592:	460c      	mov	r4, r1
 8003594:	4618      	mov	r0, r3
 8003596:	4621      	mov	r1, r4
 8003598:	f7fd fac8 	bl	8000b2c <__aeabi_d2uiz>
 800359c:	4603      	mov	r3, r0
 800359e:	b29b      	uxth	r3, r3
 80035a0:	60bb      	str	r3, [r7, #8]
            SX1272Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	0a1b      	lsrs	r3, r3, #8
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	4619      	mov	r1, r3
 80035aa:	2004      	movs	r0, #4
 80035ac:	f000 feaa 	bl	8004304 <SX1272Write>
            SX1272Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	4619      	mov	r1, r3
 80035b6:	2005      	movs	r0, #5
 80035b8:	f000 fea4 	bl	8004304 <SX1272Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 80035bc:	6a38      	ldr	r0, [r7, #32]
 80035be:	f7fc ffa1 	bl	8000504 <__aeabi_ui2d>
 80035c2:	4603      	mov	r3, r0
 80035c4:	460c      	mov	r4, r1
 80035c6:	461a      	mov	r2, r3
 80035c8:	4623      	mov	r3, r4
 80035ca:	a18d      	add	r1, pc, #564	; (adr r1, 8003800 <SX1272SetTxConfig+0x2f8>)
 80035cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80035d0:	f7fd f93c 	bl	800084c <__aeabi_ddiv>
 80035d4:	4603      	mov	r3, r0
 80035d6:	460c      	mov	r4, r1
 80035d8:	4618      	mov	r0, r3
 80035da:	4621      	mov	r1, r4
 80035dc:	f7fd faa6 	bl	8000b2c <__aeabi_d2uiz>
 80035e0:	4603      	mov	r3, r0
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	623b      	str	r3, [r7, #32]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 80035e6:	6a3b      	ldr	r3, [r7, #32]
 80035e8:	0a1b      	lsrs	r3, r3, #8
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	4619      	mov	r1, r3
 80035ee:	2002      	movs	r0, #2
 80035f0:	f000 fe88 	bl	8004304 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 80035f4:	6a3b      	ldr	r3, [r7, #32]
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	4619      	mov	r1, r3
 80035fa:	2003      	movs	r0, #3
 80035fc:	f000 fe82 	bl	8004304 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8003600:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003602:	0a1b      	lsrs	r3, r3, #8
 8003604:	b29b      	uxth	r3, r3
 8003606:	b2db      	uxtb	r3, r3
 8003608:	4619      	mov	r1, r3
 800360a:	2025      	movs	r0, #37	; 0x25
 800360c:	f000 fe7a 	bl	8004304 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8003610:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003612:	b2db      	uxtb	r3, r3
 8003614:	4619      	mov	r1, r3
 8003616:	2026      	movs	r0, #38	; 0x26
 8003618:	f000 fe74 	bl	8004304 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 800361c:	2030      	movs	r0, #48	; 0x30
 800361e:	f000 fe83 	bl	8004328 <SX1272Read>
 8003622:	4603      	mov	r3, r0
 8003624:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8003626:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 800362a:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 800362c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8003630:	2a00      	cmp	r2, #0
 8003632:	d001      	beq.n	8003638 <SX1272SetTxConfig+0x130>
 8003634:	2200      	movs	r2, #0
 8003636:	e001      	b.n	800363c <SX1272SetTxConfig+0x134>
 8003638:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800363c:	4313      	orrs	r3, r2
 800363e:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8003640:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003644:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8003646:	b25b      	sxtb	r3, r3
 8003648:	4313      	orrs	r3, r2
 800364a:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 800364c:	b2db      	uxtb	r3, r3
 800364e:	4619      	mov	r1, r3
 8003650:	2030      	movs	r0, #48	; 0x30
 8003652:	f000 fe57 	bl	8004304 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8003656:	2031      	movs	r0, #49	; 0x31
 8003658:	f000 fe66 	bl	8004328 <SX1272Read>
 800365c:	4603      	mov	r3, r0
 800365e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003662:	b2db      	uxtb	r3, r3
 8003664:	4619      	mov	r1, r3
 8003666:	2031      	movs	r0, #49	; 0x31
 8003668:	f000 fe4c 	bl	8004304 <SX1272Write>
        break;
 800366c:	e0e5      	b.n	800383a <SX1272SetTxConfig+0x332>
            SX1272.Settings.LoRa.Power = power;
 800366e:	4a67      	ldr	r2, [pc, #412]	; (800380c <SX1272SetTxConfig+0x304>)
 8003670:	7bbb      	ldrb	r3, [r7, #14]
 8003672:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 8003676:	4a65      	ldr	r2, [pc, #404]	; (800380c <SX1272SetTxConfig+0x304>)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6453      	str	r3, [r2, #68]	; 0x44
            SX1272.Settings.LoRa.Datarate = datarate;
 800367c:	4a63      	ldr	r2, [pc, #396]	; (800380c <SX1272SetTxConfig+0x304>)
 800367e:	6a3b      	ldr	r3, [r7, #32]
 8003680:	6493      	str	r3, [r2, #72]	; 0x48
            SX1272.Settings.LoRa.Coderate = coderate;
 8003682:	4a62      	ldr	r2, [pc, #392]	; (800380c <SX1272SetTxConfig+0x304>)
 8003684:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003688:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 800368c:	4a5f      	ldr	r2, [pc, #380]	; (800380c <SX1272SetTxConfig+0x304>)
 800368e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003690:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
            SX1272.Settings.LoRa.FixLen = fixLen;
 8003694:	4a5d      	ldr	r2, [pc, #372]	; (800380c <SX1272SetTxConfig+0x304>)
 8003696:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800369a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 800369e:	4a5b      	ldr	r2, [pc, #364]	; (800380c <SX1272SetTxConfig+0x304>)
 80036a0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80036a4:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 80036a8:	4a58      	ldr	r2, [pc, #352]	; (800380c <SX1272SetTxConfig+0x304>)
 80036aa:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80036ae:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
            SX1272.Settings.LoRa.CrcOn = crcOn;
 80036b2:	4a56      	ldr	r2, [pc, #344]	; (800380c <SX1272SetTxConfig+0x304>)
 80036b4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80036b8:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 80036bc:	4a53      	ldr	r2, [pc, #332]	; (800380c <SX1272SetTxConfig+0x304>)
 80036be:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80036c2:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
            SX1272.Settings.LoRa.TxTimeout = timeout;
 80036c6:	4a51      	ldr	r2, [pc, #324]	; (800380c <SX1272SetTxConfig+0x304>)
 80036c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036ca:	6593      	str	r3, [r2, #88]	; 0x58
            if( datarate > 12 )
 80036cc:	6a3b      	ldr	r3, [r7, #32]
 80036ce:	2b0c      	cmp	r3, #12
 80036d0:	d902      	bls.n	80036d8 <SX1272SetTxConfig+0x1d0>
                datarate = 12;
 80036d2:	230c      	movs	r3, #12
 80036d4:	623b      	str	r3, [r7, #32]
 80036d6:	e004      	b.n	80036e2 <SX1272SetTxConfig+0x1da>
            else if( datarate < 6 )
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	2b05      	cmp	r3, #5
 80036dc:	d801      	bhi.n	80036e2 <SX1272SetTxConfig+0x1da>
                datarate = 6;
 80036de:	2306      	movs	r3, #6
 80036e0:	623b      	str	r3, [r7, #32]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d105      	bne.n	80036f4 <SX1272SetTxConfig+0x1ec>
 80036e8:	6a3b      	ldr	r3, [r7, #32]
 80036ea:	2b0b      	cmp	r3, #11
 80036ec:	d008      	beq.n	8003700 <SX1272SetTxConfig+0x1f8>
 80036ee:	6a3b      	ldr	r3, [r7, #32]
 80036f0:	2b0c      	cmp	r3, #12
 80036f2:	d005      	beq.n	8003700 <SX1272SetTxConfig+0x1f8>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d107      	bne.n	800370a <SX1272SetTxConfig+0x202>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80036fa:	6a3b      	ldr	r3, [r7, #32]
 80036fc:	2b0c      	cmp	r3, #12
 80036fe:	d104      	bne.n	800370a <SX1272SetTxConfig+0x202>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8003700:	4b42      	ldr	r3, [pc, #264]	; (800380c <SX1272SetTxConfig+0x304>)
 8003702:	2201      	movs	r2, #1
 8003704:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8003708:	e003      	b.n	8003712 <SX1272SetTxConfig+0x20a>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 800370a:	4b40      	ldr	r3, [pc, #256]	; (800380c <SX1272SetTxConfig+0x304>)
 800370c:	2200      	movs	r2, #0
 800370e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8003712:	4b3e      	ldr	r3, [pc, #248]	; (800380c <SX1272SetTxConfig+0x304>)
 8003714:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8003718:	2b00      	cmp	r3, #0
 800371a:	d011      	beq.n	8003740 <SX1272SetTxConfig+0x238>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 800371c:	204b      	movs	r0, #75	; 0x4b
 800371e:	f000 fe03 	bl	8004328 <SX1272Read>
 8003722:	4603      	mov	r3, r0
 8003724:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003728:	b2db      	uxtb	r3, r3
 800372a:	4619      	mov	r1, r3
 800372c:	204b      	movs	r0, #75	; 0x4b
 800372e:	f000 fde9 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8003732:	4b36      	ldr	r3, [pc, #216]	; (800380c <SX1272SetTxConfig+0x304>)
 8003734:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003738:	4619      	mov	r1, r3
 800373a:	2024      	movs	r0, #36	; 0x24
 800373c:	f000 fde2 	bl	8004304 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8003740:	201d      	movs	r0, #29
 8003742:	f000 fdf1 	bl	8004328 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	b2db      	uxtb	r3, r3
 800374a:	019b      	lsls	r3, r3, #6
 800374c:	b2da      	uxtb	r2, r3
 800374e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	b2db      	uxtb	r3, r3
 8003756:	4313      	orrs	r3, r2
 8003758:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 800375a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8003762:	4313      	orrs	r3, r2
 8003764:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8003766:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	b2db      	uxtb	r3, r3
 800376e:	4313      	orrs	r3, r2
 8003770:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8003772:	4a26      	ldr	r2, [pc, #152]	; (800380c <SX1272SetTxConfig+0x304>)
 8003774:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8003778:	4313      	orrs	r3, r2
 800377a:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 800377c:	4619      	mov	r1, r3
 800377e:	201d      	movs	r0, #29
 8003780:	f000 fdc0 	bl	8004304 <SX1272Write>
                        ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8003784:	201e      	movs	r0, #30
 8003786:	f000 fdcf 	bl	8004328 <SX1272Read>
 800378a:	4603      	mov	r3, r0
 800378c:	f003 030f 	and.w	r3, r3, #15
 8003790:	b2da      	uxtb	r2, r3
                          ( datarate << 4 ) );
 8003792:	6a3b      	ldr	r3, [r7, #32]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	011b      	lsls	r3, r3, #4
 8003798:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 800379a:	4313      	orrs	r3, r2
 800379c:	b2db      	uxtb	r3, r3
 800379e:	4619      	mov	r1, r3
 80037a0:	201e      	movs	r0, #30
 80037a2:	f000 fdaf 	bl	8004304 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80037a6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80037a8:	0a1b      	lsrs	r3, r3, #8
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	4619      	mov	r1, r3
 80037b0:	2020      	movs	r0, #32
 80037b2:	f000 fda7 	bl	8004304 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 80037b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	4619      	mov	r1, r3
 80037bc:	2021      	movs	r0, #33	; 0x21
 80037be:	f000 fda1 	bl	8004304 <SX1272Write>
            if( datarate == 6 )
 80037c2:	6a3b      	ldr	r3, [r7, #32]
 80037c4:	2b06      	cmp	r3, #6
 80037c6:	d123      	bne.n	8003810 <SX1272SetTxConfig+0x308>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80037c8:	2031      	movs	r0, #49	; 0x31
 80037ca:	f000 fdad 	bl	8004328 <SX1272Read>
 80037ce:	4603      	mov	r3, r0
 80037d0:	b25b      	sxtb	r3, r3
 80037d2:	f023 0307 	bic.w	r3, r3, #7
 80037d6:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80037d8:	f043 0305 	orr.w	r3, r3, #5
 80037dc:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	4619      	mov	r1, r3
 80037e2:	2031      	movs	r0, #49	; 0x31
 80037e4:	f000 fd8e 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 80037e8:	210c      	movs	r1, #12
 80037ea:	2037      	movs	r0, #55	; 0x37
 80037ec:	f000 fd8a 	bl	8004304 <SX1272Write>
        break;
 80037f0:	e022      	b.n	8003838 <SX1272SetTxConfig+0x330>
 80037f2:	bf00      	nop
 80037f4:	f3af 8000 	nop.w
 80037f8:	00000000 	.word	0x00000000
 80037fc:	404e8480 	.word	0x404e8480
 8003800:	00000000 	.word	0x00000000
 8003804:	417e8480 	.word	0x417e8480
 8003808:	200001c4 	.word	0x200001c4
 800380c:	20000448 	.word	0x20000448
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8003810:	2031      	movs	r0, #49	; 0x31
 8003812:	f000 fd89 	bl	8004328 <SX1272Read>
 8003816:	4603      	mov	r3, r0
 8003818:	b25b      	sxtb	r3, r3
 800381a:	f023 0307 	bic.w	r3, r3, #7
 800381e:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8003820:	f043 0303 	orr.w	r3, r3, #3
 8003824:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8003826:	b2db      	uxtb	r3, r3
 8003828:	4619      	mov	r1, r3
 800382a:	2031      	movs	r0, #49	; 0x31
 800382c:	f000 fd6a 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8003830:	210a      	movs	r1, #10
 8003832:	2037      	movs	r0, #55	; 0x37
 8003834:	f000 fd66 	bl	8004304 <SX1272Write>
        break;
 8003838:	bf00      	nop
}
 800383a:	bf00      	nop
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	bd90      	pop	{r4, r7, pc}
 8003842:	bf00      	nop
 8003844:	0000      	movs	r0, r0
	...

08003848 <SX1272GetTimeOnAir>:

uint32_t SX1272GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 8003848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800384a:	b095      	sub	sp, #84	; 0x54
 800384c:	af00      	add	r7, sp, #0
 800384e:	4603      	mov	r3, r0
 8003850:	460a      	mov	r2, r1
 8003852:	71fb      	strb	r3, [r7, #7]
 8003854:	4613      	mov	r3, r2
 8003856:	71bb      	strb	r3, [r7, #6]
    uint32_t airTime = 0;
 8003858:	2300      	movs	r3, #0
 800385a:	64fb      	str	r3, [r7, #76]	; 0x4c

    switch( modem )
 800385c:	79fb      	ldrb	r3, [r7, #7]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d003      	beq.n	800386a <SX1272GetTimeOnAir+0x22>
 8003862:	2b01      	cmp	r3, #1
 8003864:	f000 8092 	beq.w	800398c <SX1272GetTimeOnAir+0x144>
 8003868:	e1a0      	b.n	8003bac <SX1272GetTimeOnAir+0x364>
    {
    case MODEM_FSK:
        {
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800386a:	4bad      	ldr	r3, [pc, #692]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 800386c:	8c1b      	ldrh	r3, [r3, #32]
 800386e:	461c      	mov	r4, r3
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8003870:	2027      	movs	r0, #39	; 0x27
 8003872:	f000 fd59 	bl	8004328 <SX1272Read>
 8003876:	4603      	mov	r3, r0
 8003878:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800387c:	3301      	adds	r3, #1
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800387e:	4423      	add	r3, r4
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8003880:	4618      	mov	r0, r3
 8003882:	f7fc fe4f 	bl	8000524 <__aeabi_i2d>
 8003886:	4604      	mov	r4, r0
 8003888:	460d      	mov	r5, r1
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 800388a:	4ba5      	ldr	r3, [pc, #660]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 800388c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003890:	2b00      	cmp	r3, #0
 8003892:	d004      	beq.n	800389e <SX1272GetTimeOnAir+0x56>
 8003894:	f04f 0000 	mov.w	r0, #0
 8003898:	f04f 0100 	mov.w	r1, #0
 800389c:	e002      	b.n	80038a4 <SX1272GetTimeOnAir+0x5c>
 800389e:	f04f 0000 	mov.w	r0, #0
 80038a2:	49a0      	ldr	r1, [pc, #640]	; (8003b24 <SX1272GetTimeOnAir+0x2dc>)
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80038a4:	4622      	mov	r2, r4
 80038a6:	462b      	mov	r3, r5
 80038a8:	f7fc fcf0 	bl	800028c <__adddf3>
 80038ac:	4603      	mov	r3, r0
 80038ae:	460c      	mov	r4, r1
 80038b0:	4625      	mov	r5, r4
 80038b2:	461c      	mov	r4, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80038b4:	2030      	movs	r0, #48	; 0x30
 80038b6:	f000 fd37 	bl	8004328 <SX1272Read>
 80038ba:	4603      	mov	r3, r0
 80038bc:	f023 03f9 	bic.w	r3, r3, #249	; 0xf9
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d003      	beq.n	80038cc <SX1272GetTimeOnAir+0x84>
 80038c4:	f04f 0000 	mov.w	r0, #0
 80038c8:	4996      	ldr	r1, [pc, #600]	; (8003b24 <SX1272GetTimeOnAir+0x2dc>)
 80038ca:	e003      	b.n	80038d4 <SX1272GetTimeOnAir+0x8c>
 80038cc:	f04f 0000 	mov.w	r0, #0
 80038d0:	f04f 0100 	mov.w	r1, #0
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80038d4:	4622      	mov	r2, r4
 80038d6:	462b      	mov	r3, r5
 80038d8:	f7fc fcd8 	bl	800028c <__adddf3>
 80038dc:	4603      	mov	r3, r0
 80038de:	460c      	mov	r4, r1
 80038e0:	4625      	mov	r5, r4
 80038e2:	461c      	mov	r4, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80038e4:	79bb      	ldrb	r3, [r7, #6]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fc fe1c 	bl	8000524 <__aeabi_i2d>
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	4620      	mov	r0, r4
 80038f2:	4629      	mov	r1, r5
 80038f4:	f7fc fcca 	bl	800028c <__adddf3>
 80038f8:	4603      	mov	r3, r0
 80038fa:	460c      	mov	r4, r1
 80038fc:	4625      	mov	r5, r4
 80038fe:	461c      	mov	r4, r3
                                     pktLen +
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8003900:	4b87      	ldr	r3, [pc, #540]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003902:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003906:	2b00      	cmp	r3, #0
 8003908:	d004      	beq.n	8003914 <SX1272GetTimeOnAir+0xcc>
 800390a:	f04f 0000 	mov.w	r0, #0
 800390e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003912:	e003      	b.n	800391c <SX1272GetTimeOnAir+0xd4>
 8003914:	f04f 0000 	mov.w	r0, #0
 8003918:	f04f 0100 	mov.w	r1, #0
                                     pktLen +
 800391c:	4622      	mov	r2, r4
 800391e:	462b      	mov	r3, r5
 8003920:	f7fc fcb4 	bl	800028c <__adddf3>
 8003924:	4603      	mov	r3, r0
 8003926:	460c      	mov	r4, r1
 8003928:	4618      	mov	r0, r3
 800392a:	4621      	mov	r1, r4
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800392c:	f04f 0200 	mov.w	r2, #0
 8003930:	4b7d      	ldr	r3, [pc, #500]	; (8003b28 <SX1272GetTimeOnAir+0x2e0>)
 8003932:	f7fc fe61 	bl	80005f8 <__aeabi_dmul>
 8003936:	4603      	mov	r3, r0
 8003938:	460c      	mov	r4, r1
 800393a:	4625      	mov	r5, r4
 800393c:	461c      	mov	r4, r3
                                     SX1272.Settings.Fsk.Datarate ) * 1000 );
 800393e:	4b78      	ldr	r3, [pc, #480]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003940:	69db      	ldr	r3, [r3, #28]
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8003942:	4618      	mov	r0, r3
 8003944:	f7fc fdde 	bl	8000504 <__aeabi_ui2d>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4620      	mov	r0, r4
 800394e:	4629      	mov	r1, r5
 8003950:	f7fc ff7c 	bl	800084c <__aeabi_ddiv>
 8003954:	4603      	mov	r3, r0
 8003956:	460c      	mov	r4, r1
 8003958:	4618      	mov	r0, r3
 800395a:	4621      	mov	r1, r4
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	4b72      	ldr	r3, [pc, #456]	; (8003b2c <SX1272GetTimeOnAir+0x2e4>)
 8003962:	f7fc fe49 	bl	80005f8 <__aeabi_dmul>
 8003966:	4603      	mov	r3, r0
 8003968:	460c      	mov	r4, r1
 800396a:	ec44 3b17 	vmov	d7, r3, r4
 800396e:	eeb0 0a47 	vmov.f32	s0, s14
 8003972:	eef0 0a67 	vmov.f32	s1, s15
 8003976:	f003 fd97 	bl	80074a8 <round>
 800397a:	ec54 3b10 	vmov	r3, r4, d0
 800397e:	4618      	mov	r0, r3
 8003980:	4621      	mov	r1, r4
 8003982:	f7fd f8d3 	bl	8000b2c <__aeabi_d2uiz>
 8003986:	4603      	mov	r3, r0
 8003988:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        break;
 800398a:	e10f      	b.n	8003bac <SX1272GetTimeOnAir+0x364>
    case MODEM_LORA:
        {
            double bw = 0.0;
 800398c:	f04f 0300 	mov.w	r3, #0
 8003990:	f04f 0400 	mov.w	r4, #0
 8003994:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
            switch( SX1272.Settings.LoRa.Bandwidth )
 8003998:	4b61      	ldr	r3, [pc, #388]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 800399a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800399c:	2b01      	cmp	r3, #1
 800399e:	d00a      	beq.n	80039b6 <SX1272GetTimeOnAir+0x16e>
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d302      	bcc.n	80039aa <SX1272GetTimeOnAir+0x162>
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d00c      	beq.n	80039c2 <SX1272GetTimeOnAir+0x17a>
 80039a8:	e011      	b.n	80039ce <SX1272GetTimeOnAir+0x186>
            {
            case 0: // 125 kHz
                bw = 125000;
 80039aa:	a457      	add	r4, pc, #348	; (adr r4, 8003b08 <SX1272GetTimeOnAir+0x2c0>)
 80039ac:	e9d4 3400 	ldrd	r3, r4, [r4]
 80039b0:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 80039b4:	e00b      	b.n	80039ce <SX1272GetTimeOnAir+0x186>
            case 1: // 250 kHz
                bw = 250000;
 80039b6:	a456      	add	r4, pc, #344	; (adr r4, 8003b10 <SX1272GetTimeOnAir+0x2c8>)
 80039b8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80039bc:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 80039c0:	e005      	b.n	80039ce <SX1272GetTimeOnAir+0x186>
            case 2: // 500 kHz
                bw = 500000;
 80039c2:	a455      	add	r4, pc, #340	; (adr r4, 8003b18 <SX1272GetTimeOnAir+0x2d0>)
 80039c4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80039c8:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 80039cc:	bf00      	nop
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1272.Settings.LoRa.Datarate );
 80039ce:	4b54      	ldr	r3, [pc, #336]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 80039d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039d2:	2201      	movs	r2, #1
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fc fda3 	bl	8000524 <__aeabi_i2d>
 80039de:	4603      	mov	r3, r0
 80039e0:	460c      	mov	r4, r1
 80039e2:	461a      	mov	r2, r3
 80039e4:	4623      	mov	r3, r4
 80039e6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80039ea:	f7fc ff2f 	bl	800084c <__aeabi_ddiv>
 80039ee:	4603      	mov	r3, r0
 80039f0:	460c      	mov	r4, r1
 80039f2:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
            double ts = 1 / rs;
 80039f6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80039fa:	f04f 0000 	mov.w	r0, #0
 80039fe:	4949      	ldr	r1, [pc, #292]	; (8003b24 <SX1272GetTimeOnAir+0x2dc>)
 8003a00:	f7fc ff24 	bl	800084c <__aeabi_ddiv>
 8003a04:	4603      	mov	r3, r0
 8003a06:	460c      	mov	r4, r1
 8003a08:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
            // time of preamble
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8003a0c:	4b44      	ldr	r3, [pc, #272]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003a0e:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fc fd86 	bl	8000524 <__aeabi_i2d>
 8003a18:	f04f 0200 	mov.w	r2, #0
 8003a1c:	4b44      	ldr	r3, [pc, #272]	; (8003b30 <SX1272GetTimeOnAir+0x2e8>)
 8003a1e:	f7fc fc35 	bl	800028c <__adddf3>
 8003a22:	4603      	mov	r3, r0
 8003a24:	460c      	mov	r4, r1
 8003a26:	461a      	mov	r2, r3
 8003a28:	4623      	mov	r3, r4
 8003a2a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003a2e:	f7fc fde3 	bl	80005f8 <__aeabi_dmul>
 8003a32:	4603      	mov	r3, r0
 8003a34:	460c      	mov	r4, r1
 8003a36:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8003a3a:	79bb      	ldrb	r3, [r7, #6]
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	461a      	mov	r2, r3
 8003a40:	4b37      	ldr	r3, [pc, #220]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003a42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8003a48:	4a35      	ldr	r2, [pc, #212]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003a4a:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8003a4e:	0112      	lsls	r2, r2, #4
 8003a50:	441a      	add	r2, r3
                                 ( SX1272.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8003a52:	4b33      	ldr	r3, [pc, #204]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003a54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <SX1272GetTimeOnAir+0x218>
 8003a5c:	2314      	movs	r3, #20
 8003a5e:	e000      	b.n	8003a62 <SX1272GetTimeOnAir+0x21a>
 8003a60:	2300      	movs	r3, #0
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	331c      	adds	r3, #28
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fc fd4c 	bl	8000504 <__aeabi_ui2d>
 8003a6c:	4604      	mov	r4, r0
 8003a6e:	460d      	mov	r5, r1
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 8003a70:	4b2b      	ldr	r3, [pc, #172]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003a72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8003a74:	4b2a      	ldr	r3, [pc, #168]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003a76:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <SX1272GetTimeOnAir+0x23a>
 8003a7e:	2302      	movs	r3, #2
 8003a80:	e000      	b.n	8003a84 <SX1272GetTimeOnAir+0x23c>
 8003a82:	2300      	movs	r3, #0
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7fc fd3b 	bl	8000504 <__aeabi_ui2d>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	460b      	mov	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8003a92:	4620      	mov	r0, r4
 8003a94:	4629      	mov	r1, r5
 8003a96:	f7fc fed9 	bl	800084c <__aeabi_ddiv>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	460c      	mov	r4, r1
 8003a9e:	ec44 3b17 	vmov	d7, r3, r4
 8003aa2:	eeb0 0a47 	vmov.f32	s0, s14
 8003aa6:	eef0 0a67 	vmov.f32	s1, s15
 8003aaa:	f003 fbf9 	bl	80072a0 <ceil>
 8003aae:	ec56 5b10 	vmov	r5, r6, d0
                                 ( SX1272.Settings.LoRa.Coderate + 4 );
 8003ab2:	4b1b      	ldr	r3, [pc, #108]	; (8003b20 <SX1272GetTimeOnAir+0x2d8>)
 8003ab4:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8003ab8:	3304      	adds	r3, #4
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fc fd32 	bl	8000524 <__aeabi_i2d>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	460c      	mov	r4, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	4623      	mov	r3, r4
 8003ac8:	4628      	mov	r0, r5
 8003aca:	4631      	mov	r1, r6
 8003acc:	f7fc fd94 	bl	80005f8 <__aeabi_dmul>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	460c      	mov	r4, r1
 8003ad4:	e9c7 3408 	strd	r3, r4, [r7, #32]
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8003ad8:	f04f 0200 	mov.w	r2, #0
 8003adc:	f04f 0300 	mov.w	r3, #0
 8003ae0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003ae4:	f7fd f818 	bl	8000b18 <__aeabi_dcmpgt>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d022      	beq.n	8003b34 <SX1272GetTimeOnAir+0x2ec>
 8003aee:	f04f 0200 	mov.w	r2, #0
 8003af2:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <SX1272GetTimeOnAir+0x2e0>)
 8003af4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003af8:	f7fc fbc8 	bl	800028c <__adddf3>
 8003afc:	4603      	mov	r3, r0
 8003afe:	460c      	mov	r4, r1
 8003b00:	e01b      	b.n	8003b3a <SX1272GetTimeOnAir+0x2f2>
 8003b02:	bf00      	nop
 8003b04:	f3af 8000 	nop.w
 8003b08:	00000000 	.word	0x00000000
 8003b0c:	40fe8480 	.word	0x40fe8480
 8003b10:	00000000 	.word	0x00000000
 8003b14:	410e8480 	.word	0x410e8480
 8003b18:	00000000 	.word	0x00000000
 8003b1c:	411e8480 	.word	0x411e8480
 8003b20:	20000448 	.word	0x20000448
 8003b24:	3ff00000 	.word	0x3ff00000
 8003b28:	40200000 	.word	0x40200000
 8003b2c:	408f4000 	.word	0x408f4000
 8003b30:	40110000 	.word	0x40110000
 8003b34:	f04f 0300 	mov.w	r3, #0
 8003b38:	4c21      	ldr	r4, [pc, #132]	; (8003bc0 <SX1272GetTimeOnAir+0x378>)
 8003b3a:	e9c7 3406 	strd	r3, r4, [r7, #24]
            double tPayload = nPayload * ts;
 8003b3e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003b42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003b46:	f7fc fd57 	bl	80005f8 <__aeabi_dmul>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	460c      	mov	r4, r1
 8003b4e:	e9c7 3404 	strd	r3, r4, [r7, #16]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 8003b52:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003b56:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003b5a:	f7fc fb97 	bl	800028c <__adddf3>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	460c      	mov	r4, r1
 8003b62:	e9c7 3402 	strd	r3, r4, [r7, #8]
            // return ms secs
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	4b16      	ldr	r3, [pc, #88]	; (8003bc4 <SX1272GetTimeOnAir+0x37c>)
 8003b6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003b70:	f7fc fd42 	bl	80005f8 <__aeabi_dmul>
 8003b74:	4603      	mov	r3, r0
 8003b76:	460c      	mov	r4, r1
 8003b78:	4618      	mov	r0, r3
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	a30e      	add	r3, pc, #56	; (adr r3, 8003bb8 <SX1272GetTimeOnAir+0x370>)
 8003b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b82:	f7fc fb83 	bl	800028c <__adddf3>
 8003b86:	4603      	mov	r3, r0
 8003b88:	460c      	mov	r4, r1
 8003b8a:	ec44 3b17 	vmov	d7, r3, r4
 8003b8e:	eeb0 0a47 	vmov.f32	s0, s14
 8003b92:	eef0 0a67 	vmov.f32	s1, s15
 8003b96:	f003 fc03 	bl	80073a0 <floor>
 8003b9a:	ec54 3b10 	vmov	r3, r4, d0
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	4621      	mov	r1, r4
 8003ba2:	f7fc ffc3 	bl	8000b2c <__aeabi_d2uiz>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        break;
 8003baa:	bf00      	nop
    }
    return airTime;
 8003bac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3754      	adds	r7, #84	; 0x54
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	d916872b 	.word	0xd916872b
 8003bbc:	3feff7ce 	.word	0x3feff7ce
 8003bc0:	40200000 	.word	0x40200000
 8003bc4:	408f4000 	.word	0x408f4000

08003bc8 <SX1272Send>:

void SX1272Send( uint8_t *buffer, uint8_t size )
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	70fb      	strb	r3, [r7, #3]
    uint32_t txTimeout = 0;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	60fb      	str	r3, [r7, #12]

    switch( SX1272.Settings.Modem )
 8003bd8:	4b51      	ldr	r3, [pc, #324]	; (8003d20 <SX1272Send+0x158>)
 8003bda:	795b      	ldrb	r3, [r3, #5]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d002      	beq.n	8003be6 <SX1272Send+0x1e>
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d045      	beq.n	8003c70 <SX1272Send+0xa8>
 8003be4:	e094      	b.n	8003d10 <SX1272Send+0x148>
    {
    case MODEM_FSK:
        {
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8003be6:	4b4e      	ldr	r3, [pc, #312]	; (8003d20 <SX1272Send+0x158>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = size;
 8003bec:	78fb      	ldrb	r3, [r7, #3]
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	4b4b      	ldr	r3, [pc, #300]	; (8003d20 <SX1272Send+0x158>)
 8003bf2:	875a      	strh	r2, [r3, #58]	; 0x3a

            if( SX1272.Settings.Fsk.FixLen == false )
 8003bf4:	4b4a      	ldr	r3, [pc, #296]	; (8003d20 <SX1272Send+0x158>)
 8003bf6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003bfa:	f083 0301 	eor.w	r3, r3, #1
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d005      	beq.n	8003c10 <SX1272Send+0x48>
            {
                SX1272WriteFifo( ( uint8_t* )&size, 1 );
 8003c04:	1cfb      	adds	r3, r7, #3
 8003c06:	2101      	movs	r1, #1
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 fc05 	bl	8004418 <SX1272WriteFifo>
 8003c0e:	e004      	b.n	8003c1a <SX1272Send+0x52>
            }
            else
            {
                SX1272Write( REG_PAYLOADLENGTH, size );
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	4619      	mov	r1, r3
 8003c14:	2032      	movs	r0, #50	; 0x32
 8003c16:	f000 fb75 	bl	8004304 <SX1272Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 8003c1a:	78fb      	ldrb	r3, [r7, #3]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d007      	beq.n	8003c30 <SX1272Send+0x68>
 8003c20:	78fb      	ldrb	r3, [r7, #3]
 8003c22:	2b40      	cmp	r3, #64	; 0x40
 8003c24:	d804      	bhi.n	8003c30 <SX1272Send+0x68>
            {
                SX1272.Settings.FskPacketHandler.ChunkSize = size;
 8003c26:	78fa      	ldrb	r2, [r7, #3]
 8003c28:	4b3d      	ldr	r3, [pc, #244]	; (8003d20 <SX1272Send+0x158>)
 8003c2a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c2e:	e00a      	b.n	8003c46 <SX1272Send+0x7e>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 8003c30:	78fb      	ldrb	r3, [r7, #3]
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	461a      	mov	r2, r3
 8003c36:	6879      	ldr	r1, [r7, #4]
 8003c38:	483a      	ldr	r0, [pc, #232]	; (8003d24 <SX1272Send+0x15c>)
 8003c3a:	f001 faef 	bl	800521c <memcpy1>
                SX1272.Settings.FskPacketHandler.ChunkSize = 32;
 8003c3e:	4b38      	ldr	r3, [pc, #224]	; (8003d20 <SX1272Send+0x158>)
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
            }

            // Write payload buffer
            SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
 8003c46:	4b36      	ldr	r3, [pc, #216]	; (8003d20 <SX1272Send+0x158>)
 8003c48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 fbe2 	bl	8004418 <SX1272WriteFifo>
            SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8003c54:	4b32      	ldr	r3, [pc, #200]	; (8003d20 <SX1272Send+0x158>)
 8003c56:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8003c58:	4b31      	ldr	r3, [pc, #196]	; (8003d20 <SX1272Send+0x158>)
 8003c5a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	4413      	add	r3, r2
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	4b2e      	ldr	r3, [pc, #184]	; (8003d20 <SX1272Send+0x158>)
 8003c66:	879a      	strh	r2, [r3, #60]	; 0x3c
            txTimeout = SX1272.Settings.Fsk.TxTimeout;
 8003c68:	4b2d      	ldr	r3, [pc, #180]	; (8003d20 <SX1272Send+0x158>)
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003c6e:	e04f      	b.n	8003d10 <SX1272Send+0x148>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8003c70:	4b2b      	ldr	r3, [pc, #172]	; (8003d20 <SX1272Send+0x158>)
 8003c72:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00f      	beq.n	8003c9a <SX1272Send+0xd2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8003c7a:	2033      	movs	r0, #51	; 0x33
 8003c7c:	f000 fb54 	bl	8004328 <SX1272Read>
 8003c80:	4603      	mov	r3, r0
 8003c82:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	4619      	mov	r1, r3
 8003c8a:	2033      	movs	r0, #51	; 0x33
 8003c8c:	f000 fb3a 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8003c90:	2119      	movs	r1, #25
 8003c92:	203b      	movs	r0, #59	; 0x3b
 8003c94:	f000 fb36 	bl	8004304 <SX1272Write>
 8003c98:	e013      	b.n	8003cc2 <SX1272Send+0xfa>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8003c9a:	2033      	movs	r0, #51	; 0x33
 8003c9c:	f000 fb44 	bl	8004328 <SX1272Read>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	b25b      	sxtb	r3, r3
 8003ca4:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8003ca8:	b25b      	sxtb	r3, r3
 8003caa:	f043 0301 	orr.w	r3, r3, #1
 8003cae:	b25b      	sxtb	r3, r3
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	2033      	movs	r0, #51	; 0x33
 8003cb6:	f000 fb25 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8003cba:	211d      	movs	r1, #29
 8003cbc:	203b      	movs	r0, #59	; 0x3b
 8003cbe:	f000 fb21 	bl	8004304 <SX1272Write>
            }

            SX1272.Settings.LoRaPacketHandler.Size = size;
 8003cc2:	78fa      	ldrb	r2, [r7, #3]
 8003cc4:	4b16      	ldr	r3, [pc, #88]	; (8003d20 <SX1272Send+0x158>)
 8003cc6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

            // Initializes the payload size
            SX1272Write( REG_LR_PAYLOADLENGTH, size );
 8003cca:	78fb      	ldrb	r3, [r7, #3]
 8003ccc:	4619      	mov	r1, r3
 8003cce:	2022      	movs	r0, #34	; 0x22
 8003cd0:	f000 fb18 	bl	8004304 <SX1272Write>

            // Full buffer used for Tx
            SX1272Write( REG_LR_FIFOTXBASEADDR, 0 );
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	200e      	movs	r0, #14
 8003cd8:	f000 fb14 	bl	8004304 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8003cdc:	2100      	movs	r1, #0
 8003cde:	200d      	movs	r0, #13
 8003ce0:	f000 fb10 	bl	8004304 <SX1272Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1272Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8003ce4:	2001      	movs	r0, #1
 8003ce6:	f000 fb1f 	bl	8004328 <SX1272Read>
 8003cea:	4603      	mov	r3, r0
 8003cec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d104      	bne.n	8003cfe <SX1272Send+0x136>
            {
                SX1272SetStby( );
 8003cf4:	f000 f836 	bl	8003d64 <SX1272SetStby>
                DelayMs( 1 );
 8003cf8:	2001      	movs	r0, #1
 8003cfa:	f001 f867 	bl	8004dcc <DelayMs>
            }
            // Write payload buffer
            SX1272WriteFifo( buffer, size );
 8003cfe:	78fb      	ldrb	r3, [r7, #3]
 8003d00:	4619      	mov	r1, r3
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 fb88 	bl	8004418 <SX1272WriteFifo>
            txTimeout = SX1272.Settings.LoRa.TxTimeout;
 8003d08:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <SX1272Send+0x158>)
 8003d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d0c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003d0e:	bf00      	nop
    }

    SX1272SetTx( txTimeout );
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 f91f 	bl	8003f54 <SX1272SetTx>
}
 8003d16:	bf00      	nop
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20000448 	.word	0x20000448
 8003d24:	200000c4 	.word	0x200000c4

08003d28 <SX1272SetSleep>:

void SX1272SetSleep( void )
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8003d2c:	4809      	ldr	r0, [pc, #36]	; (8003d54 <SX1272SetSleep+0x2c>)
 8003d2e:	f001 f921 	bl	8004f74 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8003d32:	4809      	ldr	r0, [pc, #36]	; (8003d58 <SX1272SetSleep+0x30>)
 8003d34:	f001 f91e 	bl	8004f74 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8003d38:	2000      	movs	r0, #0
 8003d3a:	f000 fa59 	bl	80041f0 <SX1272SetOpMode>

    // Disable TCXO radio is in SLEEP mode
    LoRaBoardCallbacks->SX1272BoardSetXO( RESET );
 8003d3e:	4b07      	ldr	r3, [pc, #28]	; (8003d5c <SX1272SetSleep+0x34>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2000      	movs	r0, #0
 8003d46:	4798      	blx	r3

    SX1272.Settings.State = RF_IDLE;
 8003d48:	4b05      	ldr	r3, [pc, #20]	; (8003d60 <SX1272SetSleep+0x38>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	711a      	strb	r2, [r3, #4]
}
 8003d4e:	bf00      	nop
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	200004e0 	.word	0x200004e0
 8003d58:	200004b0 	.word	0x200004b0
 8003d5c:	200001c4 	.word	0x200001c4
 8003d60:	20000448 	.word	0x20000448

08003d64 <SX1272SetStby>:

void SX1272SetStby( void )
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8003d68:	4806      	ldr	r0, [pc, #24]	; (8003d84 <SX1272SetStby+0x20>)
 8003d6a:	f001 f903 	bl	8004f74 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8003d6e:	4806      	ldr	r0, [pc, #24]	; (8003d88 <SX1272SetStby+0x24>)
 8003d70:	f001 f900 	bl	8004f74 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_STANDBY );
 8003d74:	2001      	movs	r0, #1
 8003d76:	f000 fa3b 	bl	80041f0 <SX1272SetOpMode>
    SX1272.Settings.State = RF_IDLE;
 8003d7a:	4b04      	ldr	r3, [pc, #16]	; (8003d8c <SX1272SetStby+0x28>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	711a      	strb	r2, [r3, #4]
}
 8003d80:	bf00      	nop
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	200004e0 	.word	0x200004e0
 8003d88:	200004b0 	.word	0x200004b0
 8003d8c:	20000448 	.word	0x20000448

08003d90 <SX1272SetRx>:

void SX1272SetRx( uint32_t timeout )
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	73fb      	strb	r3, [r7, #15]
    TimerStop( &TxTimeoutTimer );
 8003d9c:	4868      	ldr	r0, [pc, #416]	; (8003f40 <SX1272SetRx+0x1b0>)
 8003d9e:	f001 f8e9 	bl	8004f74 <TimerStop>

    switch( SX1272.Settings.Modem )
 8003da2:	4b68      	ldr	r3, [pc, #416]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003da4:	795b      	ldrb	r3, [r3, #5]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d002      	beq.n	8003db0 <SX1272SetRx+0x20>
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d03c      	beq.n	8003e28 <SX1272SetRx+0x98>
 8003dae:	e095      	b.n	8003edc <SX1272SetRx+0x14c>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1272.Settings.Fsk.RxContinuous;
 8003db0:	4b64      	ldr	r3, [pc, #400]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003db2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003db6:	73fb      	strb	r3, [r7, #15]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003db8:	2040      	movs	r0, #64	; 0x40
 8003dba:	f000 fab5 	bl	8004328 <SX1272Read>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 8003dc8:	f043 030c 	orr.w	r3, r3, #12
 8003dcc:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	2040      	movs	r0, #64	; 0x40
 8003dd4:	f000 fa96 	bl	8004304 <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8003dd8:	2041      	movs	r0, #65	; 0x41
 8003dda:	f000 faa5 	bl	8004328 <SX1272Read>
 8003dde:	4603      	mov	r3, r0
 8003de0:	f063 033e 	orn	r3, r3, #62	; 0x3e
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	4619      	mov	r1, r3
 8003de8:	2041      	movs	r0, #65	; 0x41
 8003dea:	f000 fa8b 	bl	8004304 <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8003dee:	2035      	movs	r0, #53	; 0x35
 8003df0:	f000 fa9a 	bl	8004328 <SX1272Read>
 8003df4:	4603      	mov	r3, r0
 8003df6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003dfa:	b2da      	uxtb	r2, r3
 8003dfc:	4b51      	ldr	r3, [pc, #324]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

            SX1272Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8003e02:	211e      	movs	r1, #30
 8003e04:	200d      	movs	r0, #13
 8003e06:	f000 fa7d 	bl	8004304 <SX1272Write>

            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8003e0a:	4b4e      	ldr	r3, [pc, #312]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8003e12:	4b4c      	ldr	r3, [pc, #304]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8003e1a:	4b4a      	ldr	r3, [pc, #296]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = 0;
 8003e20:	4b48      	ldr	r3, [pc, #288]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	875a      	strh	r2, [r3, #58]	; 0x3a
        }
        break;
 8003e26:	e059      	b.n	8003edc <SX1272SetRx+0x14c>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8003e28:	4b46      	ldr	r3, [pc, #280]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003e2a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00f      	beq.n	8003e52 <SX1272SetRx+0xc2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8003e32:	2033      	movs	r0, #51	; 0x33
 8003e34:	f000 fa78 	bl	8004328 <SX1272Read>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	4619      	mov	r1, r3
 8003e42:	2033      	movs	r0, #51	; 0x33
 8003e44:	f000 fa5e 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8003e48:	2119      	movs	r1, #25
 8003e4a:	203b      	movs	r0, #59	; 0x3b
 8003e4c:	f000 fa5a 	bl	8004304 <SX1272Write>
 8003e50:	e013      	b.n	8003e7a <SX1272SetRx+0xea>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8003e52:	2033      	movs	r0, #51	; 0x33
 8003e54:	f000 fa68 	bl	8004328 <SX1272Read>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	b25b      	sxtb	r3, r3
 8003e5c:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8003e60:	b25b      	sxtb	r3, r3
 8003e62:	f043 0301 	orr.w	r3, r3, #1
 8003e66:	b25b      	sxtb	r3, r3
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	2033      	movs	r0, #51	; 0x33
 8003e6e:	f000 fa49 	bl	8004304 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8003e72:	211d      	movs	r1, #29
 8003e74:	203b      	movs	r0, #59	; 0x3b
 8003e76:	f000 fa45 	bl	8004304 <SX1272Write>
            }

            rxContinuous = SX1272.Settings.LoRa.RxContinuous;
 8003e7a:	4b32      	ldr	r3, [pc, #200]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003e7c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8003e80:	73fb      	strb	r3, [r7, #15]

            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8003e82:	4b30      	ldr	r3, [pc, #192]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003e84:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00f      	beq.n	8003eac <SX1272SetRx+0x11c>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8003e8c:	211d      	movs	r1, #29
 8003e8e:	2011      	movs	r0, #17
 8003e90:	f000 fa38 	bl	8004304 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8003e94:	2040      	movs	r0, #64	; 0x40
 8003e96:	f000 fa47 	bl	8004328 <SX1272Read>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	2040      	movs	r0, #64	; 0x40
 8003ea6:	f000 fa2d 	bl	8004304 <SX1272Write>
 8003eaa:	e00e      	b.n	8003eca <SX1272SetRx+0x13a>
            }
            else
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8003eac:	211f      	movs	r1, #31
 8003eae:	2011      	movs	r0, #17
 8003eb0:	f000 fa28 	bl	8004304 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8003eb4:	2040      	movs	r0, #64	; 0x40
 8003eb6:	f000 fa37 	bl	8004328 <SX1272Read>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	2040      	movs	r0, #64	; 0x40
 8003ec6:	f000 fa1d 	bl	8004304 <SX1272Write>
            }
            SX1272Write( REG_LR_FIFORXBASEADDR, 0 );
 8003eca:	2100      	movs	r1, #0
 8003ecc:	200f      	movs	r0, #15
 8003ece:	f000 fa19 	bl	8004304 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	200d      	movs	r0, #13
 8003ed6:	f000 fa15 	bl	8004304 <SX1272Write>
        }
        break;
 8003eda:	bf00      	nop
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 8003edc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ee0:	2100      	movs	r1, #0
 8003ee2:	4819      	ldr	r0, [pc, #100]	; (8003f48 <SX1272SetRx+0x1b8>)
 8003ee4:	f002 fdd5 	bl	8006a92 <memset>

    SX1272.Settings.State = RF_RX_RUNNING;
 8003ee8:	4b16      	ldr	r3, [pc, #88]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003eea:	2201      	movs	r2, #1
 8003eec:	711a      	strb	r2, [r3, #4]
    if( timeout != 0 )
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d006      	beq.n	8003f02 <SX1272SetRx+0x172>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8003ef4:	6879      	ldr	r1, [r7, #4]
 8003ef6:	4815      	ldr	r0, [pc, #84]	; (8003f4c <SX1272SetRx+0x1bc>)
 8003ef8:	f001 f8b6 	bl	8005068 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8003efc:	4813      	ldr	r0, [pc, #76]	; (8003f4c <SX1272SetRx+0x1bc>)
 8003efe:	f000 ffe9 	bl	8004ed4 <TimerStart>
    }

    if( SX1272.Settings.Modem == MODEM_FSK )
 8003f02:	4b10      	ldr	r3, [pc, #64]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003f04:	795b      	ldrb	r3, [r3, #5]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10c      	bne.n	8003f24 <SX1272SetRx+0x194>
    {
        SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8003f0a:	2005      	movs	r0, #5
 8003f0c:	f000 f970 	bl	80041f0 <SX1272SetOpMode>

        TimerSetValue( &RxTimeoutSyncWord, SX1272.Settings.Fsk.RxSingleTimeout );
 8003f10:	4b0c      	ldr	r3, [pc, #48]	; (8003f44 <SX1272SetRx+0x1b4>)
 8003f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f14:	4619      	mov	r1, r3
 8003f16:	480e      	ldr	r0, [pc, #56]	; (8003f50 <SX1272SetRx+0x1c0>)
 8003f18:	f001 f8a6 	bl	8005068 <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 8003f1c:	480c      	ldr	r0, [pc, #48]	; (8003f50 <SX1272SetRx+0x1c0>)
 8003f1e:	f000 ffd9 	bl	8004ed4 <TimerStart>
        else
        {
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 8003f22:	e009      	b.n	8003f38 <SX1272SetRx+0x1a8>
        if( rxContinuous == true )
 8003f24:	7bfb      	ldrb	r3, [r7, #15]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <SX1272SetRx+0x1a2>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER );
 8003f2a:	2005      	movs	r0, #5
 8003f2c:	f000 f960 	bl	80041f0 <SX1272SetOpMode>
}
 8003f30:	e002      	b.n	8003f38 <SX1272SetRx+0x1a8>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8003f32:	2006      	movs	r0, #6
 8003f34:	f000 f95c 	bl	80041f0 <SX1272SetOpMode>
}
 8003f38:	bf00      	nop
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	200004b0 	.word	0x200004b0
 8003f44:	20000448 	.word	0x20000448
 8003f48:	200000c4 	.word	0x200000c4
 8003f4c:	200004e0 	.word	0x200004e0
 8003f50:	200004c8 	.word	0x200004c8

08003f54 <SX1272SetTx>:

void SX1272SetTx( uint32_t timeout )
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
    TimerStop( &RxTimeoutTimer );
 8003f5c:	4837      	ldr	r0, [pc, #220]	; (800403c <SX1272SetTx+0xe8>)
 8003f5e:	f001 f809 	bl	8004f74 <TimerStop>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	4836      	ldr	r0, [pc, #216]	; (8004040 <SX1272SetTx+0xec>)
 8003f66:	f001 f87f 	bl	8005068 <TimerSetValue>

    switch( SX1272.Settings.Modem )
 8003f6a:	4b36      	ldr	r3, [pc, #216]	; (8004044 <SX1272SetTx+0xf0>)
 8003f6c:	795b      	ldrb	r3, [r3, #5]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <SX1272SetTx+0x24>
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d026      	beq.n	8003fc4 <SX1272SetTx+0x70>
 8003f76:	e054      	b.n	8004022 <SX1272SetTx+0xce>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003f78:	2040      	movs	r0, #64	; 0x40
 8003f7a:	f000 f9d5 	bl	8004328 <SX1272Read>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8003f82:	f003 0303 	and.w	r3, r3, #3
 8003f86:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
 8003f88:	f043 0310 	orr.w	r3, r3, #16
 8003f8c:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	4619      	mov	r1, r3
 8003f92:	2040      	movs	r0, #64	; 0x40
 8003f94:	f000 f9b6 	bl	8004304 <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8003f98:	2041      	movs	r0, #65	; 0x41
 8003f9a:	f000 f9c5 	bl	8004328 <SX1272Read>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	2041      	movs	r0, #65	; 0x41
 8003faa:	f000 f9ab 	bl	8004304 <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8003fae:	2035      	movs	r0, #53	; 0x35
 8003fb0:	f000 f9ba 	bl	8004328 <SX1272Read>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fba:	b2da      	uxtb	r2, r3
 8003fbc:	4b21      	ldr	r3, [pc, #132]	; (8004044 <SX1272SetTx+0xf0>)
 8003fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        }
        break;
 8003fc2:	e02e      	b.n	8004022 <SX1272SetTx+0xce>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8003fc4:	4b1f      	ldr	r3, [pc, #124]	; (8004044 <SX1272SetTx+0xf0>)
 8003fc6:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d014      	beq.n	8003ff8 <SX1272SetTx+0xa4>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003fce:	21f5      	movs	r1, #245	; 0xf5
 8003fd0:	2011      	movs	r0, #17
 8003fd2:	f000 f997 	bl	8004304 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8003fd6:	2040      	movs	r0, #64	; 0x40
 8003fd8:	f000 f9a6 	bl	8004328 <SX1272Read>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	b25b      	sxtb	r3, r3
 8003fe0:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8003fe4:	b25b      	sxtb	r3, r3
 8003fe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fea:	b25b      	sxtb	r3, r3
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	4619      	mov	r1, r3
 8003ff0:	2040      	movs	r0, #64	; 0x40
 8003ff2:	f000 f987 	bl	8004304 <SX1272Write>

                // DIO0=TxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 8003ff6:	e013      	b.n	8004020 <SX1272SetTx+0xcc>
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003ff8:	21f7      	movs	r1, #247	; 0xf7
 8003ffa:	2011      	movs	r0, #17
 8003ffc:	f000 f982 	bl	8004304 <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8004000:	2040      	movs	r0, #64	; 0x40
 8004002:	f000 f991 	bl	8004328 <SX1272Read>
 8004006:	4603      	mov	r3, r0
 8004008:	b25b      	sxtb	r3, r3
 800400a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800400e:	b25b      	sxtb	r3, r3
 8004010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004014:	b25b      	sxtb	r3, r3
 8004016:	b2db      	uxtb	r3, r3
 8004018:	4619      	mov	r1, r3
 800401a:	2040      	movs	r0, #64	; 0x40
 800401c:	f000 f972 	bl	8004304 <SX1272Write>
        break;
 8004020:	bf00      	nop
    }

    SX1272.Settings.State = RF_TX_RUNNING;
 8004022:	4b08      	ldr	r3, [pc, #32]	; (8004044 <SX1272SetTx+0xf0>)
 8004024:	2202      	movs	r2, #2
 8004026:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8004028:	4805      	ldr	r0, [pc, #20]	; (8004040 <SX1272SetTx+0xec>)
 800402a:	f000 ff53 	bl	8004ed4 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 800402e:	2003      	movs	r0, #3
 8004030:	f000 f8de 	bl	80041f0 <SX1272SetOpMode>
}
 8004034:	bf00      	nop
 8004036:	3708      	adds	r7, #8
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	200004e0 	.word	0x200004e0
 8004040:	200004b0 	.word	0x200004b0
 8004044:	20000448 	.word	0x20000448

08004048 <SX1272StartCad>:

void SX1272StartCad( void )
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.Modem )
 800404c:	4b0f      	ldr	r3, [pc, #60]	; (800408c <SX1272StartCad+0x44>)
 800404e:	795b      	ldrb	r3, [r3, #5]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d018      	beq.n	8004086 <SX1272StartCad+0x3e>
 8004054:	2b01      	cmp	r3, #1
 8004056:	d000      	beq.n	800405a <SX1272StartCad+0x12>
            SX1272.Settings.State = RF_CAD;
            SX1272SetOpMode( RFLR_OPMODE_CAD );
        }
        break;
    default:
        break;
 8004058:	e016      	b.n	8004088 <SX1272StartCad+0x40>
            SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800405a:	21fa      	movs	r1, #250	; 0xfa
 800405c:	2011      	movs	r0, #17
 800405e:	f000 f951 	bl	8004304 <SX1272Write>
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8004062:	2040      	movs	r0, #64	; 0x40
 8004064:	f000 f960 	bl	8004328 <SX1272Read>
 8004068:	4603      	mov	r3, r0
 800406a:	f023 0303 	bic.w	r3, r3, #3
 800406e:	b2db      	uxtb	r3, r3
 8004070:	4619      	mov	r1, r3
 8004072:	2040      	movs	r0, #64	; 0x40
 8004074:	f000 f946 	bl	8004304 <SX1272Write>
            SX1272.Settings.State = RF_CAD;
 8004078:	4b04      	ldr	r3, [pc, #16]	; (800408c <SX1272StartCad+0x44>)
 800407a:	2203      	movs	r2, #3
 800407c:	711a      	strb	r2, [r3, #4]
            SX1272SetOpMode( RFLR_OPMODE_CAD );
 800407e:	2007      	movs	r0, #7
 8004080:	f000 f8b6 	bl	80041f0 <SX1272SetOpMode>
        break;
 8004084:	e000      	b.n	8004088 <SX1272StartCad+0x40>
        break;
 8004086:	bf00      	nop
    }
}
 8004088:	bf00      	nop
 800408a:	bd80      	pop	{r7, pc}
 800408c:	20000448 	.word	0x20000448

08004090 <SX1272SetTxContinuousWave>:

void SX1272SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b08e      	sub	sp, #56	; 0x38
 8004094:	af0a      	add	r7, sp, #40	; 0x28
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	70fb      	strb	r3, [r7, #3]
 800409c:	4613      	mov	r3, r2
 800409e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )( time * 1000 );
 80040a0:	883b      	ldrh	r3, [r7, #0]
 80040a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80040a6:	fb02 f303 	mul.w	r3, r2, r3
 80040aa:	60fb      	str	r3, [r7, #12]

    SX1272SetChannel( freq );
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f7fe ff67 	bl	8002f80 <SX1272SetChannel>

    SX1272SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 80040b2:	f997 1003 	ldrsb.w	r1, [r7, #3]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	9308      	str	r3, [sp, #32]
 80040ba:	2300      	movs	r3, #0
 80040bc:	9307      	str	r3, [sp, #28]
 80040be:	2300      	movs	r3, #0
 80040c0:	9306      	str	r3, [sp, #24]
 80040c2:	2300      	movs	r3, #0
 80040c4:	9305      	str	r3, [sp, #20]
 80040c6:	2300      	movs	r3, #0
 80040c8:	9304      	str	r3, [sp, #16]
 80040ca:	2300      	movs	r3, #0
 80040cc:	9303      	str	r3, [sp, #12]
 80040ce:	2305      	movs	r3, #5
 80040d0:	9302      	str	r3, [sp, #8]
 80040d2:	2300      	movs	r3, #0
 80040d4:	9301      	str	r3, [sp, #4]
 80040d6:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	2300      	movs	r3, #0
 80040de:	2200      	movs	r2, #0
 80040e0:	2000      	movs	r0, #0
 80040e2:	f7ff fa11 	bl	8003508 <SX1272SetTxConfig>

    SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 80040e6:	2031      	movs	r0, #49	; 0x31
 80040e8:	f000 f91e 	bl	8004328 <SX1272Read>
 80040ec:	4603      	mov	r3, r0
 80040ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	4619      	mov	r1, r3
 80040f6:	2031      	movs	r0, #49	; 0x31
 80040f8:	f000 f904 	bl	8004304 <SX1272Write>
    // Disable radio interrupts
    SX1272Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 80040fc:	21f0      	movs	r1, #240	; 0xf0
 80040fe:	2040      	movs	r0, #64	; 0x40
 8004100:	f000 f900 	bl	8004304 <SX1272Write>
    SX1272Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8004104:	21a0      	movs	r1, #160	; 0xa0
 8004106:	2041      	movs	r0, #65	; 0x41
 8004108:	f000 f8fc 	bl	8004304 <SX1272Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 800410c:	68f9      	ldr	r1, [r7, #12]
 800410e:	4808      	ldr	r0, [pc, #32]	; (8004130 <SX1272SetTxContinuousWave+0xa0>)
 8004110:	f000 ffaa 	bl	8005068 <TimerSetValue>

    SX1272.Settings.State = RF_TX_RUNNING;
 8004114:	4b07      	ldr	r3, [pc, #28]	; (8004134 <SX1272SetTxContinuousWave+0xa4>)
 8004116:	2202      	movs	r2, #2
 8004118:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 800411a:	4805      	ldr	r0, [pc, #20]	; (8004130 <SX1272SetTxContinuousWave+0xa0>)
 800411c:	f000 feda 	bl	8004ed4 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8004120:	2003      	movs	r0, #3
 8004122:	f000 f865 	bl	80041f0 <SX1272SetOpMode>
}
 8004126:	bf00      	nop
 8004128:	3710      	adds	r7, #16
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	200004b0 	.word	0x200004b0
 8004134:	20000448 	.word	0x20000448

08004138 <SX1272ReadRssi>:

int16_t SX1272ReadRssi( RadioModems_t modem )
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	4603      	mov	r3, r0
 8004140:	71fb      	strb	r3, [r7, #7]
    int16_t rssi = 0;
 8004142:	2300      	movs	r3, #0
 8004144:	81fb      	strh	r3, [r7, #14]

    switch( modem )
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d002      	beq.n	8004152 <SX1272ReadRssi+0x1a>
 800414c:	2b01      	cmp	r3, #1
 800414e:	d00b      	beq.n	8004168 <SX1272ReadRssi+0x30>
 8004150:	e013      	b.n	800417a <SX1272ReadRssi+0x42>
    {
    case MODEM_FSK:
        rssi = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8004152:	2011      	movs	r0, #17
 8004154:	f000 f8e8 	bl	8004328 <SX1272Read>
 8004158:	4603      	mov	r3, r0
 800415a:	085b      	lsrs	r3, r3, #1
 800415c:	b2db      	uxtb	r3, r3
 800415e:	b29b      	uxth	r3, r3
 8004160:	425b      	negs	r3, r3
 8004162:	b29b      	uxth	r3, r3
 8004164:	81fb      	strh	r3, [r7, #14]
        break;
 8004166:	e00c      	b.n	8004182 <SX1272ReadRssi+0x4a>
    case MODEM_LORA:
        rssi = RSSI_OFFSET + SX1272Read( REG_LR_RSSIVALUE );
 8004168:	201b      	movs	r0, #27
 800416a:	f000 f8dd 	bl	8004328 <SX1272Read>
 800416e:	4603      	mov	r3, r0
 8004170:	b29b      	uxth	r3, r3
 8004172:	3b8b      	subs	r3, #139	; 0x8b
 8004174:	b29b      	uxth	r3, r3
 8004176:	81fb      	strh	r3, [r7, #14]
        break;
 8004178:	e003      	b.n	8004182 <SX1272ReadRssi+0x4a>
    default:
        rssi = -1;
 800417a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800417e:	81fb      	strh	r3, [r7, #14]
        break;
 8004180:	bf00      	nop
    }
    return rssi;
 8004182:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8004186:	4618      	mov	r0, r3
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <SX1272Reset>:

void SX1272Reset( void )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef initStruct = { 0 };
 8004196:	1d3b      	adds	r3, r7, #4
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	605a      	str	r2, [r3, #4]
 800419e:	609a      	str	r2, [r3, #8]
 80041a0:	60da      	str	r2, [r3, #12]
 80041a2:	611a      	str	r2, [r3, #16]

    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80041a4:	2301      	movs	r3, #1
 80041a6:	60bb      	str	r3, [r7, #8]
    initStruct.Pull = GPIO_NOPULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]
    initStruct.Speed = GPIO_SPEED_HIGH;
 80041ac:	2303      	movs	r3, #3
 80041ae:	613b      	str	r3, [r7, #16]

    // Set RESET pin to 1
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80041b0:	1d3b      	adds	r3, r7, #4
 80041b2:	461a      	mov	r2, r3
 80041b4:	2101      	movs	r1, #1
 80041b6:	480d      	ldr	r0, [pc, #52]	; (80041ec <SX1272Reset+0x5c>)
 80041b8:	f001 f84e 	bl	8005258 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 1 );
 80041bc:	2201      	movs	r2, #1
 80041be:	2101      	movs	r1, #1
 80041c0:	480a      	ldr	r0, [pc, #40]	; (80041ec <SX1272Reset+0x5c>)
 80041c2:	f001 f913 	bl	80053ec <HW_GPIO_Write>

    // Wait 1 ms
    DelayMs( 1 );
 80041c6:	2001      	movs	r0, #1
 80041c8:	f000 fe00 	bl	8004dcc <DelayMs>

    // Configure RESET as input
    initStruct.Mode = GPIO_NOPULL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60bb      	str	r3, [r7, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80041d0:	1d3b      	adds	r3, r7, #4
 80041d2:	461a      	mov	r2, r3
 80041d4:	2101      	movs	r1, #1
 80041d6:	4805      	ldr	r0, [pc, #20]	; (80041ec <SX1272Reset+0x5c>)
 80041d8:	f001 f83e 	bl	8005258 <HW_GPIO_Init>

    // Wait 6 ms
    DelayMs( 6 );
 80041dc:	2006      	movs	r0, #6
 80041de:	f000 fdf5 	bl	8004dcc <DelayMs>
}
 80041e2:	bf00      	nop
 80041e4:	3718      	adds	r7, #24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40020000 	.word	0x40020000

080041f0 <SX1272SetOpMode>:

void SX1272SetOpMode( uint8_t opMode )
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	71fb      	strb	r3, [r7, #7]
    if( opMode == RF_OPMODE_SLEEP )
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d105      	bne.n	800420c <SX1272SetOpMode+0x1c>
    {
        LoRaBoardCallbacks->SX1272BoardSetAntSwLowPower( true );
 8004200:	4b15      	ldr	r3, [pc, #84]	; (8004258 <SX1272SetOpMode+0x68>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	2001      	movs	r0, #1
 8004208:	4798      	blx	r3
 800420a:	e00f      	b.n	800422c <SX1272SetOpMode+0x3c>
    }
    else
    {
        // Enable TCXO if operating mode different from SLEEP.
        LoRaBoardCallbacks->SX1272BoardSetXO( SET );
 800420c:	4b12      	ldr	r3, [pc, #72]	; (8004258 <SX1272SetOpMode+0x68>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2001      	movs	r0, #1
 8004214:	4798      	blx	r3
        LoRaBoardCallbacks->SX1272BoardSetAntSwLowPower( false );
 8004216:	4b10      	ldr	r3, [pc, #64]	; (8004258 <SX1272SetOpMode+0x68>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	2000      	movs	r0, #0
 800421e:	4798      	blx	r3
        LoRaBoardCallbacks->SX1272BoardSetAntSw( opMode );
 8004220:	4b0d      	ldr	r3, [pc, #52]	; (8004258 <SX1272SetOpMode+0x68>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	79fa      	ldrb	r2, [r7, #7]
 8004228:	4610      	mov	r0, r2
 800422a:	4798      	blx	r3
    }
    SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 800422c:	2001      	movs	r0, #1
 800422e:	f000 f87b 	bl	8004328 <SX1272Read>
 8004232:	4603      	mov	r3, r0
 8004234:	b25b      	sxtb	r3, r3
 8004236:	f023 0307 	bic.w	r3, r3, #7
 800423a:	b25a      	sxtb	r2, r3
 800423c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004240:	4313      	orrs	r3, r2
 8004242:	b25b      	sxtb	r3, r3
 8004244:	b2db      	uxtb	r3, r3
 8004246:	4619      	mov	r1, r3
 8004248:	2001      	movs	r0, #1
 800424a:	f000 f85b 	bl	8004304 <SX1272Write>
}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	200001c4 	.word	0x200001c4

0800425c <SX1272SetModem>:

void SX1272SetModem( RadioModems_t modem )
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	4603      	mov	r3, r0
 8004264:	71fb      	strb	r3, [r7, #7]
    if( ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8004266:	2001      	movs	r0, #1
 8004268:	f000 f85e 	bl	8004328 <SX1272Read>
 800426c:	4603      	mov	r3, r0
 800426e:	b25b      	sxtb	r3, r3
 8004270:	2b00      	cmp	r3, #0
 8004272:	da03      	bge.n	800427c <SX1272SetModem+0x20>
    {
        SX1272.Settings.Modem = MODEM_LORA;
 8004274:	4b22      	ldr	r3, [pc, #136]	; (8004300 <SX1272SetModem+0xa4>)
 8004276:	2201      	movs	r2, #1
 8004278:	715a      	strb	r2, [r3, #5]
 800427a:	e002      	b.n	8004282 <SX1272SetModem+0x26>
    }
    else
    {
        SX1272.Settings.Modem = MODEM_FSK;
 800427c:	4b20      	ldr	r3, [pc, #128]	; (8004300 <SX1272SetModem+0xa4>)
 800427e:	2200      	movs	r2, #0
 8004280:	715a      	strb	r2, [r3, #5]
    }

    if( SX1272.Settings.Modem == modem )
 8004282:	4b1f      	ldr	r3, [pc, #124]	; (8004300 <SX1272SetModem+0xa4>)
 8004284:	795b      	ldrb	r3, [r3, #5]
 8004286:	79fa      	ldrb	r2, [r7, #7]
 8004288:	429a      	cmp	r2, r3
 800428a:	d035      	beq.n	80042f8 <SX1272SetModem+0x9c>
    {
        return;
    }

    SX1272.Settings.Modem = modem;
 800428c:	4a1c      	ldr	r2, [pc, #112]	; (8004300 <SX1272SetModem+0xa4>)
 800428e:	79fb      	ldrb	r3, [r7, #7]
 8004290:	7153      	strb	r3, [r2, #5]
    switch( SX1272.Settings.Modem )
 8004292:	4b1b      	ldr	r3, [pc, #108]	; (8004300 <SX1272SetModem+0xa4>)
 8004294:	795b      	ldrb	r3, [r3, #5]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d016      	beq.n	80042c8 <SX1272SetModem+0x6c>
    {
    default:
    case MODEM_FSK:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 800429a:	2000      	movs	r0, #0
 800429c:	f7ff ffa8 	bl	80041f0 <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 80042a0:	2001      	movs	r0, #1
 80042a2:	f000 f841 	bl	8004328 <SX1272Read>
 80042a6:	4603      	mov	r3, r0
 80042a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	4619      	mov	r1, r3
 80042b0:	2001      	movs	r0, #1
 80042b2:	f000 f827 	bl	8004304 <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 80042b6:	2100      	movs	r1, #0
 80042b8:	2040      	movs	r0, #64	; 0x40
 80042ba:	f000 f823 	bl	8004304 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 80042be:	2130      	movs	r1, #48	; 0x30
 80042c0:	2041      	movs	r0, #65	; 0x41
 80042c2:	f000 f81f 	bl	8004304 <SX1272Write>
        break;
 80042c6:	e018      	b.n	80042fa <SX1272SetModem+0x9e>
    case MODEM_LORA:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80042c8:	2000      	movs	r0, #0
 80042ca:	f7ff ff91 	bl	80041f0 <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 80042ce:	2001      	movs	r0, #1
 80042d0:	f000 f82a 	bl	8004328 <SX1272Read>
 80042d4:	4603      	mov	r3, r0
 80042d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	4619      	mov	r1, r3
 80042de:	2001      	movs	r0, #1
 80042e0:	f000 f810 	bl	8004304 <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 80042e4:	2100      	movs	r1, #0
 80042e6:	2040      	movs	r0, #64	; 0x40
 80042e8:	f000 f80c 	bl	8004304 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x00 );
 80042ec:	2100      	movs	r1, #0
 80042ee:	2041      	movs	r0, #65	; 0x41
 80042f0:	f000 f808 	bl	8004304 <SX1272Write>
        break;
 80042f4:	bf00      	nop
 80042f6:	e000      	b.n	80042fa <SX1272SetModem+0x9e>
        return;
 80042f8:	bf00      	nop
    }
}
 80042fa:	3708      	adds	r7, #8
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	20000448 	.word	0x20000448

08004304 <SX1272Write>:

void SX1272Write( uint16_t addr, uint8_t data )
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	4603      	mov	r3, r0
 800430c:	460a      	mov	r2, r1
 800430e:	80fb      	strh	r3, [r7, #6]
 8004310:	4613      	mov	r3, r2
 8004312:	717b      	strb	r3, [r7, #5]
	SX1272WriteBuffer( addr, &data, 1 );
 8004314:	1d79      	adds	r1, r7, #5
 8004316:	88fb      	ldrh	r3, [r7, #6]
 8004318:	2201      	movs	r2, #1
 800431a:	4618      	mov	r0, r3
 800431c:	f000 f816 	bl	800434c <SX1272WriteBuffer>
	//PRINTF("WRITE\r\n");
}
 8004320:	bf00      	nop
 8004322:	3708      	adds	r7, #8
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <SX1272Read>:

uint8_t SX1272Read( uint16_t addr )
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX1272ReadBuffer( addr, &data, 1 );
 8004332:	f107 010f 	add.w	r1, r7, #15
 8004336:	88fb      	ldrh	r3, [r7, #6]
 8004338:	2201      	movs	r2, #1
 800433a:	4618      	mov	r0, r3
 800433c:	f000 f838 	bl	80043b0 <SX1272ReadBuffer>
    return data;
 8004340:	7bfb      	ldrb	r3, [r7, #15]
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
	...

0800434c <SX1272WriteBuffer>:

void SX1272WriteBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	6039      	str	r1, [r7, #0]
 8004356:	80fb      	strh	r3, [r7, #6]
 8004358:	4613      	mov	r3, r2
 800435a:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 800435c:	2200      	movs	r2, #0
 800435e:	2140      	movs	r1, #64	; 0x40
 8004360:	4812      	ldr	r0, [pc, #72]	; (80043ac <SX1272WriteBuffer+0x60>)
 8004362:	f001 f843 	bl	80053ec <HW_GPIO_Write>

    HW_SPI_InOut( addr | 0x80 );
 8004366:	88fb      	ldrh	r3, [r7, #6]
 8004368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800436c:	b29b      	uxth	r3, r3
 800436e:	4618      	mov	r0, r3
 8004370:	f001 fb4e 	bl	8005a10 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 8004374:	2300      	movs	r3, #0
 8004376:	73fb      	strb	r3, [r7, #15]
 8004378:	e00a      	b.n	8004390 <SX1272WriteBuffer+0x44>
    {
        HW_SPI_InOut( buffer[i] );
 800437a:	7bfb      	ldrb	r3, [r7, #15]
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	4413      	add	r3, r2
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	b29b      	uxth	r3, r3
 8004384:	4618      	mov	r0, r3
 8004386:	f001 fb43 	bl	8005a10 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 800438a:	7bfb      	ldrb	r3, [r7, #15]
 800438c:	3301      	adds	r3, #1
 800438e:	73fb      	strb	r3, [r7, #15]
 8004390:	7bfa      	ldrb	r2, [r7, #15]
 8004392:	797b      	ldrb	r3, [r7, #5]
 8004394:	429a      	cmp	r2, r3
 8004396:	d3f0      	bcc.n	800437a <SX1272WriteBuffer+0x2e>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8004398:	2201      	movs	r2, #1
 800439a:	2140      	movs	r1, #64	; 0x40
 800439c:	4803      	ldr	r0, [pc, #12]	; (80043ac <SX1272WriteBuffer+0x60>)
 800439e:	f001 f825 	bl	80053ec <HW_GPIO_Write>
}
 80043a2:	bf00      	nop
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40020400 	.word	0x40020400

080043b0 <SX1272ReadBuffer>:

void SX1272ReadBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	6039      	str	r1, [r7, #0]
 80043ba:	80fb      	strh	r3, [r7, #6]
 80043bc:	4613      	mov	r3, r2
 80043be:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 80043c0:	2200      	movs	r2, #0
 80043c2:	2140      	movs	r1, #64	; 0x40
 80043c4:	4813      	ldr	r0, [pc, #76]	; (8004414 <SX1272ReadBuffer+0x64>)
 80043c6:	f001 f811 	bl	80053ec <HW_GPIO_Write>

    HW_SPI_InOut( addr & 0x7F );
 80043ca:	88fb      	ldrh	r3, [r7, #6]
 80043cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	4618      	mov	r0, r3
 80043d4:	f001 fb1c 	bl	8005a10 <HW_SPI_InOut>

    for( i = 0; i < size; i++ )
 80043d8:	2300      	movs	r3, #0
 80043da:	73fb      	strb	r3, [r7, #15]
 80043dc:	e00c      	b.n	80043f8 <SX1272ReadBuffer+0x48>
    {
        buffer[i] = HW_SPI_InOut( 0 );
 80043de:	2000      	movs	r0, #0
 80043e0:	f001 fb16 	bl	8005a10 <HW_SPI_InOut>
 80043e4:	4603      	mov	r3, r0
 80043e6:	4619      	mov	r1, r3
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	4413      	add	r3, r2
 80043ee:	b2ca      	uxtb	r2, r1
 80043f0:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 80043f2:	7bfb      	ldrb	r3, [r7, #15]
 80043f4:	3301      	adds	r3, #1
 80043f6:	73fb      	strb	r3, [r7, #15]
 80043f8:	7bfa      	ldrb	r2, [r7, #15]
 80043fa:	797b      	ldrb	r3, [r7, #5]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d3ee      	bcc.n	80043de <SX1272ReadBuffer+0x2e>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8004400:	2201      	movs	r2, #1
 8004402:	2140      	movs	r1, #64	; 0x40
 8004404:	4803      	ldr	r0, [pc, #12]	; (8004414 <SX1272ReadBuffer+0x64>)
 8004406:	f000 fff1 	bl	80053ec <HW_GPIO_Write>
}
 800440a:	bf00      	nop
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	40020400 	.word	0x40020400

08004418 <SX1272WriteFifo>:

void SX1272WriteFifo( uint8_t *buffer, uint8_t size )
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	460b      	mov	r3, r1
 8004422:	70fb      	strb	r3, [r7, #3]
    SX1272WriteBuffer( 0, buffer, size );
 8004424:	78fb      	ldrb	r3, [r7, #3]
 8004426:	461a      	mov	r2, r3
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	2000      	movs	r0, #0
 800442c:	f7ff ff8e 	bl	800434c <SX1272WriteBuffer>
}
 8004430:	bf00      	nop
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <SX1272ReadFifo>:

void SX1272ReadFifo( uint8_t *buffer, uint8_t size )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	460b      	mov	r3, r1
 8004442:	70fb      	strb	r3, [r7, #3]
    SX1272ReadBuffer( 0, buffer, size );
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	461a      	mov	r2, r3
 8004448:	6879      	ldr	r1, [r7, #4]
 800444a:	2000      	movs	r0, #0
 800444c:	f7ff ffb0 	bl	80043b0 <SX1272ReadBuffer>
}
 8004450:	bf00      	nop
 8004452:	3708      	adds	r7, #8
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <SX1272SetMaxPayloadLength>:

void SX1272SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	4603      	mov	r3, r0
 8004460:	460a      	mov	r2, r1
 8004462:	71fb      	strb	r3, [r7, #7]
 8004464:	4613      	mov	r3, r2
 8004466:	71bb      	strb	r3, [r7, #6]
    SX1272SetModem( modem );
 8004468:	79fb      	ldrb	r3, [r7, #7]
 800446a:	4618      	mov	r0, r3
 800446c:	f7ff fef6 	bl	800425c <SX1272SetModem>

    switch( modem )
 8004470:	79fb      	ldrb	r3, [r7, #7]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d002      	beq.n	800447c <SX1272SetMaxPayloadLength+0x24>
 8004476:	2b01      	cmp	r3, #1
 8004478:	d00e      	beq.n	8004498 <SX1272SetMaxPayloadLength+0x40>
        break;
    case MODEM_LORA:
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 800447a:	e014      	b.n	80044a6 <SX1272SetMaxPayloadLength+0x4e>
        if( SX1272.Settings.Fsk.FixLen == false )
 800447c:	4b0c      	ldr	r3, [pc, #48]	; (80044b0 <SX1272SetMaxPayloadLength+0x58>)
 800447e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004482:	f083 0301 	eor.w	r3, r3, #1
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00b      	beq.n	80044a4 <SX1272SetMaxPayloadLength+0x4c>
            SX1272Write( REG_PAYLOADLENGTH, max );
 800448c:	79bb      	ldrb	r3, [r7, #6]
 800448e:	4619      	mov	r1, r3
 8004490:	2032      	movs	r0, #50	; 0x32
 8004492:	f7ff ff37 	bl	8004304 <SX1272Write>
        break;
 8004496:	e005      	b.n	80044a4 <SX1272SetMaxPayloadLength+0x4c>
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
 8004498:	79bb      	ldrb	r3, [r7, #6]
 800449a:	4619      	mov	r1, r3
 800449c:	2023      	movs	r0, #35	; 0x23
 800449e:	f7ff ff31 	bl	8004304 <SX1272Write>
        break;
 80044a2:	e000      	b.n	80044a6 <SX1272SetMaxPayloadLength+0x4e>
        break;
 80044a4:	bf00      	nop
}
 80044a6:	bf00      	nop
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	20000448 	.word	0x20000448

080044b4 <SX1272SetPublicNetwork>:

void SX1272SetPublicNetwork( bool enable )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	4603      	mov	r3, r0
 80044bc:	71fb      	strb	r3, [r7, #7]
    SX1272SetModem( MODEM_LORA );
 80044be:	2001      	movs	r0, #1
 80044c0:	f7ff fecc 	bl	800425c <SX1272SetModem>
    SX1272.Settings.LoRa.PublicNetwork = enable;
 80044c4:	4a09      	ldr	r2, [pc, #36]	; (80044ec <SX1272SetPublicNetwork+0x38>)
 80044c6:	79fb      	ldrb	r3, [r7, #7]
 80044c8:	f882 305c 	strb.w	r3, [r2, #92]	; 0x5c
    if( enable == true )
 80044cc:	79fb      	ldrb	r3, [r7, #7]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d004      	beq.n	80044dc <SX1272SetPublicNetwork+0x28>
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 80044d2:	2134      	movs	r1, #52	; 0x34
 80044d4:	2039      	movs	r0, #57	; 0x39
 80044d6:	f7ff ff15 	bl	8004304 <SX1272Write>
    else
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
    }
}
 80044da:	e003      	b.n	80044e4 <SX1272SetPublicNetwork+0x30>
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 80044dc:	2112      	movs	r1, #18
 80044de:	2039      	movs	r0, #57	; 0x39
 80044e0:	f7ff ff10 	bl	8004304 <SX1272Write>
}
 80044e4:	bf00      	nop
 80044e6:	3708      	adds	r7, #8
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	20000448 	.word	0x20000448

080044f0 <SX1272OnTimeoutIrq>:
{
    return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
}

void SX1272OnTimeoutIrq( void* context )
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 80044f8:	4b4a      	ldr	r3, [pc, #296]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 80044fa:	791b      	ldrb	r3, [r3, #4]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d002      	beq.n	8004506 <SX1272OnTimeoutIrq+0x16>
 8004500:	2b02      	cmp	r3, #2
 8004502:	d042      	beq.n	800458a <SX1272OnTimeoutIrq+0x9a>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 8004504:	e08a      	b.n	800461c <SX1272OnTimeoutIrq+0x12c>
        if( SX1272.Settings.Modem == MODEM_FSK )
 8004506:	4b47      	ldr	r3, [pc, #284]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 8004508:	795b      	ldrb	r3, [r3, #5]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d12f      	bne.n	800456e <SX1272OnTimeoutIrq+0x7e>
            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 800450e:	4b45      	ldr	r3, [pc, #276]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 8004510:	2200      	movs	r2, #0
 8004512:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8004516:	4b43      	ldr	r3, [pc, #268]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 800451e:	4b41      	ldr	r3, [pc, #260]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 8004520:	2200      	movs	r2, #0
 8004522:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = 0;
 8004524:	4b3f      	ldr	r3, [pc, #252]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 8004526:	2200      	movs	r2, #0
 8004528:	875a      	strh	r2, [r3, #58]	; 0x3a
            SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 800452a:	210b      	movs	r1, #11
 800452c:	203e      	movs	r0, #62	; 0x3e
 800452e:	f7ff fee9 	bl	8004304 <SX1272Write>
            SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8004532:	2110      	movs	r1, #16
 8004534:	203f      	movs	r0, #63	; 0x3f
 8004536:	f7ff fee5 	bl	8004304 <SX1272Write>
            if( SX1272.Settings.Fsk.RxContinuous == true )
 800453a:	4b3a      	ldr	r3, [pc, #232]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 800453c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00e      	beq.n	8004562 <SX1272OnTimeoutIrq+0x72>
                SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8004544:	200d      	movs	r0, #13
 8004546:	f7ff feef 	bl	8004328 <SX1272Read>
 800454a:	4603      	mov	r3, r0
 800454c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004550:	b2db      	uxtb	r3, r3
 8004552:	4619      	mov	r1, r3
 8004554:	200d      	movs	r0, #13
 8004556:	f7ff fed5 	bl	8004304 <SX1272Write>
                TimerStart( &RxTimeoutSyncWord );
 800455a:	4833      	ldr	r0, [pc, #204]	; (8004628 <SX1272OnTimeoutIrq+0x138>)
 800455c:	f000 fcba 	bl	8004ed4 <TimerStart>
 8004560:	e005      	b.n	800456e <SX1272OnTimeoutIrq+0x7e>
                SX1272.Settings.State = RF_IDLE;
 8004562:	4b30      	ldr	r3, [pc, #192]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 8004564:	2200      	movs	r2, #0
 8004566:	711a      	strb	r2, [r3, #4]
                TimerStop( &RxTimeoutSyncWord );
 8004568:	482f      	ldr	r0, [pc, #188]	; (8004628 <SX1272OnTimeoutIrq+0x138>)
 800456a:	f000 fd03 	bl	8004f74 <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800456e:	4b2f      	ldr	r3, [pc, #188]	; (800462c <SX1272OnTimeoutIrq+0x13c>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d04f      	beq.n	8004616 <SX1272OnTimeoutIrq+0x126>
 8004576:	4b2d      	ldr	r3, [pc, #180]	; (800462c <SX1272OnTimeoutIrq+0x13c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d04a      	beq.n	8004616 <SX1272OnTimeoutIrq+0x126>
            RadioEvents->RxTimeout( );
 8004580:	4b2a      	ldr	r3, [pc, #168]	; (800462c <SX1272OnTimeoutIrq+0x13c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	4798      	blx	r3
        break;
 8004588:	e045      	b.n	8004616 <SX1272OnTimeoutIrq+0x126>
        SX1272Reset( );
 800458a:	f7ff fe01 	bl	8004190 <SX1272Reset>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 800458e:	2000      	movs	r0, #0
 8004590:	f7ff fe2e 	bl	80041f0 <SX1272SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8004594:	2300      	movs	r3, #0
 8004596:	73fb      	strb	r3, [r7, #15]
 8004598:	e020      	b.n	80045dc <SX1272OnTimeoutIrq+0xec>
            SX1272SetModem( RadioRegsInit[i].Modem );
 800459a:	7bfa      	ldrb	r2, [r7, #15]
 800459c:	4924      	ldr	r1, [pc, #144]	; (8004630 <SX1272OnTimeoutIrq+0x140>)
 800459e:	4613      	mov	r3, r2
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	4413      	add	r3, r2
 80045a4:	440b      	add	r3, r1
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7ff fe57 	bl	800425c <SX1272SetModem>
            SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80045ae:	7bfa      	ldrb	r2, [r7, #15]
 80045b0:	491f      	ldr	r1, [pc, #124]	; (8004630 <SX1272OnTimeoutIrq+0x140>)
 80045b2:	4613      	mov	r3, r2
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	4413      	add	r3, r2
 80045b8:	440b      	add	r3, r1
 80045ba:	3301      	adds	r3, #1
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	b298      	uxth	r0, r3
 80045c0:	7bfa      	ldrb	r2, [r7, #15]
 80045c2:	491b      	ldr	r1, [pc, #108]	; (8004630 <SX1272OnTimeoutIrq+0x140>)
 80045c4:	4613      	mov	r3, r2
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	4413      	add	r3, r2
 80045ca:	440b      	add	r3, r1
 80045cc:	3302      	adds	r3, #2
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	4619      	mov	r1, r3
 80045d2:	f7ff fe97 	bl	8004304 <SX1272Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80045d6:	7bfb      	ldrb	r3, [r7, #15]
 80045d8:	3301      	adds	r3, #1
 80045da:	73fb      	strb	r3, [r7, #15]
 80045dc:	7bfb      	ldrb	r3, [r7, #15]
 80045de:	2b10      	cmp	r3, #16
 80045e0:	d9db      	bls.n	800459a <SX1272OnTimeoutIrq+0xaa>
        SX1272SetModem( MODEM_FSK );
 80045e2:	2000      	movs	r0, #0
 80045e4:	f7ff fe3a 	bl	800425c <SX1272SetModem>
        SX1272SetPublicNetwork( SX1272.Settings.LoRa.PublicNetwork );
 80045e8:	4b0e      	ldr	r3, [pc, #56]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 80045ea:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7ff ff60 	bl	80044b4 <SX1272SetPublicNetwork>
        SX1272.Settings.State = RF_IDLE;
 80045f4:	4b0b      	ldr	r3, [pc, #44]	; (8004624 <SX1272OnTimeoutIrq+0x134>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	711a      	strb	r2, [r3, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80045fa:	4b0c      	ldr	r3, [pc, #48]	; (800462c <SX1272OnTimeoutIrq+0x13c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00b      	beq.n	800461a <SX1272OnTimeoutIrq+0x12a>
 8004602:	4b0a      	ldr	r3, [pc, #40]	; (800462c <SX1272OnTimeoutIrq+0x13c>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d006      	beq.n	800461a <SX1272OnTimeoutIrq+0x12a>
            RadioEvents->TxTimeout( );
 800460c:	4b07      	ldr	r3, [pc, #28]	; (800462c <SX1272OnTimeoutIrq+0x13c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	4798      	blx	r3
        break;
 8004614:	e001      	b.n	800461a <SX1272OnTimeoutIrq+0x12a>
        break;
 8004616:	bf00      	nop
 8004618:	e000      	b.n	800461c <SX1272OnTimeoutIrq+0x12c>
        break;
 800461a:	bf00      	nop
    }
}
 800461c:	bf00      	nop
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20000448 	.word	0x20000448
 8004628:	200004c8 	.word	0x200004c8
 800462c:	200000c0 	.word	0x200000c0
 8004630:	08007668 	.word	0x08007668

08004634 <SX1272OnDio0Irq>:

void SX1272OnDio0Irq( void* context )
{
 8004634:	b590      	push	{r4, r7, lr}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
    volatile uint8_t irqFlags = 0;
 800463c:	2300      	movs	r3, #0
 800463e:	737b      	strb	r3, [r7, #13]

    switch( SX1272.Settings.State )
 8004640:	4ba3      	ldr	r3, [pc, #652]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004642:	791b      	ldrb	r3, [r3, #4]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d003      	beq.n	8004650 <SX1272OnDio0Irq+0x1c>
 8004648:	2b02      	cmp	r3, #2
 800464a:	f000 819d 	beq.w	8004988 <SX1272OnDio0Irq+0x354>
                }
                break;
            }
            break;
        default:
            break;
 800464e:	e1b8      	b.n	80049c2 <SX1272OnDio0Irq+0x38e>
            switch( SX1272.Settings.Modem )
 8004650:	4b9f      	ldr	r3, [pc, #636]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004652:	795b      	ldrb	r3, [r3, #5]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d003      	beq.n	8004660 <SX1272OnDio0Irq+0x2c>
 8004658:	2b01      	cmp	r3, #1
 800465a:	f000 80de 	beq.w	800481a <SX1272OnDio0Irq+0x1e6>
                break;
 800465e:	e192      	b.n	8004986 <SX1272OnDio0Irq+0x352>
                if( SX1272.Settings.Fsk.CrcOn == true )
 8004660:	4b9b      	ldr	r3, [pc, #620]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004662:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004666:	2b00      	cmp	r3, #0
 8004668:	d04e      	beq.n	8004708 <SX1272OnDio0Irq+0xd4>
                    irqFlags = SX1272Read( REG_IRQFLAGS2 );
 800466a:	203f      	movs	r0, #63	; 0x3f
 800466c:	f7ff fe5c 	bl	8004328 <SX1272Read>
 8004670:	4603      	mov	r3, r0
 8004672:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8004674:	7b7b      	ldrb	r3, [r7, #13]
 8004676:	b2db      	uxtb	r3, r3
 8004678:	f003 0302 	and.w	r3, r3, #2
 800467c:	2b02      	cmp	r3, #2
 800467e:	d043      	beq.n	8004708 <SX1272OnDio0Irq+0xd4>
                        SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8004680:	210b      	movs	r1, #11
 8004682:	203e      	movs	r0, #62	; 0x3e
 8004684:	f7ff fe3e 	bl	8004304 <SX1272Write>
                        SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8004688:	2110      	movs	r1, #16
 800468a:	203f      	movs	r0, #63	; 0x3f
 800468c:	f7ff fe3a 	bl	8004304 <SX1272Write>
                        TimerStop( &RxTimeoutTimer );
 8004690:	4890      	ldr	r0, [pc, #576]	; (80048d4 <SX1272OnDio0Irq+0x2a0>)
 8004692:	f000 fc6f 	bl	8004f74 <TimerStop>
                        if( SX1272.Settings.Fsk.RxContinuous == false )
 8004696:	4b8e      	ldr	r3, [pc, #568]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004698:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800469c:	f083 0301 	eor.w	r3, r3, #1
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d006      	beq.n	80046b4 <SX1272OnDio0Irq+0x80>
                            TimerStop( &RxTimeoutSyncWord );
 80046a6:	488c      	ldr	r0, [pc, #560]	; (80048d8 <SX1272OnDio0Irq+0x2a4>)
 80046a8:	f000 fc64 	bl	8004f74 <TimerStop>
                            SX1272.Settings.State = RF_IDLE;
 80046ac:	4b88      	ldr	r3, [pc, #544]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	711a      	strb	r2, [r3, #4]
 80046b2:	e00d      	b.n	80046d0 <SX1272OnDio0Irq+0x9c>
                            SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80046b4:	200d      	movs	r0, #13
 80046b6:	f7ff fe37 	bl	8004328 <SX1272Read>
 80046ba:	4603      	mov	r3, r0
 80046bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	4619      	mov	r1, r3
 80046c4:	200d      	movs	r0, #13
 80046c6:	f7ff fe1d 	bl	8004304 <SX1272Write>
                            TimerStart( &RxTimeoutSyncWord );
 80046ca:	4883      	ldr	r0, [pc, #524]	; (80048d8 <SX1272OnDio0Irq+0x2a4>)
 80046cc:	f000 fc02 	bl	8004ed4 <TimerStart>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80046d0:	4b82      	ldr	r3, [pc, #520]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d008      	beq.n	80046ea <SX1272OnDio0Irq+0xb6>
 80046d8:	4b80      	ldr	r3, [pc, #512]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <SX1272OnDio0Irq+0xb6>
                            RadioEvents->RxError( );
 80046e2:	4b7e      	ldr	r3, [pc, #504]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	4798      	blx	r3
                        SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 80046ea:	4b79      	ldr	r3, [pc, #484]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                        SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 80046f2:	4b77      	ldr	r3, [pc, #476]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                        SX1272.Settings.FskPacketHandler.NbBytes = 0;
 80046fa:	4b75      	ldr	r3, [pc, #468]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	879a      	strh	r2, [r3, #60]	; 0x3c
                        SX1272.Settings.FskPacketHandler.Size = 0;
 8004700:	4b73      	ldr	r3, [pc, #460]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004702:	2200      	movs	r2, #0
 8004704:	875a      	strh	r2, [r3, #58]	; 0x3a
                        break;
 8004706:	e13e      	b.n	8004986 <SX1272OnDio0Irq+0x352>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 8004708:	4b71      	ldr	r3, [pc, #452]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800470a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800470c:	2b00      	cmp	r3, #0
 800470e:	d12c      	bne.n	800476a <SX1272OnDio0Irq+0x136>
 8004710:	4b6f      	ldr	r3, [pc, #444]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004712:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004714:	2b00      	cmp	r3, #0
 8004716:	d128      	bne.n	800476a <SX1272OnDio0Irq+0x136>
                    if( SX1272.Settings.Fsk.FixLen == false )
 8004718:	4b6d      	ldr	r3, [pc, #436]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800471a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800471e:	f083 0301 	eor.w	r3, r3, #1
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	d004      	beq.n	8004732 <SX1272OnDio0Irq+0xfe>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 8004728:	2101      	movs	r1, #1
 800472a:	486d      	ldr	r0, [pc, #436]	; (80048e0 <SX1272OnDio0Irq+0x2ac>)
 800472c:	f7ff fe84 	bl	8004438 <SX1272ReadFifo>
 8004730:	e006      	b.n	8004740 <SX1272OnDio0Irq+0x10c>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 8004732:	2032      	movs	r0, #50	; 0x32
 8004734:	f7ff fdf8 	bl	8004328 <SX1272Read>
 8004738:	4603      	mov	r3, r0
 800473a:	b29a      	uxth	r2, r3
 800473c:	4b64      	ldr	r3, [pc, #400]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800473e:	875a      	strh	r2, [r3, #58]	; 0x3a
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8004740:	4b63      	ldr	r3, [pc, #396]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004742:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004744:	461a      	mov	r2, r3
 8004746:	4b67      	ldr	r3, [pc, #412]	; (80048e4 <SX1272OnDio0Irq+0x2b0>)
 8004748:	18d0      	adds	r0, r2, r3
 800474a:	4b61      	ldr	r3, [pc, #388]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800474c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800474e:	b2da      	uxtb	r2, r3
 8004750:	4b5f      	ldr	r3, [pc, #380]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004752:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004754:	b2db      	uxtb	r3, r3
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	b2db      	uxtb	r3, r3
 800475a:	4619      	mov	r1, r3
 800475c:	f7ff fe6c 	bl	8004438 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8004760:	4b5b      	ldr	r3, [pc, #364]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004762:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8004764:	4b5a      	ldr	r3, [pc, #360]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004766:	879a      	strh	r2, [r3, #60]	; 0x3c
 8004768:	e013      	b.n	8004792 <SX1272OnDio0Irq+0x15e>
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 800476a:	4b59      	ldr	r3, [pc, #356]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800476c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800476e:	461a      	mov	r2, r3
 8004770:	4b5c      	ldr	r3, [pc, #368]	; (80048e4 <SX1272OnDio0Irq+0x2b0>)
 8004772:	18d0      	adds	r0, r2, r3
 8004774:	4b56      	ldr	r3, [pc, #344]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004776:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004778:	b2da      	uxtb	r2, r3
 800477a:	4b55      	ldr	r3, [pc, #340]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800477c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800477e:	b2db      	uxtb	r3, r3
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	b2db      	uxtb	r3, r3
 8004784:	4619      	mov	r1, r3
 8004786:	f7ff fe57 	bl	8004438 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 800478a:	4b51      	ldr	r3, [pc, #324]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800478c:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800478e:	4b50      	ldr	r3, [pc, #320]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004790:	879a      	strh	r2, [r3, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 8004792:	4850      	ldr	r0, [pc, #320]	; (80048d4 <SX1272OnDio0Irq+0x2a0>)
 8004794:	f000 fbee 	bl	8004f74 <TimerStop>
                if( SX1272.Settings.Fsk.RxContinuous == false )
 8004798:	4b4d      	ldr	r3, [pc, #308]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800479a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800479e:	f083 0301 	eor.w	r3, r3, #1
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d006      	beq.n	80047b6 <SX1272OnDio0Irq+0x182>
                    SX1272.Settings.State = RF_IDLE;
 80047a8:	4b49      	ldr	r3, [pc, #292]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutSyncWord );
 80047ae:	484a      	ldr	r0, [pc, #296]	; (80048d8 <SX1272OnDio0Irq+0x2a4>)
 80047b0:	f000 fbe0 	bl	8004f74 <TimerStop>
 80047b4:	e00d      	b.n	80047d2 <SX1272OnDio0Irq+0x19e>
                    SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80047b6:	200d      	movs	r0, #13
 80047b8:	f7ff fdb6 	bl	8004328 <SX1272Read>
 80047bc:	4603      	mov	r3, r0
 80047be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	4619      	mov	r1, r3
 80047c6:	200d      	movs	r0, #13
 80047c8:	f7ff fd9c 	bl	8004304 <SX1272Write>
                    TimerStart( &RxTimeoutSyncWord );
 80047cc:	4842      	ldr	r0, [pc, #264]	; (80048d8 <SX1272OnDio0Irq+0x2a4>)
 80047ce:	f000 fb81 	bl	8004ed4 <TimerStart>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80047d2:	4b42      	ldr	r3, [pc, #264]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d010      	beq.n	80047fc <SX1272OnDio0Irq+0x1c8>
 80047da:	4b40      	ldr	r3, [pc, #256]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00b      	beq.n	80047fc <SX1272OnDio0Irq+0x1c8>
                    RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.FskPacketHandler.Size, SX1272.Settings.FskPacketHandler.RssiValue, 0 );
 80047e4:	4b3d      	ldr	r3, [pc, #244]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689c      	ldr	r4, [r3, #8]
 80047ea:	4b39      	ldr	r3, [pc, #228]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80047ec:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 80047ee:	4b38      	ldr	r3, [pc, #224]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80047f0:	f993 3032 	ldrsb.w	r3, [r3, #50]	; 0x32
 80047f4:	b21a      	sxth	r2, r3
 80047f6:	2300      	movs	r3, #0
 80047f8:	483a      	ldr	r0, [pc, #232]	; (80048e4 <SX1272OnDio0Irq+0x2b0>)
 80047fa:	47a0      	blx	r4
                SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 80047fc:	4b34      	ldr	r3, [pc, #208]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8004804:	4b32      	ldr	r3, [pc, #200]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004806:	2200      	movs	r2, #0
 8004808:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                SX1272.Settings.FskPacketHandler.NbBytes = 0;
 800480c:	4b30      	ldr	r3, [pc, #192]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800480e:	2200      	movs	r2, #0
 8004810:	879a      	strh	r2, [r3, #60]	; 0x3c
                SX1272.Settings.FskPacketHandler.Size = 0;
 8004812:	4b2f      	ldr	r3, [pc, #188]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004814:	2200      	movs	r2, #0
 8004816:	875a      	strh	r2, [r3, #58]	; 0x3a
                break;
 8004818:	e0b5      	b.n	8004986 <SX1272OnDio0Irq+0x352>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 800481a:	2140      	movs	r1, #64	; 0x40
 800481c:	2012      	movs	r0, #18
 800481e:	f7ff fd71 	bl	8004304 <SX1272Write>
                    irqFlags = SX1272Read( REG_LR_IRQFLAGS );
 8004822:	2012      	movs	r0, #18
 8004824:	f7ff fd80 	bl	8004328 <SX1272Read>
 8004828:	4603      	mov	r3, r0
 800482a:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 800482c:	7b7b      	ldrb	r3, [r7, #13]
 800482e:	b2db      	uxtb	r3, r3
 8004830:	f003 0320 	and.w	r3, r3, #32
 8004834:	2b20      	cmp	r3, #32
 8004836:	d121      	bne.n	800487c <SX1272OnDio0Irq+0x248>
                        SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8004838:	2120      	movs	r1, #32
 800483a:	2012      	movs	r0, #18
 800483c:	f7ff fd62 	bl	8004304 <SX1272Write>
                        if( SX1272.Settings.LoRa.RxContinuous == false )
 8004840:	4b23      	ldr	r3, [pc, #140]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004842:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004846:	f083 0301 	eor.w	r3, r3, #1
 800484a:	b2db      	uxtb	r3, r3
 800484c:	2b00      	cmp	r3, #0
 800484e:	d002      	beq.n	8004856 <SX1272OnDio0Irq+0x222>
                            SX1272.Settings.State = RF_IDLE;
 8004850:	4b1f      	ldr	r3, [pc, #124]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 8004852:	2200      	movs	r2, #0
 8004854:	711a      	strb	r2, [r3, #4]
                        TimerStop( &RxTimeoutTimer );
 8004856:	481f      	ldr	r0, [pc, #124]	; (80048d4 <SX1272OnDio0Irq+0x2a0>)
 8004858:	f000 fb8c 	bl	8004f74 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800485c:	4b1f      	ldr	r3, [pc, #124]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 808d 	beq.w	8004980 <SX1272OnDio0Irq+0x34c>
 8004866:	4b1d      	ldr	r3, [pc, #116]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 8087 	beq.w	8004980 <SX1272OnDio0Irq+0x34c>
                            RadioEvents->RxError( );
 8004872:	4b1a      	ldr	r3, [pc, #104]	; (80048dc <SX1272OnDio0Irq+0x2a8>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	4798      	blx	r3
                        break;
 800487a:	e081      	b.n	8004980 <SX1272OnDio0Irq+0x34c>
                    SX1272.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1272Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 800487c:	2019      	movs	r0, #25
 800487e:	f7ff fd53 	bl	8004328 <SX1272Read>
 8004882:	4603      	mov	r3, r0
 8004884:	b25b      	sxtb	r3, r3
 8004886:	3302      	adds	r3, #2
 8004888:	109b      	asrs	r3, r3, #2
 800488a:	b25a      	sxtb	r2, r3
 800488c:	4b10      	ldr	r3, [pc, #64]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800488e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    int16_t rssi = SX1272Read( REG_LR_PKTRSSIVALUE );
 8004892:	201a      	movs	r0, #26
 8004894:	f7ff fd48 	bl	8004328 <SX1272Read>
 8004898:	4603      	mov	r3, r0
 800489a:	81fb      	strh	r3, [r7, #14]
                    if( SX1272.Settings.LoRaPacketHandler.SnrValue < 0 )
 800489c:	4b0c      	ldr	r3, [pc, #48]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 800489e:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	da20      	bge.n	80048e8 <SX1272OnDio0Irq+0x2b4>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 80048a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80048aa:	111b      	asrs	r3, r3, #4
 80048ac:	b21b      	sxth	r3, r3
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	89fb      	ldrh	r3, [r7, #14]
 80048b2:	4413      	add	r3, r2
 80048b4:	b29a      	uxth	r2, r3
                                                                      SX1272.Settings.LoRaPacketHandler.SnrValue;
 80048b6:	4b06      	ldr	r3, [pc, #24]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80048b8:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 80048bc:	b29b      	uxth	r3, r3
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 80048be:	4413      	add	r3, r2
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	3b8b      	subs	r3, #139	; 0x8b
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	b21a      	sxth	r2, r3
 80048c8:	4b01      	ldr	r3, [pc, #4]	; (80048d0 <SX1272OnDio0Irq+0x29c>)
 80048ca:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80048ce:	e019      	b.n	8004904 <SX1272OnDio0Irq+0x2d0>
 80048d0:	20000448 	.word	0x20000448
 80048d4:	200004e0 	.word	0x200004e0
 80048d8:	200004c8 	.word	0x200004c8
 80048dc:	200000c0 	.word	0x200000c0
 80048e0:	20000482 	.word	0x20000482
 80048e4:	200000c4 	.word	0x200000c4
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 );
 80048e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80048ec:	111b      	asrs	r3, r3, #4
 80048ee:	b21b      	sxth	r3, r3
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	89fb      	ldrh	r3, [r7, #14]
 80048f4:	4413      	add	r3, r2
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b8b      	subs	r3, #139	; 0x8b
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	b21a      	sxth	r2, r3
 80048fe:	4b33      	ldr	r3, [pc, #204]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004900:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
                    SX1272.Settings.LoRaPacketHandler.Size = SX1272Read( REG_LR_RXNBBYTES );
 8004904:	2013      	movs	r0, #19
 8004906:	f7ff fd0f 	bl	8004328 <SX1272Read>
 800490a:	4603      	mov	r3, r0
 800490c:	461a      	mov	r2, r3
 800490e:	4b2f      	ldr	r3, [pc, #188]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004910:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
                    SX1272Write( REG_LR_FIFOADDRPTR, SX1272Read( REG_LR_FIFORXCURRENTADDR ) );
 8004914:	2010      	movs	r0, #16
 8004916:	f7ff fd07 	bl	8004328 <SX1272Read>
 800491a:	4603      	mov	r3, r0
 800491c:	4619      	mov	r1, r3
 800491e:	200d      	movs	r0, #13
 8004920:	f7ff fcf0 	bl	8004304 <SX1272Write>
                    SX1272ReadFifo( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size );
 8004924:	4b29      	ldr	r3, [pc, #164]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004926:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800492a:	4619      	mov	r1, r3
 800492c:	4828      	ldr	r0, [pc, #160]	; (80049d0 <SX1272OnDio0Irq+0x39c>)
 800492e:	f7ff fd83 	bl	8004438 <SX1272ReadFifo>
                    if( SX1272.Settings.LoRa.RxContinuous == false )
 8004932:	4b26      	ldr	r3, [pc, #152]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004934:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004938:	f083 0301 	eor.w	r3, r3, #1
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <SX1272OnDio0Irq+0x314>
                        SX1272.Settings.State = RF_IDLE;
 8004942:	4b22      	ldr	r3, [pc, #136]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004944:	2200      	movs	r2, #0
 8004946:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutTimer );
 8004948:	4822      	ldr	r0, [pc, #136]	; (80049d4 <SX1272OnDio0Irq+0x3a0>)
 800494a:	f000 fb13 	bl	8004f74 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800494e:	4b22      	ldr	r3, [pc, #136]	; (80049d8 <SX1272OnDio0Irq+0x3a4>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d016      	beq.n	8004984 <SX1272OnDio0Irq+0x350>
 8004956:	4b20      	ldr	r3, [pc, #128]	; (80049d8 <SX1272OnDio0Irq+0x3a4>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d011      	beq.n	8004984 <SX1272OnDio0Irq+0x350>
                        RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size, SX1272.Settings.LoRaPacketHandler.RssiValue, SX1272.Settings.LoRaPacketHandler.SnrValue );
 8004960:	4b1d      	ldr	r3, [pc, #116]	; (80049d8 <SX1272OnDio0Irq+0x3a4>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	689c      	ldr	r4, [r3, #8]
 8004966:	4b19      	ldr	r3, [pc, #100]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004968:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800496c:	b299      	uxth	r1, r3
 800496e:	4b17      	ldr	r3, [pc, #92]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004970:	f9b3 2062 	ldrsh.w	r2, [r3, #98]	; 0x62
 8004974:	4b15      	ldr	r3, [pc, #84]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004976:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 800497a:	4815      	ldr	r0, [pc, #84]	; (80049d0 <SX1272OnDio0Irq+0x39c>)
 800497c:	47a0      	blx	r4
                break;
 800497e:	e001      	b.n	8004984 <SX1272OnDio0Irq+0x350>
                        break;
 8004980:	bf00      	nop
 8004982:	e01e      	b.n	80049c2 <SX1272OnDio0Irq+0x38e>
                break;
 8004984:	bf00      	nop
            break;
 8004986:	e01c      	b.n	80049c2 <SX1272OnDio0Irq+0x38e>
            TimerStop( &TxTimeoutTimer );
 8004988:	4814      	ldr	r0, [pc, #80]	; (80049dc <SX1272OnDio0Irq+0x3a8>)
 800498a:	f000 faf3 	bl	8004f74 <TimerStop>
            switch( SX1272.Settings.Modem )
 800498e:	4b0f      	ldr	r3, [pc, #60]	; (80049cc <SX1272OnDio0Irq+0x398>)
 8004990:	795b      	ldrb	r3, [r3, #5]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d103      	bne.n	800499e <SX1272OnDio0Irq+0x36a>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8004996:	2108      	movs	r1, #8
 8004998:	2012      	movs	r0, #18
 800499a:	f7ff fcb3 	bl	8004304 <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 800499e:	4b0b      	ldr	r3, [pc, #44]	; (80049cc <SX1272OnDio0Irq+0x398>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80049a4:	4b0c      	ldr	r3, [pc, #48]	; (80049d8 <SX1272OnDio0Irq+0x3a4>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d008      	beq.n	80049be <SX1272OnDio0Irq+0x38a>
 80049ac:	4b0a      	ldr	r3, [pc, #40]	; (80049d8 <SX1272OnDio0Irq+0x3a4>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <SX1272OnDio0Irq+0x38a>
                    RadioEvents->TxDone( );
 80049b6:	4b08      	ldr	r3, [pc, #32]	; (80049d8 <SX1272OnDio0Irq+0x3a4>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4798      	blx	r3
                break;
 80049be:	bf00      	nop
            break;
 80049c0:	bf00      	nop
    }
}
 80049c2:	bf00      	nop
 80049c4:	3714      	adds	r7, #20
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd90      	pop	{r4, r7, pc}
 80049ca:	bf00      	nop
 80049cc:	20000448 	.word	0x20000448
 80049d0:	200000c4 	.word	0x200000c4
 80049d4:	200004e0 	.word	0x200004e0
 80049d8:	200000c0 	.word	0x200000c0
 80049dc:	200004b0 	.word	0x200004b0

080049e0 <SX1272OnDio1Irq>:

void SX1272OnDio1Irq( void* context )
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 80049e8:	4b62      	ldr	r3, [pc, #392]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 80049ea:	791b      	ldrb	r3, [r3, #4]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d002      	beq.n	80049f6 <SX1272OnDio1Irq+0x16>
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d07a      	beq.n	8004aea <SX1272OnDio1Irq+0x10a>
            default:
                break;
            }
            break;
        default:
            break;
 80049f4:	e0b9      	b.n	8004b6a <SX1272OnDio1Irq+0x18a>
            switch( SX1272.Settings.Modem )
 80049f6:	4b5f      	ldr	r3, [pc, #380]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 80049f8:	795b      	ldrb	r3, [r3, #5]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d002      	beq.n	8004a04 <SX1272OnDio1Irq+0x24>
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d05a      	beq.n	8004ab8 <SX1272OnDio1Irq+0xd8>
                break;
 8004a02:	e071      	b.n	8004ae8 <SX1272OnDio1Irq+0x108>
                TimerStop( &RxTimeoutSyncWord );
 8004a04:	485c      	ldr	r0, [pc, #368]	; (8004b78 <SX1272OnDio1Irq+0x198>)
 8004a06:	f000 fab5 	bl	8004f74 <TimerStop>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 8004a0a:	4b5a      	ldr	r3, [pc, #360]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a0c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d117      	bne.n	8004a42 <SX1272OnDio1Irq+0x62>
 8004a12:	4b58      	ldr	r3, [pc, #352]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a14:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d113      	bne.n	8004a42 <SX1272OnDio1Irq+0x62>
                    if( SX1272.Settings.Fsk.FixLen == false )
 8004a1a:	4b56      	ldr	r3, [pc, #344]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a1c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004a20:	f083 0301 	eor.w	r3, r3, #1
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d004      	beq.n	8004a34 <SX1272OnDio1Irq+0x54>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	4853      	ldr	r0, [pc, #332]	; (8004b7c <SX1272OnDio1Irq+0x19c>)
 8004a2e:	f7ff fd03 	bl	8004438 <SX1272ReadFifo>
 8004a32:	e006      	b.n	8004a42 <SX1272OnDio1Irq+0x62>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 8004a34:	2032      	movs	r0, #50	; 0x32
 8004a36:	f7ff fc77 	bl	8004328 <SX1272Read>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	4b4d      	ldr	r3, [pc, #308]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a40:	875a      	strh	r2, [r3, #58]	; 0x3a
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) >= SX1272.Settings.FskPacketHandler.FifoThresh )
 8004a42:	4b4c      	ldr	r3, [pc, #304]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a44:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004a46:	461a      	mov	r2, r3
 8004a48:	4b4a      	ldr	r3, [pc, #296]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a4a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	4a49      	ldr	r2, [pc, #292]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a50:	f892 203e 	ldrb.w	r2, [r2, #62]	; 0x3e
 8004a54:	4293      	cmp	r3, r2
 8004a56:	db1a      	blt.n	8004a8e <SX1272OnDio1Irq+0xae>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.FifoThresh - 1 );
 8004a58:	4b46      	ldr	r3, [pc, #280]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a5a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	4b48      	ldr	r3, [pc, #288]	; (8004b80 <SX1272OnDio1Irq+0x1a0>)
 8004a60:	441a      	add	r2, r3
 8004a62:	4b44      	ldr	r3, [pc, #272]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	4610      	mov	r0, r2
 8004a70:	f7ff fce2 	bl	8004438 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.FifoThresh - 1;
 8004a74:	4b3f      	ldr	r3, [pc, #252]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a76:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8004a78:	4b3e      	ldr	r3, [pc, #248]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	4413      	add	r3, r2
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	4b3a      	ldr	r3, [pc, #232]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a8a:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8004a8c:	e02c      	b.n	8004ae8 <SX1272OnDio1Irq+0x108>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8004a8e:	4b39      	ldr	r3, [pc, #228]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a90:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004a92:	461a      	mov	r2, r3
 8004a94:	4b3a      	ldr	r3, [pc, #232]	; (8004b80 <SX1272OnDio1Irq+0x1a0>)
 8004a96:	18d0      	adds	r0, r2, r3
 8004a98:	4b36      	ldr	r3, [pc, #216]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004a9a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004a9c:	b2da      	uxtb	r2, r3
 8004a9e:	4b35      	ldr	r3, [pc, #212]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004aa0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	f7ff fcc5 	bl	8004438 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8004aae:	4b31      	ldr	r3, [pc, #196]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004ab0:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8004ab2:	4b30      	ldr	r3, [pc, #192]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004ab4:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8004ab6:	e017      	b.n	8004ae8 <SX1272OnDio1Irq+0x108>
                TimerStop( &RxTimeoutTimer );
 8004ab8:	4832      	ldr	r0, [pc, #200]	; (8004b84 <SX1272OnDio1Irq+0x1a4>)
 8004aba:	f000 fa5b 	bl	8004f74 <TimerStop>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8004abe:	2180      	movs	r1, #128	; 0x80
 8004ac0:	2012      	movs	r0, #18
 8004ac2:	f7ff fc1f 	bl	8004304 <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 8004ac6:	4b2b      	ldr	r3, [pc, #172]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8004acc:	4b2e      	ldr	r3, [pc, #184]	; (8004b88 <SX1272OnDio1Irq+0x1a8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d008      	beq.n	8004ae6 <SX1272OnDio1Irq+0x106>
 8004ad4:	4b2c      	ldr	r3, [pc, #176]	; (8004b88 <SX1272OnDio1Irq+0x1a8>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <SX1272OnDio1Irq+0x106>
                    RadioEvents->RxTimeout( );
 8004ade:	4b2a      	ldr	r3, [pc, #168]	; (8004b88 <SX1272OnDio1Irq+0x1a8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	4798      	blx	r3
                break;
 8004ae6:	bf00      	nop
            break;
 8004ae8:	e03f      	b.n	8004b6a <SX1272OnDio1Irq+0x18a>
            switch( SX1272.Settings.Modem )
 8004aea:	4b22      	ldr	r3, [pc, #136]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004aec:	795b      	ldrb	r3, [r3, #5]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d002      	beq.n	8004af8 <SX1272OnDio1Irq+0x118>
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d037      	beq.n	8004b66 <SX1272OnDio1Irq+0x186>
                break;
 8004af6:	e037      	b.n	8004b68 <SX1272OnDio1Irq+0x188>
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) > SX1272.Settings.FskPacketHandler.ChunkSize )
 8004af8:	4b1e      	ldr	r3, [pc, #120]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004afa:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004afc:	461a      	mov	r2, r3
 8004afe:	4b1d      	ldr	r3, [pc, #116]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b00:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	4a1b      	ldr	r2, [pc, #108]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b06:	f892 203f 	ldrb.w	r2, [r2, #63]	; 0x3f
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	dd16      	ble.n	8004b3c <SX1272OnDio1Irq+0x15c>
                    SX1272WriteFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.ChunkSize );
 8004b0e:	4b19      	ldr	r3, [pc, #100]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b10:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004b12:	461a      	mov	r2, r3
 8004b14:	4b1a      	ldr	r3, [pc, #104]	; (8004b80 <SX1272OnDio1Irq+0x1a0>)
 8004b16:	441a      	add	r2, r3
 8004b18:	4b16      	ldr	r3, [pc, #88]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b1a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b1e:	4619      	mov	r1, r3
 8004b20:	4610      	mov	r0, r2
 8004b22:	f7ff fc79 	bl	8004418 <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8004b26:	4b13      	ldr	r3, [pc, #76]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b28:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8004b2a:	4b12      	ldr	r3, [pc, #72]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b2c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	4413      	add	r3, r2
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	4b0f      	ldr	r3, [pc, #60]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b38:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8004b3a:	e015      	b.n	8004b68 <SX1272OnDio1Irq+0x188>
                    SX1272WriteFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8004b3c:	4b0d      	ldr	r3, [pc, #52]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b3e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004b40:	461a      	mov	r2, r3
 8004b42:	4b0f      	ldr	r3, [pc, #60]	; (8004b80 <SX1272OnDio1Irq+0x1a0>)
 8004b44:	18d0      	adds	r0, r2, r3
 8004b46:	4b0b      	ldr	r3, [pc, #44]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b48:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004b4a:	b2da      	uxtb	r2, r3
 8004b4c:	4b09      	ldr	r3, [pc, #36]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b4e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	4619      	mov	r1, r3
 8004b58:	f7ff fc5e 	bl	8004418 <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes;
 8004b5c:	4b05      	ldr	r3, [pc, #20]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b5e:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8004b60:	4b04      	ldr	r3, [pc, #16]	; (8004b74 <SX1272OnDio1Irq+0x194>)
 8004b62:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8004b64:	e000      	b.n	8004b68 <SX1272OnDio1Irq+0x188>
                break;
 8004b66:	bf00      	nop
            break;
 8004b68:	bf00      	nop
    }
}
 8004b6a:	bf00      	nop
 8004b6c:	3708      	adds	r7, #8
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	20000448 	.word	0x20000448
 8004b78:	200004c8 	.word	0x200004c8
 8004b7c:	20000482 	.word	0x20000482
 8004b80:	200000c4 	.word	0x200000c4
 8004b84:	200004e0 	.word	0x200004e0
 8004b88:	200000c0 	.word	0x200000c0

08004b8c <SX1272OnDio2Irq>:

void SX1272OnDio2Irq( void* context )
{
 8004b8c:	b590      	push	{r4, r7, lr}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
    uint32_t afcChannel = 0;
 8004b94:	2300      	movs	r3, #0
 8004b96:	617b      	str	r3, [r7, #20]


    switch( SX1272.Settings.State )
 8004b98:	4b57      	ldr	r3, [pc, #348]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004b9a:	791b      	ldrb	r3, [r3, #4]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d002      	beq.n	8004ba6 <SX1272OnDio2Irq+0x1a>
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d07b      	beq.n	8004c9c <SX1272OnDio2Irq+0x110>
            default:
                break;
            }
            break;
        default:
            break;
 8004ba4:	e0a4      	b.n	8004cf0 <SX1272OnDio2Irq+0x164>
            switch( SX1272.Settings.Modem )
 8004ba6:	4b54      	ldr	r3, [pc, #336]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004ba8:	795b      	ldrb	r3, [r3, #5]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <SX1272OnDio2Irq+0x28>
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d051      	beq.n	8004c56 <SX1272OnDio2Irq+0xca>
                break;
 8004bb2:	e072      	b.n	8004c9a <SX1272OnDio2Irq+0x10e>
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 8004bb4:	4b50      	ldr	r3, [pc, #320]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                if( ( SX1272.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1272.Settings.FskPacketHandler.SyncWordDetected == false ) )
 8004bbc:	4b4e      	ldr	r3, [pc, #312]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004bbe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d166      	bne.n	8004c94 <SX1272OnDio2Irq+0x108>
 8004bc6:	4b4c      	ldr	r3, [pc, #304]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004bc8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d161      	bne.n	8004c94 <SX1272OnDio2Irq+0x108>
                    TimerStop( &RxTimeoutSyncWord );
 8004bd0:	484a      	ldr	r0, [pc, #296]	; (8004cfc <SX1272OnDio2Irq+0x170>)
 8004bd2:	f000 f9cf 	bl	8004f74 <TimerStop>
                    SX1272.Settings.FskPacketHandler.SyncWordDetected = true;
 8004bd6:	4b48      	ldr	r3, [pc, #288]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                    SX1272.Settings.FskPacketHandler.RssiValue = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8004bde:	2011      	movs	r0, #17
 8004be0:	f7ff fba2 	bl	8004328 <SX1272Read>
 8004be4:	4603      	mov	r3, r0
 8004be6:	085b      	lsrs	r3, r3, #1
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	425b      	negs	r3, r3
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	b25a      	sxtb	r2, r3
 8004bf0:	4b41      	ldr	r3, [pc, #260]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004bf2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8004bf6:	201b      	movs	r0, #27
 8004bf8:	f7ff fb96 	bl	8004328 <SX1272Read>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	021c      	lsls	r4, r3, #8
                                     ( uint16_t )SX1272Read( REG_AFCLSB ) );
 8004c00:	201c      	movs	r0, #28
 8004c02:	f7ff fb91 	bl	8004328 <SX1272Read>
 8004c06:	4603      	mov	r3, r0
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8004c08:	4323      	orrs	r3, r4
 8004c0a:	617b      	str	r3, [r7, #20]
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1272.Settings.FskPacketHandler.AfcValue );
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	0a1b      	lsrs	r3, r3, #8
 8004c10:	613b      	str	r3, [r7, #16]
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	021b      	lsls	r3, r3, #8
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	f643 5209 	movw	r2, #15625	; 0x3d09
 8004c22:	fb02 f203 	mul.w	r2, r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f643 5109 	movw	r1, #15625	; 0x3d09
 8004c2c:	fb01 f303 	mul.w	r3, r1, r3
 8004c30:	3380      	adds	r3, #128	; 0x80
 8004c32:	0a1b      	lsrs	r3, r3, #8
 8004c34:	4413      	add	r3, r2
 8004c36:	461a      	mov	r2, r3
 8004c38:	4b2f      	ldr	r3, [pc, #188]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004c3a:	635a      	str	r2, [r3, #52]	; 0x34
                    SX1272.Settings.FskPacketHandler.RxGain = ( SX1272Read( REG_LNA ) >> 5 ) & 0x07;
 8004c3c:	200c      	movs	r0, #12
 8004c3e:	f7ff fb73 	bl	8004328 <SX1272Read>
 8004c42:	4603      	mov	r3, r0
 8004c44:	095b      	lsrs	r3, r3, #5
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	f003 0307 	and.w	r3, r3, #7
 8004c4c:	b2da      	uxtb	r2, r3
 8004c4e:	4b2a      	ldr	r3, [pc, #168]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004c50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                break;
 8004c54:	e01e      	b.n	8004c94 <SX1272OnDio2Irq+0x108>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8004c56:	4b28      	ldr	r3, [pc, #160]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004c58:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d01b      	beq.n	8004c98 <SX1272OnDio2Irq+0x10c>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004c60:	2102      	movs	r1, #2
 8004c62:	2012      	movs	r0, #18
 8004c64:	f7ff fb4e 	bl	8004304 <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8004c68:	4b25      	ldr	r3, [pc, #148]	; (8004d00 <SX1272OnDio2Irq+0x174>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d013      	beq.n	8004c98 <SX1272OnDio2Irq+0x10c>
 8004c70:	4b23      	ldr	r3, [pc, #140]	; (8004d00 <SX1272OnDio2Irq+0x174>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00e      	beq.n	8004c98 <SX1272OnDio2Irq+0x10c>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8004c7a:	4b21      	ldr	r3, [pc, #132]	; (8004d00 <SX1272OnDio2Irq+0x174>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695c      	ldr	r4, [r3, #20]
 8004c80:	201c      	movs	r0, #28
 8004c82:	f7ff fb51 	bl	8004328 <SX1272Read>
 8004c86:	4603      	mov	r3, r0
 8004c88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	4618      	mov	r0, r3
 8004c90:	47a0      	blx	r4
                break;
 8004c92:	e001      	b.n	8004c98 <SX1272OnDio2Irq+0x10c>
                break;
 8004c94:	bf00      	nop
 8004c96:	e02b      	b.n	8004cf0 <SX1272OnDio2Irq+0x164>
                break;
 8004c98:	bf00      	nop
            break;
 8004c9a:	e029      	b.n	8004cf0 <SX1272OnDio2Irq+0x164>
            switch( SX1272.Settings.Modem )
 8004c9c:	4b16      	ldr	r3, [pc, #88]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004c9e:	795b      	ldrb	r3, [r3, #5]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d021      	beq.n	8004ce8 <SX1272OnDio2Irq+0x15c>
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d000      	beq.n	8004caa <SX1272OnDio2Irq+0x11e>
                break;
 8004ca8:	e021      	b.n	8004cee <SX1272OnDio2Irq+0x162>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8004caa:	4b13      	ldr	r3, [pc, #76]	; (8004cf8 <SX1272OnDio2Irq+0x16c>)
 8004cac:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01b      	beq.n	8004cec <SX1272OnDio2Irq+0x160>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004cb4:	2102      	movs	r1, #2
 8004cb6:	2012      	movs	r0, #18
 8004cb8:	f7ff fb24 	bl	8004304 <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8004cbc:	4b10      	ldr	r3, [pc, #64]	; (8004d00 <SX1272OnDio2Irq+0x174>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d013      	beq.n	8004cec <SX1272OnDio2Irq+0x160>
 8004cc4:	4b0e      	ldr	r3, [pc, #56]	; (8004d00 <SX1272OnDio2Irq+0x174>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00e      	beq.n	8004cec <SX1272OnDio2Irq+0x160>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8004cce:	4b0c      	ldr	r3, [pc, #48]	; (8004d00 <SX1272OnDio2Irq+0x174>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695c      	ldr	r4, [r3, #20]
 8004cd4:	201c      	movs	r0, #28
 8004cd6:	f7ff fb27 	bl	8004328 <SX1272Read>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	47a0      	blx	r4
                break;
 8004ce6:	e001      	b.n	8004cec <SX1272OnDio2Irq+0x160>
                break;
 8004ce8:	bf00      	nop
 8004cea:	e000      	b.n	8004cee <SX1272OnDio2Irq+0x162>
                break;
 8004cec:	bf00      	nop
            break;
 8004cee:	bf00      	nop
    }
}
 8004cf0:	bf00      	nop
 8004cf2:	371c      	adds	r7, #28
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd90      	pop	{r4, r7, pc}
 8004cf8:	20000448 	.word	0x20000448
 8004cfc:	200004c8 	.word	0x200004c8
 8004d00:	200000c0 	.word	0x200000c0

08004d04 <SX1272OnDio3Irq>:

void SX1272OnDio3Irq( void* context )
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.Modem )
 8004d0c:	4b1d      	ldr	r3, [pc, #116]	; (8004d84 <SX1272OnDio3Irq+0x80>)
 8004d0e:	795b      	ldrb	r3, [r3, #5]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d030      	beq.n	8004d76 <SX1272OnDio3Irq+0x72>
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d000      	beq.n	8004d1a <SX1272OnDio3Irq+0x16>
                RadioEvents->CadDone( false );
            }
        }
        break;
    default:
        break;
 8004d18:	e030      	b.n	8004d7c <SX1272OnDio3Irq+0x78>
        if( ( SX1272Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8004d1a:	2012      	movs	r0, #18
 8004d1c:	f7ff fb04 	bl	8004328 <SX1272Read>
 8004d20:	4603      	mov	r3, r0
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d112      	bne.n	8004d50 <SX1272OnDio3Irq+0x4c>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8004d2a:	2105      	movs	r1, #5
 8004d2c:	2012      	movs	r0, #18
 8004d2e:	f7ff fae9 	bl	8004304 <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8004d32:	4b15      	ldr	r3, [pc, #84]	; (8004d88 <SX1272OnDio3Irq+0x84>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d01f      	beq.n	8004d7a <SX1272OnDio3Irq+0x76>
 8004d3a:	4b13      	ldr	r3, [pc, #76]	; (8004d88 <SX1272OnDio3Irq+0x84>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d01a      	beq.n	8004d7a <SX1272OnDio3Irq+0x76>
                RadioEvents->CadDone( true );
 8004d44:	4b10      	ldr	r3, [pc, #64]	; (8004d88 <SX1272OnDio3Irq+0x84>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	2001      	movs	r0, #1
 8004d4c:	4798      	blx	r3
        break;
 8004d4e:	e014      	b.n	8004d7a <SX1272OnDio3Irq+0x76>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8004d50:	2104      	movs	r1, #4
 8004d52:	2012      	movs	r0, #18
 8004d54:	f7ff fad6 	bl	8004304 <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8004d58:	4b0b      	ldr	r3, [pc, #44]	; (8004d88 <SX1272OnDio3Irq+0x84>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00c      	beq.n	8004d7a <SX1272OnDio3Irq+0x76>
 8004d60:	4b09      	ldr	r3, [pc, #36]	; (8004d88 <SX1272OnDio3Irq+0x84>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d007      	beq.n	8004d7a <SX1272OnDio3Irq+0x76>
                RadioEvents->CadDone( false );
 8004d6a:	4b07      	ldr	r3, [pc, #28]	; (8004d88 <SX1272OnDio3Irq+0x84>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	2000      	movs	r0, #0
 8004d72:	4798      	blx	r3
        break;
 8004d74:	e001      	b.n	8004d7a <SX1272OnDio3Irq+0x76>
        break;
 8004d76:	bf00      	nop
 8004d78:	e000      	b.n	8004d7c <SX1272OnDio3Irq+0x78>
        break;
 8004d7a:	bf00      	nop
    }
}
 8004d7c:	bf00      	nop
 8004d7e:	3708      	adds	r7, #8
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	20000448 	.word	0x20000448
 8004d88:	200000c0 	.word	0x200000c0

08004d8c <SX1272OnDio4Irq>:

void SX1272OnDio4Irq( void* context )
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.Modem )
 8004d94:	4b0c      	ldr	r3, [pc, #48]	; (8004dc8 <SX1272OnDio4Irq+0x3c>)
 8004d96:	795b      	ldrb	r3, [r3, #5]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d002      	beq.n	8004da2 <SX1272OnDio4Irq+0x16>
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d00a      	beq.n	8004db6 <SX1272OnDio4Irq+0x2a>
        }
        break;
    case MODEM_LORA:
        break;
    default:
        break;
 8004da0:	e00c      	b.n	8004dbc <SX1272OnDio4Irq+0x30>
            if( SX1272.Settings.FskPacketHandler.PreambleDetected == false )
 8004da2:	4b09      	ldr	r3, [pc, #36]	; (8004dc8 <SX1272OnDio4Irq+0x3c>)
 8004da4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d106      	bne.n	8004dba <SX1272OnDio4Irq+0x2e>
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 8004dac:	4b06      	ldr	r3, [pc, #24]	; (8004dc8 <SX1272OnDio4Irq+0x3c>)
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        break;
 8004db4:	e001      	b.n	8004dba <SX1272OnDio4Irq+0x2e>
        break;
 8004db6:	bf00      	nop
 8004db8:	e000      	b.n	8004dbc <SX1272OnDio4Irq+0x30>
        break;
 8004dba:	bf00      	nop
    }
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr
 8004dc8:	20000448 	.word	0x20000448

08004dcc <DelayMs>:

/* Includes ------------------------------------------------------------------*/
#include "timeServer.h"

void DelayMs( uint32_t ms )
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
//  HW_RTC_DelayMs( ms );

}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <LPM_SetStopMode>:

  return;
}

void LPM_SetStopMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	4603      	mov	r3, r0
 8004de8:	460a      	mov	r2, r1
 8004dea:	71fb      	strb	r3, [r7, #7]
 8004dec:	4613      	mov	r3, r2
 8004dee:	71bb      	strb	r3, [r7, #6]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004df0:	f3ef 8310 	mrs	r3, PRIMASK
 8004df4:	613b      	str	r3, [r7, #16]
  return(result);
 8004df6:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 8004df8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8004dfa:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 8004dfc:	79bb      	ldrb	r3, [r7, #6]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d009      	beq.n	8004e16 <LPM_SetStopMode+0x36>
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d000      	beq.n	8004e08 <LPM_SetStopMode+0x28>
    {
      StopModeDisable &= ~(uint32_t)id;
      break;
    }
    default:
      break;
 8004e06:	e00e      	b.n	8004e26 <LPM_SetStopMode+0x46>
      StopModeDisable |= (uint32_t)id;
 8004e08:	79fa      	ldrb	r2, [r7, #7]
 8004e0a:	4b0c      	ldr	r3, [pc, #48]	; (8004e3c <LPM_SetStopMode+0x5c>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	4a0a      	ldr	r2, [pc, #40]	; (8004e3c <LPM_SetStopMode+0x5c>)
 8004e12:	6013      	str	r3, [r2, #0]
      break;
 8004e14:	e007      	b.n	8004e26 <LPM_SetStopMode+0x46>
      StopModeDisable &= ~(uint32_t)id;
 8004e16:	79fb      	ldrb	r3, [r7, #7]
 8004e18:	43da      	mvns	r2, r3
 8004e1a:	4b08      	ldr	r3, [pc, #32]	; (8004e3c <LPM_SetStopMode+0x5c>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	4a06      	ldr	r2, [pc, #24]	; (8004e3c <LPM_SetStopMode+0x5c>)
 8004e22:	6013      	str	r3, [r2, #0]
      break;
 8004e24:	bf00      	nop
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f383 8810 	msr	PRIMASK, r3
  }
  RESTORE_PRIMASK( );

  return;
 8004e30:	bf00      	nop
}
 8004e32:	371c      	adds	r7, #28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	200001c8 	.word	0x200001c8

08004e40 <LPM_GetMode>:

  return;
}

LPM_GetMode_t LPM_GetMode(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e46:	f3ef 8310 	mrs	r3, PRIMASK
 8004e4a:	607b      	str	r3, [r7, #4]
  return(result);
 8004e4c:	687b      	ldr	r3, [r7, #4]
  LPM_GetMode_t mode_selected;

  BACKUP_PRIMASK();
 8004e4e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e50:	b672      	cpsid	i

  DISABLE_IRQ( );

  if(StopModeDisable )
 8004e52:	4b0e      	ldr	r3, [pc, #56]	; (8004e8c <LPM_GetMode+0x4c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d002      	beq.n	8004e60 <LPM_GetMode+0x20>
  {
    mode_selected = LPM_SleepMode;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	73fb      	strb	r3, [r7, #15]
 8004e5e:	e008      	b.n	8004e72 <LPM_GetMode+0x32>
  }
  else
  {
    if(OffModeDisable)
 8004e60:	4b0b      	ldr	r3, [pc, #44]	; (8004e90 <LPM_GetMode+0x50>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d002      	beq.n	8004e6e <LPM_GetMode+0x2e>
    {
      mode_selected = LPM_StopMode;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	73fb      	strb	r3, [r7, #15]
 8004e6c:	e001      	b.n	8004e72 <LPM_GetMode+0x32>
    }
    else
    {
      mode_selected = LPM_OffMode;
 8004e6e:	2302      	movs	r3, #2
 8004e70:	73fb      	strb	r3, [r7, #15]
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	f383 8810 	msr	PRIMASK, r3
    }
  }

  RESTORE_PRIMASK( );

  return mode_selected;
 8004e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	200001c8 	.word	0x200001c8
 8004e90:	200001cc 	.word	0x200001cc

08004e94 <TimerInit>:
 * \retval true (the object is already in the list) or false
 */
static bool TimerExists( TimerEvent_t *obj );

void TimerInit( TimerEvent_t *obj, void ( *callback )( void *context ) )
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  obj->Timestamp = 0;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = 0;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	605a      	str	r2, [r3, #4]
  obj->IsStarted = false;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	721a      	strb	r2, [r3, #8]
  obj->IsNext2Expire = false;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	725a      	strb	r2, [r3, #9]
  obj->Callback = callback;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	60da      	str	r2, [r3, #12]
  obj->Context = NULL;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	611a      	str	r2, [r3, #16]
  obj->Next = NULL;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	615a      	str	r2, [r3, #20]
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <TimerStart>:
{
  obj->Context = context;
}

void TimerStart( TimerEvent_t *obj )
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t elapsedTime = 0;
 8004edc:	2300      	movs	r3, #0
 8004ede:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ee0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ee4:	617b      	str	r3, [r7, #20]
  return(result);
 8004ee6:	697b      	ldr	r3, [r7, #20]

  BACKUP_PRIMASK();
 8004ee8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8004eea:	b672      	cpsid	i

  DISABLE_IRQ( );


  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d005      	beq.n	8004efe <TimerStart+0x2a>
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f902 	bl	80050fc <TimerExists>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d005      	beq.n	8004f0a <TimerStart+0x36>
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8004f08:	e02f      	b.n	8004f6a <TimerStart+0x96>
  }
  obj->Timestamp = obj->ReloadValue;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685a      	ldr	r2, [r3, #4]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	601a      	str	r2, [r3, #0]
  obj->IsStarted = true;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	721a      	strb	r2, [r3, #8]
  obj->IsNext2Expire = false;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	725a      	strb	r2, [r3, #9]

  if( TimerListHead == NULL )
 8004f1e:	4b14      	ldr	r3, [pc, #80]	; (8004f70 <TimerStart+0x9c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d105      	bne.n	8004f32 <TimerStart+0x5e>
  {
    HW_RTC_SetTimerContext( );
 8004f26:	f000 fb5b 	bl	80055e0 <HW_RTC_SetTimerContext>
    TimerInsertNewHeadTimer( obj ); // insert a timeout at now+obj->Timestamp
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f958 	bl	80051e0 <TimerInsertNewHeadTimer>
 8004f30:	e016      	b.n	8004f60 <TimerStart+0x8c>
  }
  else
  {
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 8004f32:	f000 fb11 	bl	8005558 <HW_RTC_GetTimerElapsedTime>
 8004f36:	61f8      	str	r0, [r7, #28]
    obj->Timestamp += elapsedTime;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	441a      	add	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	601a      	str	r2, [r3, #0]

    if( obj->Timestamp < TimerListHead->Timestamp )
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	4b09      	ldr	r3, [pc, #36]	; (8004f70 <TimerStart+0x9c>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d203      	bcs.n	8004f5a <TimerStart+0x86>
    {
      TimerInsertNewHeadTimer( obj);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f944 	bl	80051e0 <TimerInsertNewHeadTimer>
 8004f58:	e002      	b.n	8004f60 <TimerStart+0x8c>
    }
    else
    {
      TimerInsertTimer( obj);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f910 	bl	8005180 <TimerInsertTimer>
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	60fb      	str	r3, [r7, #12]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f383 8810 	msr	PRIMASK, r3
    }
  }
  RESTORE_PRIMASK( );
}
 8004f6a:	3720      	adds	r7, #32
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	200001d0 	.word	0x200001d0

08004f74 <TimerStop>:
    TimerSetTimeout( TimerListHead );
  }
}

void TimerStop( TimerEvent_t *obj ) 
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b088      	sub	sp, #32
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f80:	613b      	str	r3, [r7, #16]
  return(result);
 8004f82:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 8004f84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8004f86:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  TimerEvent_t* prev = TimerListHead;
 8004f88:	4b36      	ldr	r3, [pc, #216]	; (8005064 <TimerStop+0xf0>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	61fb      	str	r3, [r7, #28]
  TimerEvent_t* cur = TimerListHead;
 8004f8e:	4b35      	ldr	r3, [pc, #212]	; (8005064 <TimerStop+0xf0>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	61bb      	str	r3, [r7, #24]

  // List is empty or the Obj to stop does not exist 
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8004f94:	4b33      	ldr	r3, [pc, #204]	; (8005064 <TimerStop+0xf0>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d002      	beq.n	8004fa2 <TimerStop+0x2e>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d105      	bne.n	8004fae <TimerStop+0x3a>
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8004fac:	e057      	b.n	800505e <TimerStop+0xea>
  }

  obj->IsStarted = false;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	721a      	strb	r2, [r3, #8]

  if( TimerListHead == obj ) // Stop the Head                  
 8004fb4:	4b2b      	ldr	r3, [pc, #172]	; (8005064 <TimerStop+0xf0>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d147      	bne.n	800504e <TimerStop+0xda>
  {
    if( TimerListHead->IsNext2Expire == true ) // The head is already running
 8004fbe:	4b29      	ldr	r3, [pc, #164]	; (8005064 <TimerStop+0xf0>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	7a5b      	ldrb	r3, [r3, #9]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d019      	beq.n	8004ffc <TimerStop+0x88>
    {

      TimerListHead->IsNext2Expire = false;
 8004fc8:	4b26      	ldr	r3, [pc, #152]	; (8005064 <TimerStop+0xf0>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	725a      	strb	r2, [r3, #9]
      if( TimerListHead->Next != NULL )
 8004fd0:	4b24      	ldr	r3, [pc, #144]	; (8005064 <TimerStop+0xf0>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <TimerStop+0x7c>
      {
        TimerListHead = TimerListHead->Next;
 8004fda:	4b22      	ldr	r3, [pc, #136]	; (8005064 <TimerStop+0xf0>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	4a20      	ldr	r2, [pc, #128]	; (8005064 <TimerStop+0xf0>)
 8004fe2:	6013      	str	r3, [r2, #0]
        TimerSetTimeout( TimerListHead );
 8004fe4:	4b1f      	ldr	r3, [pc, #124]	; (8005064 <TimerStop+0xf0>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f000 f8a5 	bl	8005138 <TimerSetTimeout>
 8004fee:	e031      	b.n	8005054 <TimerStop+0xe0>
      }
      else
      {
        HW_RTC_StopAlarm( );
 8004ff0:	f000 fadc 	bl	80055ac <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 8004ff4:	4b1b      	ldr	r3, [pc, #108]	; (8005064 <TimerStop+0xf0>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	e02b      	b.n	8005054 <TimerStop+0xe0>
      }
    }
    else // Stop the head before it is started
    {   
      if( TimerListHead->Next != NULL )   
 8004ffc:	4b19      	ldr	r3, [pc, #100]	; (8005064 <TimerStop+0xf0>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d005      	beq.n	8005012 <TimerStop+0x9e>
      {
        TimerListHead = TimerListHead->Next;
 8005006:	4b17      	ldr	r3, [pc, #92]	; (8005064 <TimerStop+0xf0>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	695b      	ldr	r3, [r3, #20]
 800500c:	4a15      	ldr	r2, [pc, #84]	; (8005064 <TimerStop+0xf0>)
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	e020      	b.n	8005054 <TimerStop+0xe0>
      }
      else
      {
        TimerListHead = NULL;
 8005012:	4b14      	ldr	r3, [pc, #80]	; (8005064 <TimerStop+0xf0>)
 8005014:	2200      	movs	r2, #0
 8005016:	601a      	str	r2, [r3, #0]
 8005018:	e01c      	b.n	8005054 <TimerStop+0xe0>
  }
  else // Stop an object within the list
  {      
    while( cur != NULL )
    {
      if( cur == obj )
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	429a      	cmp	r2, r3
 8005020:	d110      	bne.n	8005044 <TimerStop+0xd0>
      {
        if( cur->Next != NULL )
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d006      	beq.n	8005038 <TimerStop+0xc4>
        {
          cur = cur->Next;
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	69ba      	ldr	r2, [r7, #24]
 8005034:	615a      	str	r2, [r3, #20]
        else
        {
          cur = NULL;
          prev->Next = cur;
        }
        break;
 8005036:	e00d      	b.n	8005054 <TimerStop+0xe0>
          cur = NULL;
 8005038:	2300      	movs	r3, #0
 800503a:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	615a      	str	r2, [r3, #20]
        break;
 8005042:	e007      	b.n	8005054 <TimerStop+0xe0>
      }
      else
      {
        prev = cur;
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	61fb      	str	r3, [r7, #28]
        cur = cur->Next;
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	61bb      	str	r3, [r7, #24]
    while( cur != NULL )
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1e2      	bne.n	800501a <TimerStop+0xa6>
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	60bb      	str	r3, [r7, #8]
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	f383 8810 	msr	PRIMASK, r3
      }
    }   
  }
  
  RESTORE_PRIMASK( );
}  
 800505e:	3720      	adds	r7, #32
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	200001d0 	.word	0x200001d0

08005068 <TimerSetValue>:
  TimerStop( obj );
  TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  uint32_t minValue = 0;
 8005072:	2300      	movs	r3, #0
 8005074:	60bb      	str	r3, [r7, #8]
  uint32_t ticks = HW_RTC_ms2Tick( value );
 8005076:	6838      	ldr	r0, [r7, #0]
 8005078:	f000 fa07 	bl	800548a <HW_RTC_ms2Tick>
 800507c:	60f8      	str	r0, [r7, #12]

  TimerStop( obj );
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7ff ff78 	bl	8004f74 <TimerStop>

  minValue = HW_RTC_GetMinimumTimeout( );
 8005084:	f000 f9f9 	bl	800547a <HW_RTC_GetMinimumTimeout>
 8005088:	60b8      	str	r0, [r7, #8]

  if( ticks < minValue )
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	429a      	cmp	r2, r3
 8005090:	d201      	bcs.n	8005096 <TimerSetValue+0x2e>
  {
    ticks = minValue;
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	60fb      	str	r3, [r7, #12]
  }

  obj->Timestamp = ticks;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68fa      	ldr	r2, [r7, #12]
 800509a:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = ticks;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	605a      	str	r2, [r3, #4]
}
 80050a2:	bf00      	nop
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <TimerGetCurrentTime>:

TimerTime_t TimerGetCurrentTime( void )
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b082      	sub	sp, #8
 80050ae:	af00      	add	r7, sp, #0
  uint32_t now = HW_RTC_GetTimerValue( );
 80050b0:	f000 fa6a 	bl	8005588 <HW_RTC_GetTimerValue>
 80050b4:	6078      	str	r0, [r7, #4]
  return  HW_RTC_Tick2ms(now);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 fa02 	bl	80054c0 <HW_RTC_Tick2ms>
 80050bc:	4603      	mov	r3, r0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3708      	adds	r7, #8
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <TimerGetElapsedTime>:

TimerTime_t TimerGetElapsedTime( TimerTime_t past )
{
 80050c6:	b580      	push	{r7, lr}
 80050c8:	b084      	sub	sp, #16
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
  if ( past == 0 )
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d101      	bne.n	80050d8 <TimerGetElapsedTime+0x12>
  {
    return 0;
 80050d4:	2300      	movs	r3, #0
 80050d6:	e00d      	b.n	80050f4 <TimerGetElapsedTime+0x2e>
  }
  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
 80050d8:	f000 fa56 	bl	8005588 <HW_RTC_GetTimerValue>
 80050dc:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f9d3 	bl	800548a <HW_RTC_ms2Tick>
 80050e4:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	4618      	mov	r0, r3
 80050ee:	f000 f9e7 	bl	80054c0 <HW_RTC_Tick2ms>
 80050f2:	4603      	mov	r3, r0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <TimerExists>:

static bool TimerExists( TimerEvent_t *obj )
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8005104:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <TimerExists+0x38>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800510a:	e008      	b.n	800511e <TimerExists+0x22>
  {
    if( cur == obj )
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	429a      	cmp	r2, r3
 8005112:	d101      	bne.n	8005118 <TimerExists+0x1c>
    {
      return true;
 8005114:	2301      	movs	r3, #1
 8005116:	e006      	b.n	8005126 <TimerExists+0x2a>
    }
    cur = cur->Next;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d1f3      	bne.n	800510c <TimerExists+0x10>
  }
  return false;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	3714      	adds	r7, #20
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	200001d0 	.word	0x200001d0

08005138 <TimerSetTimeout>:
static void TimerSetTimeout( TimerEvent_t *obj )
{
 8005138:	b590      	push	{r4, r7, lr}
 800513a:	b085      	sub	sp, #20
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 8005140:	f000 f99b 	bl	800547a <HW_RTC_GetMinimumTimeout>
 8005144:	4603      	mov	r3, r0
 8005146:	60fb      	str	r3, [r7, #12]
  obj->IsNext2Expire = true;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	725a      	strb	r2, [r3, #9]

  // In case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681c      	ldr	r4, [r3, #0]
 8005152:	f000 fa01 	bl	8005558 <HW_RTC_GetTimerElapsedTime>
 8005156:	4602      	mov	r2, r0
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	4413      	add	r3, r2
 800515c:	429c      	cmp	r4, r3
 800515e:	d206      	bcs.n	800516e <TimerSetTimeout+0x36>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 8005160:	f000 f9fa 	bl	8005558 <HW_RTC_GetTimerElapsedTime>
 8005164:	4602      	mov	r2, r0
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	441a      	add	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	601a      	str	r2, [r3, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4618      	mov	r0, r3
 8005174:	f000 f9c2 	bl	80054fc <HW_RTC_SetAlarm>
}
 8005178:	bf00      	nop
 800517a:	3714      	adds	r7, #20
 800517c:	46bd      	mov	sp, r7
 800517e:	bd90      	pop	{r4, r7, pc}

08005180 <TimerInsertTimer>:
    return RtcTempCompensation( period, temperature );
}


static void TimerInsertTimer( TimerEvent_t *obj)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8005188:	4b14      	ldr	r3, [pc, #80]	; (80051dc <TimerInsertTimer+0x5c>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	60fb      	str	r3, [r7, #12]
  TimerEvent_t* next = TimerListHead->Next;
 800518e:	4b13      	ldr	r3, [pc, #76]	; (80051dc <TimerInsertTimer+0x5c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8005196:	e012      	b.n	80051be <TimerInsertTimer+0x3e>
  {
    if( obj->Timestamp  > next->Timestamp )
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d905      	bls.n	80051b0 <TimerInsertTimer+0x30>
    {
        cur = next;
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	60bb      	str	r3, [r7, #8]
 80051ae:	e006      	b.n	80051be <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = obj;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	615a      	str	r2, [r3, #20]
        obj->Next = next;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	615a      	str	r2, [r3, #20]
        return;
 80051bc:	e009      	b.n	80051d2 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1e8      	bne.n	8005198 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = obj;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	615a      	str	r2, [r3, #20]
  obj->Next = NULL;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	615a      	str	r2, [r3, #20]
}
 80051d2:	3714      	adds	r7, #20
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	200001d0 	.word	0x200001d0

080051e0 <TimerInsertNewHeadTimer>:

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 80051e8:	4b0b      	ldr	r3, [pc, #44]	; (8005218 <TimerInsertNewHeadTimer+0x38>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d002      	beq.n	80051fa <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsNext2Expire = false;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	725a      	strb	r2, [r3, #9]
  }

  obj->Next = cur;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	615a      	str	r2, [r3, #20]
  TimerListHead = obj;
 8005200:	4a05      	ldr	r2, [pc, #20]	; (8005218 <TimerInsertNewHeadTimer+0x38>)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8005206:	4b04      	ldr	r3, [pc, #16]	; (8005218 <TimerInsertNewHeadTimer+0x38>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f7ff ff94 	bl	8005138 <TimerSetTimeout>
}
 8005210:	bf00      	nop
 8005212:	3710      	adds	r7, #16
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	200001d0 	.word	0x200001d0

0800521c <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	4613      	mov	r3, r2
 8005228:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 800522a:	e007      	b.n	800523c <memcpy1+0x20>
    {
        *dst++ = *src++;
 800522c:	68ba      	ldr	r2, [r7, #8]
 800522e:	1c53      	adds	r3, r2, #1
 8005230:	60bb      	str	r3, [r7, #8]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	1c59      	adds	r1, r3, #1
 8005236:	60f9      	str	r1, [r7, #12]
 8005238:	7812      	ldrb	r2, [r2, #0]
 800523a:	701a      	strb	r2, [r3, #0]
    while( size-- )
 800523c:	88fb      	ldrh	r3, [r7, #6]
 800523e:	1e5a      	subs	r2, r3, #1
 8005240:	80fa      	strh	r2, [r7, #6]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1f2      	bne.n	800522c <memcpy1+0x10>
    }
}
 8005246:	bf00      	nop
 8005248:	3714      	adds	r7, #20
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <Error_Handler>:
  * @brief Error_Handler
  * @param None
  * @retval None
  */
void Error_Handler(void)
{
 8005252:	b480      	push	{r7}
 8005254:	af00      	add	r7, sp, #0
  DBG_PRINTF("Error_Handler\n");
  while(1);
 8005256:	e7fe      	b.n	8005256 <Error_Handler+0x4>

08005258 <HW_GPIO_Init>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] initStruct  GPIO_InitTypeDef intit structure
 * @retval none
 */
void HW_GPIO_Init( GPIO_TypeDef* port, uint16_t GPIO_Pin, GPIO_InitTypeDef* initStruct)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b08a      	sub	sp, #40	; 0x28
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	460b      	mov	r3, r1
 8005262:	607a      	str	r2, [r7, #4]
 8005264:	817b      	strh	r3, [r7, #10]

  RCC_GPIO_CLK_ENABLE((uint32_t)port);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	4a32      	ldr	r2, [pc, #200]	; (8005334 <HW_GPIO_Init+0xdc>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d01c      	beq.n	80052a8 <HW_GPIO_Init+0x50>
 800526e:	4a31      	ldr	r2, [pc, #196]	; (8005334 <HW_GPIO_Init+0xdc>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d803      	bhi.n	800527c <HW_GPIO_Init+0x24>
 8005274:	4a30      	ldr	r2, [pc, #192]	; (8005338 <HW_GPIO_Init+0xe0>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d007      	beq.n	800528a <HW_GPIO_Init+0x32>
 800527a:	e042      	b.n	8005302 <HW_GPIO_Init+0xaa>
 800527c:	4a2f      	ldr	r2, [pc, #188]	; (800533c <HW_GPIO_Init+0xe4>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d021      	beq.n	80052c6 <HW_GPIO_Init+0x6e>
 8005282:	4a2f      	ldr	r2, [pc, #188]	; (8005340 <HW_GPIO_Init+0xe8>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d02d      	beq.n	80052e4 <HW_GPIO_Init+0x8c>
 8005288:	e03b      	b.n	8005302 <HW_GPIO_Init+0xaa>
 800528a:	2300      	movs	r3, #0
 800528c:	627b      	str	r3, [r7, #36]	; 0x24
 800528e:	4b2d      	ldr	r3, [pc, #180]	; (8005344 <HW_GPIO_Init+0xec>)
 8005290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005292:	4a2c      	ldr	r2, [pc, #176]	; (8005344 <HW_GPIO_Init+0xec>)
 8005294:	f043 0301 	orr.w	r3, r3, #1
 8005298:	6313      	str	r3, [r2, #48]	; 0x30
 800529a:	4b2a      	ldr	r3, [pc, #168]	; (8005344 <HW_GPIO_Init+0xec>)
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	627b      	str	r3, [r7, #36]	; 0x24
 80052a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a6:	e03a      	b.n	800531e <HW_GPIO_Init+0xc6>
 80052a8:	2300      	movs	r3, #0
 80052aa:	623b      	str	r3, [r7, #32]
 80052ac:	4b25      	ldr	r3, [pc, #148]	; (8005344 <HW_GPIO_Init+0xec>)
 80052ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b0:	4a24      	ldr	r2, [pc, #144]	; (8005344 <HW_GPIO_Init+0xec>)
 80052b2:	f043 0302 	orr.w	r3, r3, #2
 80052b6:	6313      	str	r3, [r2, #48]	; 0x30
 80052b8:	4b22      	ldr	r3, [pc, #136]	; (8005344 <HW_GPIO_Init+0xec>)
 80052ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	623b      	str	r3, [r7, #32]
 80052c2:	6a3b      	ldr	r3, [r7, #32]
 80052c4:	e02b      	b.n	800531e <HW_GPIO_Init+0xc6>
 80052c6:	2300      	movs	r3, #0
 80052c8:	61fb      	str	r3, [r7, #28]
 80052ca:	4b1e      	ldr	r3, [pc, #120]	; (8005344 <HW_GPIO_Init+0xec>)
 80052cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ce:	4a1d      	ldr	r2, [pc, #116]	; (8005344 <HW_GPIO_Init+0xec>)
 80052d0:	f043 0304 	orr.w	r3, r3, #4
 80052d4:	6313      	str	r3, [r2, #48]	; 0x30
 80052d6:	4b1b      	ldr	r3, [pc, #108]	; (8005344 <HW_GPIO_Init+0xec>)
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	f003 0304 	and.w	r3, r3, #4
 80052de:	61fb      	str	r3, [r7, #28]
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	e01c      	b.n	800531e <HW_GPIO_Init+0xc6>
 80052e4:	2300      	movs	r3, #0
 80052e6:	61bb      	str	r3, [r7, #24]
 80052e8:	4b16      	ldr	r3, [pc, #88]	; (8005344 <HW_GPIO_Init+0xec>)
 80052ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ec:	4a15      	ldr	r2, [pc, #84]	; (8005344 <HW_GPIO_Init+0xec>)
 80052ee:	f043 0308 	orr.w	r3, r3, #8
 80052f2:	6313      	str	r3, [r2, #48]	; 0x30
 80052f4:	4b13      	ldr	r3, [pc, #76]	; (8005344 <HW_GPIO_Init+0xec>)
 80052f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f8:	f003 0308 	and.w	r3, r3, #8
 80052fc:	61bb      	str	r3, [r7, #24]
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	e00d      	b.n	800531e <HW_GPIO_Init+0xc6>
 8005302:	2300      	movs	r3, #0
 8005304:	617b      	str	r3, [r7, #20]
 8005306:	4b0f      	ldr	r3, [pc, #60]	; (8005344 <HW_GPIO_Init+0xec>)
 8005308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530a:	4a0e      	ldr	r2, [pc, #56]	; (8005344 <HW_GPIO_Init+0xec>)
 800530c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005310:	6313      	str	r3, [r2, #48]	; 0x30
 8005312:	4b0c      	ldr	r3, [pc, #48]	; (8005344 <HW_GPIO_Init+0xec>)
 8005314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800531a:	617b      	str	r3, [r7, #20]
 800531c:	697b      	ldr	r3, [r7, #20]

  initStruct->Pin = GPIO_Pin ;
 800531e:	897a      	ldrh	r2, [r7, #10]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	601a      	str	r2, [r3, #0]

  HAL_GPIO_Init( port, initStruct );
 8005324:	6879      	ldr	r1, [r7, #4]
 8005326:	68f8      	ldr	r0, [r7, #12]
 8005328:	f7fb ff7c 	bl	8001224 <HAL_GPIO_Init>
}
 800532c:	bf00      	nop
 800532e:	3728      	adds	r7, #40	; 0x28
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	40020400 	.word	0x40020400
 8005338:	40020000 	.word	0x40020000
 800533c:	40020800 	.word	0x40020800
 8005340:	40020c00 	.word	0x40020c00
 8005344:	40023800 	.word	0x40023800

08005348 <HW_GPIO_SetIrq>:
 * @param [IN] prio       NVIC priority (0 is highest)
 * @param [IN] irqHandler  points to the  function to execute
 * @retval none
 */
void HW_GPIO_SetIrq( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t prio,  GpioIrqHandler *irqHandler )
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	607a      	str	r2, [r7, #4]
 8005352:	603b      	str	r3, [r7, #0]
 8005354:	460b      	mov	r3, r1
 8005356:	817b      	strh	r3, [r7, #10]
  IRQn_Type IRQnb;

  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin ) ;
 8005358:	897b      	ldrh	r3, [r7, #10]
 800535a:	4618      	mov	r0, r3
 800535c:	f000 f858 	bl	8005410 <HW_GPIO_GetBitPos>
 8005360:	4603      	mov	r3, r0
 8005362:	617b      	str	r3, [r7, #20]

  if ( irqHandler != NULL)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d017      	beq.n	800539a <HW_GPIO_SetIrq+0x52>
  {
    GpioIrq[ BitPos ] = irqHandler;
 800536a:	4910      	ldr	r1, [pc, #64]	; (80053ac <HW_GPIO_SetIrq+0x64>)
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    IRQnb = MSP_GetIRQn( GPIO_Pin );
 8005374:	897b      	ldrh	r3, [r7, #10]
 8005376:	4618      	mov	r0, r3
 8005378:	f001 f857 	bl	800642a <MSP_GetIRQn>
 800537c:	4603      	mov	r3, r0
 800537e:	74fb      	strb	r3, [r7, #19]

    HAL_NVIC_SetPriority( IRQnb , prio, 0);
 8005380:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005384:	2200      	movs	r2, #0
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	4618      	mov	r0, r3
 800538a:	f7fb fef8 	bl	800117e <HAL_NVIC_SetPriority>

    HAL_NVIC_EnableIRQ( IRQnb );
 800538e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005392:	4618      	mov	r0, r3
 8005394:	f7fb ff0f 	bl	80011b6 <HAL_NVIC_EnableIRQ>
  }
  else
  {
    GpioIrq[ BitPos ] = NULL;
  }
}
 8005398:	e004      	b.n	80053a4 <HW_GPIO_SetIrq+0x5c>
    GpioIrq[ BitPos ] = NULL;
 800539a:	4a04      	ldr	r2, [pc, #16]	; (80053ac <HW_GPIO_SetIrq+0x64>)
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	2100      	movs	r1, #0
 80053a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80053a4:	bf00      	nop
 80053a6:	3718      	adds	r7, #24
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	200001d4 	.word	0x200001d4

080053b0 <HW_GPIO_IrqHandler>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval none
 */
void HW_GPIO_IrqHandler( uint16_t GPIO_Pin )
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	4603      	mov	r3, r0
 80053b8:	80fb      	strh	r3, [r7, #6]
  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin );
 80053ba:	88fb      	ldrh	r3, [r7, #6]
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 f827 	bl	8005410 <HW_GPIO_GetBitPos>
 80053c2:	4603      	mov	r3, r0
 80053c4:	60fb      	str	r3, [r7, #12]

  if ( GpioIrq[ BitPos ]  != NULL)
 80053c6:	4a08      	ldr	r2, [pc, #32]	; (80053e8 <HW_GPIO_IrqHandler+0x38>)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d005      	beq.n	80053de <HW_GPIO_IrqHandler+0x2e>
  {
    GpioIrq[ BitPos ](NULL);
 80053d2:	4a05      	ldr	r2, [pc, #20]	; (80053e8 <HW_GPIO_IrqHandler+0x38>)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053da:	2000      	movs	r0, #0
 80053dc:	4798      	blx	r3
  }
}
 80053de:	bf00      	nop
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	200001d4 	.word	0x200001d4

080053ec <HW_GPIO_Write>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] value New GPIO output value
 * @retval none
 */
void HW_GPIO_Write( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,  uint32_t value )
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	460b      	mov	r3, r1
 80053f6:	607a      	str	r2, [r7, #4]
 80053f8:	817b      	strh	r3, [r7, #10]
  HAL_GPIO_WritePin( GPIOx, GPIO_Pin , (GPIO_PinState) value );
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	897b      	ldrh	r3, [r7, #10]
 8005400:	4619      	mov	r1, r3
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f7fc f890 	bl	8001528 <HAL_GPIO_WritePin>
}
 8005408:	bf00      	nop
 800540a:	3710      	adds	r7, #16
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <HW_GPIO_GetBitPos>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval the position of the bit
 */
static uint8_t HW_GPIO_GetBitPos(uint16_t GPIO_Pin)
{
 8005410:	b480      	push	{r7}
 8005412:	b085      	sub	sp, #20
 8005414:	af00      	add	r7, sp, #0
 8005416:	4603      	mov	r3, r0
 8005418:	80fb      	strh	r3, [r7, #6]
  uint8_t PinPos=0;
 800541a:	2300      	movs	r3, #0
 800541c:	73fb      	strb	r3, [r7, #15]

  if ( ( GPIO_Pin & 0xFF00 ) != 0) { PinPos |= 0x8; }
 800541e:	88fb      	ldrh	r3, [r7, #6]
 8005420:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HW_GPIO_GetBitPos+0x20>
 8005428:	7bfb      	ldrb	r3, [r7, #15]
 800542a:	f043 0308 	orr.w	r3, r3, #8
 800542e:	73fb      	strb	r3, [r7, #15]
  if ( ( GPIO_Pin & 0xF0F0 ) != 0) { PinPos |= 0x4; }
 8005430:	88fa      	ldrh	r2, [r7, #6]
 8005432:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
 8005436:	4013      	ands	r3, r2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d003      	beq.n	8005444 <HW_GPIO_GetBitPos+0x34>
 800543c:	7bfb      	ldrb	r3, [r7, #15]
 800543e:	f043 0304 	orr.w	r3, r3, #4
 8005442:	73fb      	strb	r3, [r7, #15]
  if ( ( GPIO_Pin & 0xCCCC ) != 0) { PinPos |= 0x2; }
 8005444:	88fa      	ldrh	r2, [r7, #6]
 8005446:	f64c 43cc 	movw	r3, #52428	; 0xcccc
 800544a:	4013      	ands	r3, r2
 800544c:	2b00      	cmp	r3, #0
 800544e:	d003      	beq.n	8005458 <HW_GPIO_GetBitPos+0x48>
 8005450:	7bfb      	ldrb	r3, [r7, #15]
 8005452:	f043 0302 	orr.w	r3, r3, #2
 8005456:	73fb      	strb	r3, [r7, #15]
  if ( ( GPIO_Pin & 0xAAAA ) != 0) { PinPos |= 0x1; }
 8005458:	88fa      	ldrh	r2, [r7, #6]
 800545a:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 800545e:	4013      	ands	r3, r2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d003      	beq.n	800546c <HW_GPIO_GetBitPos+0x5c>
 8005464:	7bfb      	ldrb	r3, [r7, #15]
 8005466:	f043 0301 	orr.w	r3, r3, #1
 800546a:	73fb      	strb	r3, [r7, #15]

  return PinPos;
 800546c:	7bfb      	ldrb	r3, [r7, #15]
}
 800546e:	4618      	mov	r0, r3
 8005470:	3714      	adds	r7, #20
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr

0800547a <HW_RTC_GetMinimumTimeout>:
 * @brief returns the wake up time in ticks
 * @param none
 * @retval wake up time in ticks
 */
uint32_t HW_RTC_GetMinimumTimeout( void )
{
 800547a:	b480      	push	{r7}
 800547c:	af00      	add	r7, sp, #0
  return( MIN_ALARM_DELAY );
 800547e:	2303      	movs	r3, #3
}
 8005480:	4618      	mov	r0, r3
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <HW_RTC_ms2Tick>:
 * @brief converts time in ms to time in ticks
 * @param [IN] time in milliseconds
 * @retval returns time in timer ticks
 */
uint32_t HW_RTC_ms2Tick( TimerTime_t timeMilliSec )
{
 800548a:	b590      	push	{r4, r7, lr}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
/*return( ( timeMicroSec / RTC_ALARM_TIME_BASE ) ); */
  return ( uint32_t) ( ( ((uint64_t)timeMilliSec) * CONV_DENOM ) / CONV_NUMER );
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f04f 0400 	mov.w	r4, #0
 8005498:	f04f 0000 	mov.w	r0, #0
 800549c:	f04f 0100 	mov.w	r1, #0
 80054a0:	01e1      	lsls	r1, r4, #7
 80054a2:	ea41 6153 	orr.w	r1, r1, r3, lsr #25
 80054a6:	01d8      	lsls	r0, r3, #7
 80054a8:	f04f 027d 	mov.w	r2, #125	; 0x7d
 80054ac:	f04f 0300 	mov.w	r3, #0
 80054b0:	f7fb fb5c 	bl	8000b6c <__aeabi_uldivmod>
 80054b4:	4603      	mov	r3, r0
 80054b6:	460c      	mov	r4, r1
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd90      	pop	{r4, r7, pc}

080054c0 <HW_RTC_Tick2ms>:
 * @brief converts time in ticks to time in ms
 * @param [IN] time in timer ticks
 * @retval returns time in milliseconds
 */
TimerTime_t HW_RTC_Tick2ms( uint32_t tick )
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
/*return( ( timeMicroSec * RTC_ALARM_TIME_BASE ) ); */
  uint32_t seconds = tick>>N_PREDIV_S;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	0a9b      	lsrs	r3, r3, #10
 80054cc:	60fb      	str	r3, [r7, #12]
  tick = tick&PREDIV_S;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054d4:	607b      	str	r3, [r7, #4]
  return  ( ( seconds*1000 ) + ((tick*1000)>>N_PREDIV_S) );
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80054dc:	fb02 f203 	mul.w	r2, r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80054e6:	fb01 f303 	mul.w	r3, r1, r3
 80054ea:	0a9b      	lsrs	r3, r3, #10
 80054ec:	4413      	add	r3, r2
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
	...

080054fc <HW_RTC_SetAlarm>:
 * @brief Set the alarm
 * @note The alarm is set at now (read in this funtion) + timeout
 * @param timeout Duration of the Timer ticks
 */
void HW_RTC_SetAlarm( uint32_t timeout )
{
 80054fc:	b590      	push	{r4, r7, lr}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* we don't go in Low Power mode for timeout below MIN_ALARM_DELAY */
  if ( (MIN_ALARM_DELAY + McuWakeUpTimeCal ) < ((timeout - HW_RTC_GetTimerElapsedTime( ) )) )
 8005504:	4b13      	ldr	r3, [pc, #76]	; (8005554 <HW_RTC_SetAlarm+0x58>)
 8005506:	f9b3 3000 	ldrsh.w	r3, [r3]
 800550a:	3303      	adds	r3, #3
 800550c:	461c      	mov	r4, r3
 800550e:	f000 f823 	bl	8005558 <HW_RTC_GetTimerElapsedTime>
 8005512:	4602      	mov	r2, r0
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	1a9b      	subs	r3, r3, r2
 8005518:	429c      	cmp	r4, r3
 800551a:	d204      	bcs.n	8005526 <HW_RTC_SetAlarm+0x2a>
  {
    LPM_SetStopMode(LPM_RTC_Id , LPM_Enable );
 800551c:	2100      	movs	r1, #0
 800551e:	2004      	movs	r0, #4
 8005520:	f7ff fc5e 	bl	8004de0 <LPM_SetStopMode>
 8005524:	e003      	b.n	800552e <HW_RTC_SetAlarm+0x32>
  }
  else
  {
    LPM_SetStopMode(LPM_RTC_Id , LPM_Disable );
 8005526:	2101      	movs	r1, #1
 8005528:	2004      	movs	r0, #4
 800552a:	f7ff fc59 	bl	8004de0 <LPM_SetStopMode>
  }

  /*In case stop mode is required */
  if( LPM_GetMode() == LPM_StopMode )
 800552e:	f7ff fc87 	bl	8004e40 <LPM_GetMode>
 8005532:	4603      	mov	r3, r0
 8005534:	2b01      	cmp	r3, #1
 8005536:	d106      	bne.n	8005546 <HW_RTC_SetAlarm+0x4a>
  {
    timeout = timeout -  McuWakeUpTimeCal;
 8005538:	4b06      	ldr	r3, [pc, #24]	; (8005554 <HW_RTC_SetAlarm+0x58>)
 800553a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800553e:	461a      	mov	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	1a9b      	subs	r3, r3, r2
 8005544:	607b      	str	r3, [r7, #4]
  }

  HW_RTC_StartWakeUpAlarm( timeout );
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f860 	bl	800560c <HW_RTC_StartWakeUpAlarm>
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	bd90      	pop	{r4, r7, pc}
 8005554:	20000214 	.word	0x20000214

08005558 <HW_RTC_GetTimerElapsedTime>:
 * @brief Get the RTC timer elapsed time since the last Alarm was set
 * @param none
 * @retval RTC Elapsed time in ticks
 */
uint32_t HW_RTC_GetTimerElapsedTime( void )
{
 8005558:	b590      	push	{r4, r7, lr}
 800555a:	b089      	sub	sp, #36	; 0x24
 800555c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;

  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 800555e:	f107 0208 	add.w	r2, r7, #8
 8005562:	1d3b      	adds	r3, r7, #4
 8005564:	4611      	mov	r1, r2
 8005566:	4618      	mov	r0, r3
 8005568:	f000 f948 	bl	80057fc <HW_RTC_GetCalendarValue>
 800556c:	4603      	mov	r3, r0
 800556e:	460c      	mov	r4, r1
 8005570:	61fb      	str	r3, [r7, #28]

  return( ( uint32_t )( CalendarValue - RtcTimerContext.Rtc_Time ));
 8005572:	4b04      	ldr	r3, [pc, #16]	; (8005584 <HW_RTC_GetTimerElapsedTime+0x2c>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69fa      	ldr	r2, [r7, #28]
 8005578:	1ad3      	subs	r3, r2, r3
}
 800557a:	4618      	mov	r0, r3
 800557c:	3724      	adds	r7, #36	; 0x24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd90      	pop	{r4, r7, pc}
 8005582:	bf00      	nop
 8005584:	20000260 	.word	0x20000260

08005588 <HW_RTC_GetTimerValue>:
 * @brief Get the RTC timer value
 * @param none
 * @retval RTC Timer value in ticks
 */
uint32_t HW_RTC_GetTimerValue( void )
{
 8005588:	b590      	push	{r4, r7, lr}
 800558a:	b089      	sub	sp, #36	; 0x24
 800558c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;

  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 800558e:	f107 0208 	add.w	r2, r7, #8
 8005592:	1d3b      	adds	r3, r7, #4
 8005594:	4611      	mov	r1, r2
 8005596:	4618      	mov	r0, r3
 8005598:	f000 f930 	bl	80057fc <HW_RTC_GetCalendarValue>
 800559c:	4603      	mov	r3, r0
 800559e:	460c      	mov	r4, r1
 80055a0:	61fb      	str	r3, [r7, #28]

  return( CalendarValue );
 80055a2:	69fb      	ldr	r3, [r7, #28]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3724      	adds	r7, #36	; 0x24
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd90      	pop	{r4, r7, pc}

080055ac <HW_RTC_StopAlarm>:
 * @brief Stop the Alarm
 * @param none
 * @retval none
 */
void HW_RTC_StopAlarm( void )
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	af00      	add	r7, sp, #0
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A );
 80055b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80055b4:	4808      	ldr	r0, [pc, #32]	; (80055d8 <HW_RTC_StopAlarm+0x2c>)
 80055b6:	f7fc fda5 	bl	8002104 <HAL_RTC_DeactivateAlarm>
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG( &RtcHandle, RTC_FLAG_ALRAF);
 80055ba:	4b07      	ldr	r3, [pc, #28]	; (80055d8 <HW_RTC_StopAlarm+0x2c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	4b05      	ldr	r3, [pc, #20]	; (80055d8 <HW_RTC_StopAlarm+0x2c>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80055ca:	60da      	str	r2, [r3, #12]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80055cc:	4b03      	ldr	r3, [pc, #12]	; (80055dc <HW_RTC_StopAlarm+0x30>)
 80055ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80055d2:	615a      	str	r2, [r3, #20]
}
 80055d4:	bf00      	nop
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	20000218 	.word	0x20000218
 80055dc:	40013c00 	.word	0x40013c00

080055e0 <HW_RTC_SetTimerContext>:
 * @brief set Time Reference set also the RTC_DateStruct and RTC_TimeStruct
 * @param none
 * @retval Timer Value
 */
uint32_t HW_RTC_SetTimerContext( void )
{
 80055e0:	b598      	push	{r3, r4, r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  RtcTimerContext.Rtc_Time = ( uint32_t ) HW_RTC_GetCalendarValue( &RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time );
 80055e4:	4906      	ldr	r1, [pc, #24]	; (8005600 <HW_RTC_SetTimerContext+0x20>)
 80055e6:	4807      	ldr	r0, [pc, #28]	; (8005604 <HW_RTC_SetTimerContext+0x24>)
 80055e8:	f000 f908 	bl	80057fc <HW_RTC_GetCalendarValue>
 80055ec:	4603      	mov	r3, r0
 80055ee:	460c      	mov	r4, r1
 80055f0:	461a      	mov	r2, r3
 80055f2:	4b05      	ldr	r3, [pc, #20]	; (8005608 <HW_RTC_SetTimerContext+0x28>)
 80055f4:	601a      	str	r2, [r3, #0]
  return ( uint32_t ) RtcTimerContext.Rtc_Time;
 80055f6:	4b04      	ldr	r3, [pc, #16]	; (8005608 <HW_RTC_SetTimerContext+0x28>)
 80055f8:	681b      	ldr	r3, [r3, #0]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	bd98      	pop	{r3, r4, r7, pc}
 80055fe:	bf00      	nop
 8005600:	20000264 	.word	0x20000264
 8005604:	20000278 	.word	0x20000278
 8005608:	20000260 	.word	0x20000260

0800560c <HW_RTC_StartWakeUpAlarm>:
 * @note  alarm in RtcTimerContext.Rtc_Time + timeoutValue
 * @param timeoutValue in ticks
 * @retval none
 */
static void HW_RTC_StartWakeUpAlarm( uint32_t timeoutValue )
{
 800560c:	b5b0      	push	{r4, r5, r7, lr}
 800560e:	b08c      	sub	sp, #48	; 0x30
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint16_t rtcAlarmSubSeconds = 0;
 8005614:	2300      	movs	r3, #0
 8005616:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint16_t rtcAlarmSeconds = 0;
 8005618:	2300      	movs	r3, #0
 800561a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint16_t rtcAlarmMinutes = 0;
 800561c:	2300      	movs	r3, #0
 800561e:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t rtcAlarmHours = 0;
 8005620:	2300      	movs	r3, #0
 8005622:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t rtcAlarmDays = 0;
 8005624:	2300      	movs	r3, #0
 8005626:	84fb      	strh	r3, [r7, #38]	; 0x26
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 8005628:	4b6e      	ldr	r3, [pc, #440]	; (80057e4 <HW_RTC_StartWakeUpAlarm+0x1d8>)
 800562a:	f107 0410 	add.w	r4, r7, #16
 800562e:	1d1d      	adds	r5, r3, #4
 8005630:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005634:	682b      	ldr	r3, [r5, #0]
 8005636:	6023      	str	r3, [r4, #0]
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 8005638:	4b6a      	ldr	r3, [pc, #424]	; (80057e4 <HW_RTC_StartWakeUpAlarm+0x1d8>)
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	60fb      	str	r3, [r7, #12]

  HW_RTC_StopAlarm( );
 800563e:	f7ff ffb5 	bl	80055ac <HW_RTC_StopAlarm>

  /*reverse counter */
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	b29b      	uxth	r3, r3
 8005646:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 800564a:	3303      	adds	r3, #3
 800564c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rtcAlarmSubSeconds += ( timeoutValue & PREDIV_S);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	b29b      	uxth	r3, r3
 8005652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005656:	b29a      	uxth	r2, r3
 8005658:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800565a:	4413      	add	r3, r2
 800565c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  /* convert timeout  to seconds */
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	0a9b      	lsrs	r3, r3, #10
 8005662:	607b      	str	r3, [r7, #4]

  /*convert microsecs to RTC format and add to 'Now' */
  rtcAlarmDays =  RTC_DateStruct.Date;
 8005664:	7bbb      	ldrb	r3, [r7, #14]
 8005666:	84fb      	strh	r3, [r7, #38]	; 0x26
  while (timeoutValue >= SECONDS_IN_1DAY)
 8005668:	e008      	b.n	800567c <HW_RTC_StartWakeUpAlarm+0x70>
  {
    timeoutValue -= SECONDS_IN_1DAY;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f5a3 33a8 	sub.w	r3, r3, #86016	; 0x15000
 8005670:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005674:	607b      	str	r3, [r7, #4]
    rtcAlarmDays++;
 8005676:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005678:	3301      	adds	r3, #1
 800567a:	84fb      	strh	r3, [r7, #38]	; 0x26
  while (timeoutValue >= SECONDS_IN_1DAY)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a5a      	ldr	r2, [pc, #360]	; (80057e8 <HW_RTC_StartWakeUpAlarm+0x1dc>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d8f2      	bhi.n	800566a <HW_RTC_StartWakeUpAlarm+0x5e>
  }

  /* calc hours */
  rtcAlarmHours = RTC_TimeStruct.Hours;
 8005684:	7c3b      	ldrb	r3, [r7, #16]
 8005686:	853b      	strh	r3, [r7, #40]	; 0x28
  while (timeoutValue >= SECONDS_IN_1HOUR)
 8005688:	e006      	b.n	8005698 <HW_RTC_StartWakeUpAlarm+0x8c>
  {
    timeoutValue -= SECONDS_IN_1HOUR;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8005690:	607b      	str	r3, [r7, #4]
    rtcAlarmHours++;
 8005692:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005694:	3301      	adds	r3, #1
 8005696:	853b      	strh	r3, [r7, #40]	; 0x28
  while (timeoutValue >= SECONDS_IN_1HOUR)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 800569e:	d2f4      	bcs.n	800568a <HW_RTC_StartWakeUpAlarm+0x7e>
  }

  /* calc minutes */
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 80056a0:	7c7b      	ldrb	r3, [r7, #17]
 80056a2:	857b      	strh	r3, [r7, #42]	; 0x2a
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 80056a4:	e005      	b.n	80056b2 <HW_RTC_StartWakeUpAlarm+0xa6>
  {
    timeoutValue -= SECONDS_IN_1MINUTE;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	3b3c      	subs	r3, #60	; 0x3c
 80056aa:	607b      	str	r3, [r7, #4]
    rtcAlarmMinutes++;
 80056ac:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80056ae:	3301      	adds	r3, #1
 80056b0:	857b      	strh	r3, [r7, #42]	; 0x2a
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b3b      	cmp	r3, #59	; 0x3b
 80056b6:	d8f6      	bhi.n	80056a6 <HW_RTC_StartWakeUpAlarm+0x9a>
  }

  /* calc seconds */
  rtcAlarmSeconds =  RTC_TimeStruct.Seconds + timeoutValue;
 80056b8:	7cbb      	ldrb	r3, [r7, #18]
 80056ba:	b29a      	uxth	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	b29b      	uxth	r3, r3
 80056c0:	4413      	add	r3, r2
 80056c2:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /***** correct for modulo********/
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 80056c4:	e006      	b.n	80056d4 <HW_RTC_StartWakeUpAlarm+0xc8>
  {
    rtcAlarmSubSeconds -= (PREDIV_S+1);
 80056c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80056c8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80056cc:	85fb      	strh	r3, [r7, #46]	; 0x2e
    rtcAlarmSeconds++;
 80056ce:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80056d0:	3301      	adds	r3, #1
 80056d2:	85bb      	strh	r3, [r7, #44]	; 0x2c
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 80056d4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80056d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056da:	d2f4      	bcs.n	80056c6 <HW_RTC_StartWakeUpAlarm+0xba>
  }

  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 80056dc:	e005      	b.n	80056ea <HW_RTC_StartWakeUpAlarm+0xde>
  {
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 80056de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80056e0:	3b3c      	subs	r3, #60	; 0x3c
 80056e2:	85bb      	strh	r3, [r7, #44]	; 0x2c
    rtcAlarmMinutes++;
 80056e4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80056e6:	3301      	adds	r3, #1
 80056e8:	857b      	strh	r3, [r7, #42]	; 0x2a
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 80056ea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80056ec:	2b3b      	cmp	r3, #59	; 0x3b
 80056ee:	d8f6      	bhi.n	80056de <HW_RTC_StartWakeUpAlarm+0xd2>
  }

  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 80056f0:	e005      	b.n	80056fe <HW_RTC_StartWakeUpAlarm+0xf2>
  {
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 80056f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80056f4:	3b3c      	subs	r3, #60	; 0x3c
 80056f6:	857b      	strh	r3, [r7, #42]	; 0x2a
    rtcAlarmHours++;
 80056f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80056fa:	3301      	adds	r3, #1
 80056fc:	853b      	strh	r3, [r7, #40]	; 0x28
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 80056fe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005700:	2b3b      	cmp	r3, #59	; 0x3b
 8005702:	d8f6      	bhi.n	80056f2 <HW_RTC_StartWakeUpAlarm+0xe6>
  }

  while (rtcAlarmHours >= HOURS_IN_1DAY)
 8005704:	e005      	b.n	8005712 <HW_RTC_StartWakeUpAlarm+0x106>
  {
    rtcAlarmHours -= HOURS_IN_1DAY;
 8005706:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005708:	3b18      	subs	r3, #24
 800570a:	853b      	strh	r3, [r7, #40]	; 0x28
    rtcAlarmDays++;
 800570c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800570e:	3301      	adds	r3, #1
 8005710:	84fb      	strh	r3, [r7, #38]	; 0x26
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 8005712:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005714:	2b17      	cmp	r3, #23
 8005716:	d8f6      	bhi.n	8005706 <HW_RTC_StartWakeUpAlarm+0xfa>
  }

  if( RTC_DateStruct.Year % 4 == 0 )
 8005718:	7bfb      	ldrb	r3, [r7, #15]
 800571a:	f003 0303 	and.w	r3, r3, #3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	2b00      	cmp	r3, #0
 8005722:	d113      	bne.n	800574c <HW_RTC_StartWakeUpAlarm+0x140>
  {
    if( rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ] )
 8005724:	7b7b      	ldrb	r3, [r7, #13]
 8005726:	3b01      	subs	r3, #1
 8005728:	4a30      	ldr	r2, [pc, #192]	; (80057ec <HW_RTC_StartWakeUpAlarm+0x1e0>)
 800572a:	5cd3      	ldrb	r3, [r2, r3]
 800572c:	b29b      	uxth	r3, r3
 800572e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005730:	429a      	cmp	r2, r3
 8005732:	d91e      	bls.n	8005772 <HW_RTC_StartWakeUpAlarm+0x166>
    {
      rtcAlarmDays = rtcAlarmDays % DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ];
 8005734:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005736:	7b7a      	ldrb	r2, [r7, #13]
 8005738:	3a01      	subs	r2, #1
 800573a:	492c      	ldr	r1, [pc, #176]	; (80057ec <HW_RTC_StartWakeUpAlarm+0x1e0>)
 800573c:	5c8a      	ldrb	r2, [r1, r2]
 800573e:	fb93 f1f2 	sdiv	r1, r3, r2
 8005742:	fb02 f201 	mul.w	r2, r2, r1
 8005746:	1a9b      	subs	r3, r3, r2
 8005748:	84fb      	strh	r3, [r7, #38]	; 0x26
 800574a:	e012      	b.n	8005772 <HW_RTC_StartWakeUpAlarm+0x166>
    }
  }
  else
  {
    if( rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ] )
 800574c:	7b7b      	ldrb	r3, [r7, #13]
 800574e:	3b01      	subs	r3, #1
 8005750:	4a27      	ldr	r2, [pc, #156]	; (80057f0 <HW_RTC_StartWakeUpAlarm+0x1e4>)
 8005752:	5cd3      	ldrb	r3, [r2, r3]
 8005754:	b29b      	uxth	r3, r3
 8005756:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005758:	429a      	cmp	r2, r3
 800575a:	d90a      	bls.n	8005772 <HW_RTC_StartWakeUpAlarm+0x166>
    {
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 800575c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800575e:	7b7a      	ldrb	r2, [r7, #13]
 8005760:	3a01      	subs	r2, #1
 8005762:	4923      	ldr	r1, [pc, #140]	; (80057f0 <HW_RTC_StartWakeUpAlarm+0x1e4>)
 8005764:	5c8a      	ldrb	r2, [r1, r2]
 8005766:	fb93 f1f2 	sdiv	r1, r3, r2
 800576a:	fb02 f201 	mul.w	r2, r2, r1
 800576e:	1a9b      	subs	r3, r3, r2
 8005770:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
  }

  /* Set RTC_AlarmStructure with calculated values*/
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S-rtcAlarmSubSeconds;
 8005772:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005774:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 8005778:	3303      	adds	r3, #3
 800577a:	461a      	mov	r2, r3
 800577c:	4b1d      	ldr	r3, [pc, #116]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800577e:	605a      	str	r2, [r3, #4]
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 8005780:	4b1c      	ldr	r3, [pc, #112]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8005782:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005786:	619a      	str	r2, [r3, #24]
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 8005788:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800578a:	b2da      	uxtb	r2, r3
 800578c:	4b19      	ldr	r3, [pc, #100]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800578e:	709a      	strb	r2, [r3, #2]
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 8005790:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005792:	b2da      	uxtb	r2, r3
 8005794:	4b17      	ldr	r3, [pc, #92]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8005796:	705a      	strb	r2, [r3, #1]
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 8005798:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800579a:	b2da      	uxtb	r2, r3
 800579c:	4b15      	ldr	r3, [pc, #84]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800579e:	701a      	strb	r2, [r3, #0]
  RTC_AlarmStructure.AlarmDateWeekDay    = ( uint8_t )rtcAlarmDays;
 80057a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80057a2:	b2da      	uxtb	r2, r3
 80057a4:	4b13      	ldr	r3, [pc, #76]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 80057a6:	f883 2020 	strb.w	r2, [r3, #32]
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 80057aa:	7cfa      	ldrb	r2, [r7, #19]
 80057ac:	4b11      	ldr	r3, [pc, #68]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 80057ae:	70da      	strb	r2, [r3, #3]
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80057b0:	4b10      	ldr	r3, [pc, #64]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	61da      	str	r2, [r3, #28]
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 80057b6:	4b0f      	ldr	r3, [pc, #60]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	615a      	str	r2, [r3, #20]
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 80057bc:	4b0d      	ldr	r3, [pc, #52]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 80057be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057c2:	625a      	str	r2, [r3, #36]	; 0x24
  RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80057c4:	4b0b      	ldr	r3, [pc, #44]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 80057c6:	2200      	movs	r2, #0
 80057c8:	60da      	str	r2, [r3, #12]
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80057ca:	4b0a      	ldr	r3, [pc, #40]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 80057cc:	2200      	movs	r2, #0
 80057ce:	611a      	str	r2, [r3, #16]

  /* Set RTC_Alarm */
  HAL_RTC_SetAlarm_IT( &RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN );
 80057d0:	2200      	movs	r2, #0
 80057d2:	4908      	ldr	r1, [pc, #32]	; (80057f4 <HW_RTC_StartWakeUpAlarm+0x1e8>)
 80057d4:	4808      	ldr	r0, [pc, #32]	; (80057f8 <HW_RTC_StartWakeUpAlarm+0x1ec>)
 80057d6:	f7fc fb41 	bl	8001e5c <HAL_RTC_SetAlarm_IT>
}
 80057da:	bf00      	nop
 80057dc:	3730      	adds	r7, #48	; 0x30
 80057de:	46bd      	mov	sp, r7
 80057e0:	bdb0      	pop	{r4, r5, r7, pc}
 80057e2:	bf00      	nop
 80057e4:	20000260 	.word	0x20000260
 80057e8:	0001517f 	.word	0x0001517f
 80057ec:	08007758 	.word	0x08007758
 80057f0:	0800774c 	.word	0x0800774c
 80057f4:	20000238 	.word	0x20000238
 80057f8:	20000218 	.word	0x20000218

080057fc <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint64_t HW_RTC_GetCalendarValue( RTC_DateTypeDef* RTC_DateStruct, RTC_TimeTypeDef* RTC_TimeStruct )
{
 80057fc:	b5b0      	push	{r4, r5, r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint64_t calendarValue = 0;
 8005806:	f04f 0200 	mov.w	r2, #0
 800580a:	f04f 0300 	mov.w	r3, #0
 800580e:	e9c7 2304 	strd	r2, r3, [r7, #16]
  uint32_t first_read;
  uint32_t correction;
  uint32_t seconds;

  /* Get Time and Date*/
  HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 8005812:	2200      	movs	r2, #0
 8005814:	6839      	ldr	r1, [r7, #0]
 8005816:	4838      	ldr	r0, [pc, #224]	; (80058f8 <HW_RTC_GetCalendarValue+0xfc>)
 8005818:	f7fc fac2 	bl	8001da0 <HAL_RTC_GetTime>
//    HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
//
//  } while (first_read != LL_RTC_TIME_GetSubSecond(RTC) );

  /* calculte amount of elapsed days since 01/01/2000 */
  seconds= DIVC( (DAYS_IN_YEAR*3 + DAYS_IN_LEAP_YEAR)* RTC_DateStruct->Year , 4);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	78db      	ldrb	r3, [r3, #3]
 8005820:	461a      	mov	r2, r3
 8005822:	f240 53b5 	movw	r3, #1461	; 0x5b5
 8005826:	fb03 f302 	mul.w	r3, r3, r2
 800582a:	3303      	adds	r3, #3
 800582c:	089b      	lsrs	r3, r3, #2
 800582e:	60fb      	str	r3, [r7, #12]

  correction = ( (RTC_DateStruct->Year % 4) == 0 ) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	78db      	ldrb	r3, [r3, #3]
 8005834:	f003 0303 	and.w	r3, r3, #3
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HW_RTC_GetCalendarValue+0x46>
 800583e:	4b2f      	ldr	r3, [pc, #188]	; (80058fc <HW_RTC_GetCalendarValue+0x100>)
 8005840:	e000      	b.n	8005844 <HW_RTC_GetCalendarValue+0x48>
 8005842:	4b2f      	ldr	r3, [pc, #188]	; (8005900 <HW_RTC_GetCalendarValue+0x104>)
 8005844:	60bb      	str	r3, [r7, #8]

  seconds +=( DIVC( (RTC_DateStruct->Month-1)*(30+31) ,2 ) - (((correction>> ((RTC_DateStruct->Month-1)*2) )&0x3)));
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	785b      	ldrb	r3, [r3, #1]
 800584a:	1e5a      	subs	r2, r3, #1
 800584c:	4613      	mov	r3, r2
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	1a9b      	subs	r3, r3, r2
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	4413      	add	r3, r2
 8005856:	3301      	adds	r3, #1
 8005858:	0fda      	lsrs	r2, r3, #31
 800585a:	4413      	add	r3, r2
 800585c:	105b      	asrs	r3, r3, #1
 800585e:	4619      	mov	r1, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	785b      	ldrb	r3, [r3, #1]
 8005864:	3b01      	subs	r3, #1
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	fa22 f303 	lsr.w	r3, r2, r3
 800586e:	f003 0303 	and.w	r3, r3, #3
 8005872:	1acb      	subs	r3, r1, r3
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	4413      	add	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]

  seconds += (RTC_DateStruct->Date -1);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	789b      	ldrb	r3, [r3, #2]
 800587e:	461a      	mov	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	4413      	add	r3, r2
 8005884:	3b01      	subs	r3, #1
 8005886:	60fb      	str	r3, [r7, #12]

  /* convert from days to seconds */
  seconds *= SECONDS_IN_1DAY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	4a1e      	ldr	r2, [pc, #120]	; (8005904 <HW_RTC_GetCalendarValue+0x108>)
 800588c:	fb02 f303 	mul.w	r3, r2, r3
 8005890:	60fb      	str	r3, [r7, #12]

  seconds += ( ( uint32_t )RTC_TimeStruct->Seconds +
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	789b      	ldrb	r3, [r3, #2]
 8005896:	4618      	mov	r0, r3
             ( ( uint32_t )RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE ) +
             ( ( uint32_t )RTC_TimeStruct->Hours * SECONDS_IN_1HOUR ) ) ;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80058a2:	fb03 f202 	mul.w	r2, r3, r2
             ( ( uint32_t )RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE ) +
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	785b      	ldrb	r3, [r3, #1]
 80058aa:	4619      	mov	r1, r3
 80058ac:	460b      	mov	r3, r1
 80058ae:	011b      	lsls	r3, r3, #4
 80058b0:	1a5b      	subs	r3, r3, r1
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	4413      	add	r3, r2
 80058b6:	4403      	add	r3, r0
  seconds += ( ( uint32_t )RTC_TimeStruct->Seconds +
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	4413      	add	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]



  calendarValue = (((uint64_t) seconds)<<N_PREDIV_S) + ( PREDIV_S - RTC_TimeStruct->SubSeconds);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	461a      	mov	r2, r3
 80058c2:	f04f 0300 	mov.w	r3, #0
 80058c6:	0d95      	lsrs	r5, r2, #22
 80058c8:	0294      	lsls	r4, r2, #10
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 80058d2:	3303      	adds	r3, #3
 80058d4:	461a      	mov	r2, r3
 80058d6:	f04f 0300 	mov.w	r3, #0
 80058da:	18a0      	adds	r0, r4, r2
 80058dc:	eb45 0103 	adc.w	r1, r5, r3
 80058e0:	4603      	mov	r3, r0
 80058e2:	460c      	mov	r4, r1
 80058e4:	e9c7 3404 	strd	r3, r4, [r7, #16]

  return( calendarValue );
 80058e8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	4621      	mov	r1, r4
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bdb0      	pop	{r4, r5, r7, pc}
 80058f6:	bf00      	nop
 80058f8:	20000218 	.word	0x20000218
 80058fc:	00445550 	.word	0x00445550
 8005900:	0099aaa0 	.word	0x0099aaa0
 8005904:	00015180 	.word	0x00015180

08005908 <HW_SPI_Init>:
 * @brief Initializes the SPI object and MCU peripheral
 *
 * @param [IN] none
 */
void HW_SPI_Init( void )
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0

  /*##-1- Configure the SPI peripheral */
  /* Set the SPI parameters */

  hspi.Instance = SPI1;
 800590e:	4b1e      	ldr	r3, [pc, #120]	; (8005988 <HW_SPI_Init+0x80>)
 8005910:	4a1e      	ldr	r2, [pc, #120]	; (800598c <HW_SPI_Init+0x84>)
 8005912:	601a      	str	r2, [r3, #0]

  hspi.Init.BaudRatePrescaler = SpiFrequency( 10000000 );
 8005914:	481e      	ldr	r0, [pc, #120]	; (8005990 <HW_SPI_Init+0x88>)
 8005916:	f000 f891 	bl	8005a3c <SpiFrequency>
 800591a:	4602      	mov	r2, r0
 800591c:	4b1a      	ldr	r3, [pc, #104]	; (8005988 <HW_SPI_Init+0x80>)
 800591e:	61da      	str	r2, [r3, #28]
 // hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi.Init.Direction      = SPI_DIRECTION_2LINES;
 8005920:	4b19      	ldr	r3, [pc, #100]	; (8005988 <HW_SPI_Init+0x80>)
 8005922:	2200      	movs	r2, #0
 8005924:	609a      	str	r2, [r3, #8]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 8005926:	4b18      	ldr	r3, [pc, #96]	; (8005988 <HW_SPI_Init+0x80>)
 8005928:	f44f 7282 	mov.w	r2, #260	; 0x104
 800592c:	605a      	str	r2, [r3, #4]
  hspi.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800592e:	4b16      	ldr	r3, [pc, #88]	; (8005988 <HW_SPI_Init+0x80>)
 8005930:	2200      	movs	r2, #0
 8005932:	611a      	str	r2, [r3, #16]
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8005934:	4b14      	ldr	r3, [pc, #80]	; (8005988 <HW_SPI_Init+0x80>)
 8005936:	2200      	movs	r2, #0
 8005938:	615a      	str	r2, [r3, #20]
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 800593a:	4b13      	ldr	r3, [pc, #76]	; (8005988 <HW_SPI_Init+0x80>)
 800593c:	2200      	movs	r2, #0
 800593e:	60da      	str	r2, [r3, #12]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005940:	4b11      	ldr	r3, [pc, #68]	; (8005988 <HW_SPI_Init+0x80>)
 8005942:	2200      	movs	r2, #0
 8005944:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8005946:	4b10      	ldr	r3, [pc, #64]	; (8005988 <HW_SPI_Init+0x80>)
 8005948:	2200      	movs	r2, #0
 800594a:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 800594c:	4b0e      	ldr	r3, [pc, #56]	; (8005988 <HW_SPI_Init+0x80>)
 800594e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005952:	619a      	str	r2, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 8005954:	4b0c      	ldr	r3, [pc, #48]	; (8005988 <HW_SPI_Init+0x80>)
 8005956:	2200      	movs	r2, #0
 8005958:	625a      	str	r2, [r3, #36]	; 0x24


  SPI_CLK_ENABLE();
 800595a:	2300      	movs	r3, #0
 800595c:	607b      	str	r3, [r7, #4]
 800595e:	4b0d      	ldr	r3, [pc, #52]	; (8005994 <HW_SPI_Init+0x8c>)
 8005960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005962:	4a0c      	ldr	r2, [pc, #48]	; (8005994 <HW_SPI_Init+0x8c>)
 8005964:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005968:	6453      	str	r3, [r2, #68]	; 0x44
 800596a:	4b0a      	ldr	r3, [pc, #40]	; (8005994 <HW_SPI_Init+0x8c>)
 800596c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800596e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005972:	607b      	str	r3, [r7, #4]
 8005974:	687b      	ldr	r3, [r7, #4]


  if(HAL_SPI_Init( &hspi) != HAL_OK)
 8005976:	4804      	ldr	r0, [pc, #16]	; (8005988 <HW_SPI_Init+0x80>)
 8005978:	f7fc fc8d 	bl	8002296 <HAL_SPI_Init>
    /* Initialization Error */
    // Error_Handler();
  }

  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoInit(  );
 800597c:	f000 f80c 	bl	8005998 <HW_SPI_IoInit>
}
 8005980:	bf00      	nop
 8005982:	3708      	adds	r7, #8
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	2000027c 	.word	0x2000027c
 800598c:	40013000 	.word	0x40013000
 8005990:	00989680 	.word	0x00989680
 8005994:	40023800 	.word	0x40023800

08005998 <HW_SPI_IoInit>:
  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoDeInit( );
}

void HW_SPI_IoInit( void )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 800599e:	1d3b      	adds	r3, r7, #4
 80059a0:	2200      	movs	r2, #0
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	605a      	str	r2, [r3, #4]
 80059a6:	609a      	str	r2, [r3, #8]
 80059a8:	60da      	str	r2, [r3, #12]
 80059aa:	611a      	str	r2, [r3, #16]


  initStruct.Mode = GPIO_MODE_AF_PP;
 80059ac:	2302      	movs	r3, #2
 80059ae:	60bb      	str	r3, [r7, #8]
  initStruct.Pull = GPIO_PULLDOWN  ; //GPIO_PULLDOWN
 80059b0:	2302      	movs	r3, #2
 80059b2:	60fb      	str	r3, [r7, #12]
  initStruct.Speed = GPIO_SPEED_HIGH;
 80059b4:	2303      	movs	r3, #3
 80059b6:	613b      	str	r3, [r7, #16]
  initStruct.Alternate= SPI1_AF;
 80059b8:	2305      	movs	r3, #5
 80059ba:	617b      	str	r3, [r7, #20]

  HW_GPIO_Init( RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 80059bc:	1d3b      	adds	r3, r7, #4
 80059be:	461a      	mov	r2, r3
 80059c0:	2120      	movs	r1, #32
 80059c2:	4811      	ldr	r0, [pc, #68]	; (8005a08 <HW_SPI_IoInit+0x70>)
 80059c4:	f7ff fc48 	bl	8005258 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 80059c8:	1d3b      	adds	r3, r7, #4
 80059ca:	461a      	mov	r2, r3
 80059cc:	2140      	movs	r1, #64	; 0x40
 80059ce:	480e      	ldr	r0, [pc, #56]	; (8005a08 <HW_SPI_IoInit+0x70>)
 80059d0:	f7ff fc42 	bl	8005258 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 80059d4:	1d3b      	adds	r3, r7, #4
 80059d6:	461a      	mov	r2, r3
 80059d8:	2180      	movs	r1, #128	; 0x80
 80059da:	480b      	ldr	r0, [pc, #44]	; (8005a08 <HW_SPI_IoInit+0x70>)
 80059dc:	f7ff fc3c 	bl	8005258 <HW_GPIO_Init>

  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80059e0:	2301      	movs	r3, #1
 80059e2:	60bb      	str	r3, [r7, #8]
  initStruct.Pull = GPIO_PULLUP	;//GPIO_PULLUP
 80059e4:	2301      	movs	r3, #1
 80059e6:	60fb      	str	r3, [r7, #12]

  HW_GPIO_Init(  RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct );
 80059e8:	1d3b      	adds	r3, r7, #4
 80059ea:	461a      	mov	r2, r3
 80059ec:	2140      	movs	r1, #64	; 0x40
 80059ee:	4807      	ldr	r0, [pc, #28]	; (8005a0c <HW_SPI_IoInit+0x74>)
 80059f0:	f7ff fc32 	bl	8005258 <HW_GPIO_Init>

  HW_GPIO_Write ( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80059f4:	2201      	movs	r2, #1
 80059f6:	2140      	movs	r1, #64	; 0x40
 80059f8:	4804      	ldr	r0, [pc, #16]	; (8005a0c <HW_SPI_IoInit+0x74>)
 80059fa:	f7ff fcf7 	bl	80053ec <HW_GPIO_Write>
}
 80059fe:	bf00      	nop
 8005a00:	3718      	adds	r7, #24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	40020000 	.word	0x40020000
 8005a0c:	40020400 	.word	0x40020400

08005a10 <HW_SPI_InOut>:
 *
 * @param [IN] outData Byte to be sent
 * @retval inData      Received byte.
 */
uint16_t HW_SPI_InOut( uint16_t txData )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af02      	add	r7, sp, #8
 8005a16:	4603      	mov	r3, r0
 8005a18:	80fb      	strh	r3, [r7, #6]
  uint16_t rxData ;

  HAL_SPI_TransmitReceive( &hspi, ( uint8_t * ) &txData, ( uint8_t* ) &rxData, 1, HAL_MAX_DELAY);
 8005a1a:	f107 020e 	add.w	r2, r7, #14
 8005a1e:	1db9      	adds	r1, r7, #6
 8005a20:	f04f 33ff 	mov.w	r3, #4294967295
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	2301      	movs	r3, #1
 8005a28:	4803      	ldr	r0, [pc, #12]	; (8005a38 <HW_SPI_InOut+0x28>)
 8005a2a:	f7fc fc98 	bl	800235e <HAL_SPI_TransmitReceive>

  return rxData;}
 8005a2e:	89fb      	ldrh	r3, [r7, #14]
 8005a30:	4618      	mov	r0, r3
 8005a32:	3710      	adds	r7, #16
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	2000027c 	.word	0x2000027c

08005a3c <SpiFrequency>:

/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency( uint32_t hz )
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b087      	sub	sp, #28
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  uint32_t divisor = 0;
 8005a44:	2300      	movs	r3, #0
 8005a46:	617b      	str	r3, [r7, #20]
  uint32_t SysClkTmp = SystemCoreClock;
 8005a48:	4b1a      	ldr	r3, [pc, #104]	; (8005ab4 <SpiFrequency+0x78>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	613b      	str	r3, [r7, #16]
  uint32_t baudRate;

  while( SysClkTmp > hz)
 8005a4e:	e008      	b.n	8005a62 <SpiFrequency+0x26>
  {
    divisor++;
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	3301      	adds	r3, #1
 8005a54:	617b      	str	r3, [r7, #20]
    SysClkTmp= ( SysClkTmp >> 1);
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	085b      	lsrs	r3, r3, #1
 8005a5a:	613b      	str	r3, [r7, #16]

    if (divisor >= 7)
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	2b06      	cmp	r3, #6
 8005a60:	d804      	bhi.n	8005a6c <SpiFrequency+0x30>
  while( SysClkTmp > hz)
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d8f2      	bhi.n	8005a50 <SpiFrequency+0x14>
 8005a6a:	e000      	b.n	8005a6e <SpiFrequency+0x32>
      break;
 8005a6c:	bf00      	nop
  }

  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )|
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d101      	bne.n	8005a7c <SpiFrequency+0x40>
 8005a78:	2200      	movs	r2, #0
 8005a7a:	e000      	b.n	8005a7e <SpiFrequency+0x42>
 8005a7c:	2220      	movs	r2, #32
            ((( divisor & 0x2 ) == 0 )? 0x0 : SPI_CR1_BR_1  )|
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	f003 0302 	and.w	r3, r3, #2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d101      	bne.n	8005a8c <SpiFrequency+0x50>
 8005a88:	2300      	movs	r3, #0
 8005a8a:	e000      	b.n	8005a8e <SpiFrequency+0x52>
 8005a8c:	2310      	movs	r3, #16
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )|
 8005a8e:	4313      	orrs	r3, r2
            ((( divisor & 0x1 ) == 0 )? 0x0 : SPI_CR1_BR_0  );
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	f002 0201 	and.w	r2, r2, #1
 8005a96:	2a00      	cmp	r2, #0
 8005a98:	d101      	bne.n	8005a9e <SpiFrequency+0x62>
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	e000      	b.n	8005aa0 <SpiFrequency+0x64>
 8005a9e:	2208      	movs	r2, #8
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )|
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	60fb      	str	r3, [r7, #12]

  return baudRate;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	371c      	adds	r7, #28
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	2000003c 	.word	0x2000003c

08005ab8 <SX1272GetWakeTime>:
    SX1272SetPublicNetwork,
    SX1272GetWakeupTime
};

uint32_t SX1272GetWakeTime( void )
{
 8005ab8:	b480      	push	{r7}
 8005aba:	af00      	add	r7, sp, #0
  return  0;
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <SX1272SetXO>:

void SX1272SetXO( uint8_t state )
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	4603      	mov	r3, r0
 8005ad0:	71fb      	strb	r3, [r7, #7]
}
 8005ad2:	bf00      	nop
 8005ad4:	370c      	adds	r7, #12
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
	...

08005ae0 <SX1272IoInit>:
void SX1272IoInit( void )
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8005ae6:	1d3b      	adds	r3, r7, #4
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	605a      	str	r2, [r3, #4]
 8005aee:	609a      	str	r2, [r3, #8]
 8005af0:	60da      	str	r2, [r3, #12]
 8005af2:	611a      	str	r2, [r3, #16]

  SX1272BoardInit( &BoardCallbacks );
 8005af4:	4812      	ldr	r0, [pc, #72]	; (8005b40 <SX1272IoInit+0x60>)
 8005af6:	f7fd f9bb 	bl	8002e70 <SX1272BoardInit>

  initStruct.Mode = GPIO_MODE_IT_RISING;
 8005afa:	4b12      	ldr	r3, [pc, #72]	; (8005b44 <SX1272IoInit+0x64>)
 8005afc:	60bb      	str	r3, [r7, #8]
  initStruct.Pull = GPIO_PULLDOWN;
 8005afe:	2302      	movs	r3, #2
 8005b00:	60fb      	str	r3, [r7, #12]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8005b02:	2303      	movs	r3, #3
 8005b04:	613b      	str	r3, [r7, #16]

  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8005b06:	1d3b      	adds	r3, r7, #4
 8005b08:	461a      	mov	r2, r3
 8005b0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b0e:	480e      	ldr	r0, [pc, #56]	; (8005b48 <SX1272IoInit+0x68>)
 8005b10:	f7ff fba2 	bl	8005258 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8005b14:	1d3b      	adds	r3, r7, #4
 8005b16:	461a      	mov	r2, r3
 8005b18:	2108      	movs	r1, #8
 8005b1a:	480c      	ldr	r0, [pc, #48]	; (8005b4c <SX1272IoInit+0x6c>)
 8005b1c:	f7ff fb9c 	bl	8005258 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8005b20:	1d3b      	adds	r3, r7, #4
 8005b22:	461a      	mov	r2, r3
 8005b24:	2120      	movs	r1, #32
 8005b26:	4809      	ldr	r0, [pc, #36]	; (8005b4c <SX1272IoInit+0x6c>)
 8005b28:	f7ff fb96 	bl	8005258 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8005b2c:	1d3b      	adds	r3, r7, #4
 8005b2e:	461a      	mov	r2, r3
 8005b30:	2110      	movs	r1, #16
 8005b32:	4806      	ldr	r0, [pc, #24]	; (8005b4c <SX1272IoInit+0x6c>)
 8005b34:	f7ff fb90 	bl	8005258 <HW_GPIO_Init>
}
 8005b38:	bf00      	nop
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	20000020 	.word	0x20000020
 8005b44:	10110000 	.word	0x10110000
 8005b48:	40020000 	.word	0x40020000
 8005b4c:	40020400 	.word	0x40020400

08005b50 <SX1272IoIrqInit>:

void SX1272IoIrqInit( DioIrqHandler **irqHandlers )
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b62:	480f      	ldr	r0, [pc, #60]	; (8005ba0 <SX1272IoIrqInit+0x50>)
 8005b64:	f7ff fbf0 	bl	8005348 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	3304      	adds	r3, #4
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	2108      	movs	r1, #8
 8005b72:	480c      	ldr	r0, [pc, #48]	; (8005ba4 <SX1272IoIrqInit+0x54>)
 8005b74:	f7ff fbe8 	bl	8005348 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	3308      	adds	r3, #8
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2120      	movs	r1, #32
 8005b82:	4808      	ldr	r0, [pc, #32]	; (8005ba4 <SX1272IoIrqInit+0x54>)
 8005b84:	f7ff fbe0 	bl	8005348 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	330c      	adds	r3, #12
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	2110      	movs	r1, #16
 8005b92:	4804      	ldr	r0, [pc, #16]	; (8005ba4 <SX1272IoIrqInit+0x54>)
 8005b94:	f7ff fbd8 	bl	8005348 <HW_GPIO_SetIrq>
}
 8005b98:	bf00      	nop
 8005b9a:	3708      	adds	r7, #8
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	40020000 	.word	0x40020000
 8005ba4:	40020400 	.word	0x40020400

08005ba8 <SX1272IoDeInit>:

void SX1272IoDeInit( void )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b086      	sub	sp, #24
 8005bac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8005bae:	1d3b      	adds	r3, r7, #4
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]
 8005bb4:	605a      	str	r2, [r3, #4]
 8005bb6:	609a      	str	r2, [r3, #8]
 8005bb8:	60da      	str	r2, [r3, #12]
 8005bba:	611a      	str	r2, [r3, #16]

  initStruct.Mode = GPIO_MODE_IT_RISING ;//GPIO_MODE_ANALOG;
 8005bbc:	4b10      	ldr	r3, [pc, #64]	; (8005c00 <SX1272IoDeInit+0x58>)
 8005bbe:	60bb      	str	r3, [r7, #8]
  initStruct.Pull = GPIO_PULLDOWN;
 8005bc0:	2302      	movs	r3, #2
 8005bc2:	60fb      	str	r3, [r7, #12]

  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8005bc4:	1d3b      	adds	r3, r7, #4
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005bcc:	480d      	ldr	r0, [pc, #52]	; (8005c04 <SX1272IoDeInit+0x5c>)
 8005bce:	f7ff fb43 	bl	8005258 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8005bd2:	1d3b      	adds	r3, r7, #4
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	2108      	movs	r1, #8
 8005bd8:	480b      	ldr	r0, [pc, #44]	; (8005c08 <SX1272IoDeInit+0x60>)
 8005bda:	f7ff fb3d 	bl	8005258 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8005bde:	1d3b      	adds	r3, r7, #4
 8005be0:	461a      	mov	r2, r3
 8005be2:	2120      	movs	r1, #32
 8005be4:	4808      	ldr	r0, [pc, #32]	; (8005c08 <SX1272IoDeInit+0x60>)
 8005be6:	f7ff fb37 	bl	8005258 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8005bea:	1d3b      	adds	r3, r7, #4
 8005bec:	461a      	mov	r2, r3
 8005bee:	2110      	movs	r1, #16
 8005bf0:	4805      	ldr	r0, [pc, #20]	; (8005c08 <SX1272IoDeInit+0x60>)
 8005bf2:	f7ff fb31 	bl	8005258 <HW_GPIO_Init>
}
 8005bf6:	bf00      	nop
 8005bf8:	3718      	adds	r7, #24
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	10110000 	.word	0x10110000
 8005c04:	40020000 	.word	0x40020000
 8005c08:	40020400 	.word	0x40020400

08005c0c <SX1272SetRfTxPower>:

void SX1272SetRfTxPower( int8_t power )
{
 8005c0c:	b590      	push	{r4, r7, lr}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	4603      	mov	r3, r0
 8005c14:	71fb      	strb	r3, [r7, #7]
    uint8_t paConfig = 0;
 8005c16:	2300      	movs	r3, #0
 8005c18:	73fb      	strb	r3, [r7, #15]
    uint8_t paDac = 0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	73bb      	strb	r3, [r7, #14]

    paConfig = SX1272Read( REG_PACONFIG );
 8005c1e:	2009      	movs	r0, #9
 8005c20:	f7fe fb82 	bl	8004328 <SX1272Read>
 8005c24:	4603      	mov	r3, r0
 8005c26:	73fb      	strb	r3, [r7, #15]
    paDac = SX1272Read( REG_PADAC );
 8005c28:	205a      	movs	r0, #90	; 0x5a
 8005c2a:	f7fe fb7d 	bl	8004328 <SX1272Read>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	73bb      	strb	r3, [r7, #14]

    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1272GetPaSelect( SX1272.Settings.Channel );
 8005c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c3a:	b25c      	sxtb	r4, r3
 8005c3c:	4b43      	ldr	r3, [pc, #268]	; (8005d4c <SX1272SetRfTxPower+0x140>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	4618      	mov	r0, r3
 8005c42:	f000 f885 	bl	8005d50 <SX1272GetPaSelect>
 8005c46:	4603      	mov	r3, r0
 8005c48:	b25b      	sxtb	r3, r3
 8005c4a:	4323      	orrs	r3, r4
 8005c4c:	b25b      	sxtb	r3, r3
 8005c4e:	73fb      	strb	r3, [r7, #15]

    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8005c50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	da4e      	bge.n	8005cf6 <SX1272SetRfTxPower+0xea>
    {
        if( power > 17 )
 8005c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c5c:	2b11      	cmp	r3, #17
 8005c5e:	dd04      	ble.n	8005c6a <SX1272SetRfTxPower+0x5e>
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8005c60:	7bbb      	ldrb	r3, [r7, #14]
 8005c62:	f043 0307 	orr.w	r3, r3, #7
 8005c66:	73bb      	strb	r3, [r7, #14]
 8005c68:	e008      	b.n	8005c7c <SX1272SetRfTxPower+0x70>
        }
        else
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8005c6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c6e:	f023 0307 	bic.w	r3, r3, #7
 8005c72:	b25b      	sxtb	r3, r3
 8005c74:	f043 0304 	orr.w	r3, r3, #4
 8005c78:	b25b      	sxtb	r3, r3
 8005c7a:	73bb      	strb	r3, [r7, #14]
        }
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8005c7c:	7bbb      	ldrb	r3, [r7, #14]
 8005c7e:	f003 0307 	and.w	r3, r3, #7
 8005c82:	2b07      	cmp	r3, #7
 8005c84:	d11b      	bne.n	8005cbe <SX1272SetRfTxPower+0xb2>
        {
            if( power < 5 )
 8005c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	dc01      	bgt.n	8005c92 <SX1272SetRfTxPower+0x86>
            {
                power = 5;
 8005c8e:	2305      	movs	r3, #5
 8005c90:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 8005c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c96:	2b14      	cmp	r3, #20
 8005c98:	dd01      	ble.n	8005c9e <SX1272SetRfTxPower+0x92>
            {
                power = 20;
 8005c9a:	2314      	movs	r3, #20
 8005c9c:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8005c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ca2:	f023 030f 	bic.w	r3, r3, #15
 8005ca6:	b25a      	sxtb	r2, r3
 8005ca8:	79fb      	ldrb	r3, [r7, #7]
 8005caa:	3b05      	subs	r3, #5
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	b25b      	sxtb	r3, r3
 8005cb0:	f003 030f 	and.w	r3, r3, #15
 8005cb4:	b25b      	sxtb	r3, r3
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	b25b      	sxtb	r3, r3
 8005cba:	73fb      	strb	r3, [r7, #15]
 8005cbc:	e037      	b.n	8005d2e <SX1272SetRfTxPower+0x122>
        }
        else
        {
            if( power < 2 )
 8005cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	dc01      	bgt.n	8005cca <SX1272SetRfTxPower+0xbe>
            {
                power = 2;
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 8005cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cce:	2b11      	cmp	r3, #17
 8005cd0:	dd01      	ble.n	8005cd6 <SX1272SetRfTxPower+0xca>
            {
                power = 17;
 8005cd2:	2311      	movs	r3, #17
 8005cd4:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8005cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cda:	f023 030f 	bic.w	r3, r3, #15
 8005cde:	b25a      	sxtb	r2, r3
 8005ce0:	79fb      	ldrb	r3, [r7, #7]
 8005ce2:	3b02      	subs	r3, #2
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	b25b      	sxtb	r3, r3
 8005ce8:	f003 030f 	and.w	r3, r3, #15
 8005cec:	b25b      	sxtb	r3, r3
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	b25b      	sxtb	r3, r3
 8005cf2:	73fb      	strb	r3, [r7, #15]
 8005cf4:	e01b      	b.n	8005d2e <SX1272SetRfTxPower+0x122>
        }
    }
    else
    {
        if( power < -1 )
 8005cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfe:	da01      	bge.n	8005d04 <SX1272SetRfTxPower+0xf8>
        {
            power = -1;
 8005d00:	23ff      	movs	r3, #255	; 0xff
 8005d02:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 8005d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d08:	2b0e      	cmp	r3, #14
 8005d0a:	dd01      	ble.n	8005d10 <SX1272SetRfTxPower+0x104>
        {
            power = 14;
 8005d0c:	230e      	movs	r3, #14
 8005d0e:	71fb      	strb	r3, [r7, #7]
        }
        paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 8005d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d14:	f023 030f 	bic.w	r3, r3, #15
 8005d18:	b25a      	sxtb	r2, r3
 8005d1a:	79fb      	ldrb	r3, [r7, #7]
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	b25b      	sxtb	r3, r3
 8005d22:	f003 030f 	and.w	r3, r3, #15
 8005d26:	b25b      	sxtb	r3, r3
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	b25b      	sxtb	r3, r3
 8005d2c:	73fb      	strb	r3, [r7, #15]
    }
    SX1272Write( REG_PACONFIG, paConfig );
 8005d2e:	7bfb      	ldrb	r3, [r7, #15]
 8005d30:	4619      	mov	r1, r3
 8005d32:	2009      	movs	r0, #9
 8005d34:	f7fe fae6 	bl	8004304 <SX1272Write>
    SX1272Write( REG_PADAC, paDac );
 8005d38:	7bbb      	ldrb	r3, [r7, #14]
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	205a      	movs	r0, #90	; 0x5a
 8005d3e:	f7fe fae1 	bl	8004304 <SX1272Write>
}
 8005d42:	bf00      	nop
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd90      	pop	{r4, r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20000448 	.word	0x20000448

08005d50 <SX1272GetPaSelect>:

uint8_t SX1272GetPaSelect( uint32_t channel )
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
    return RF_PACONFIG_PASELECT_RFO;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr

08005d66 <SX1272SetAntSwLowPower>:

void SX1272SetAntSwLowPower( bool status )
{
 8005d66:	b480      	push	{r7}
 8005d68:	b083      	sub	sp, #12
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	71fb      	strb	r3, [r7, #7]
  //Ant Switch Controlled by SX1272 IC
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <SX1272SetAntSw>:

void SX1272SetAntSw( uint8_t opMode )
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	4603      	mov	r3, r0
 8005d84:	71fb      	strb	r3, [r7, #7]
    switch( opMode )
 8005d86:	79fb      	ldrb	r3, [r7, #7]
 8005d88:	2b03      	cmp	r3, #3
 8005d8a:	d103      	bne.n	8005d94 <SX1272SetAntSw+0x18>
    {
    case RFLR_OPMODE_TRANSMITTER:
        SX1272.RxTx = 1;
 8005d8c:	4b06      	ldr	r3, [pc, #24]	; (8005da8 <SX1272SetAntSw+0x2c>)
 8005d8e:	2201      	movs	r2, #1
 8005d90:	701a      	strb	r2, [r3, #0]
        break;
 8005d92:	e003      	b.n	8005d9c <SX1272SetAntSw+0x20>
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
        SX1272.RxTx = 0;
 8005d94:	4b04      	ldr	r3, [pc, #16]	; (8005da8 <SX1272SetAntSw+0x2c>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	701a      	strb	r2, [r3, #0]
        break;
 8005d9a:	bf00      	nop
    }
}
 8005d9c:	bf00      	nop
 8005d9e:	370c      	adds	r7, #12
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr
 8005da8:	20000448 	.word	0x20000448

08005dac <SX1272CheckRfFrequency>:

bool SX1272CheckRfFrequency( uint32_t frequency )
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
    // Implement check. Currently all frequencies are supported
    return true;
 8005db4:	2301      	movs	r3, #1
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	370c      	adds	r7, #12
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
	...

08005dc4 <main>:
uint8_t ReadyMsg[] = "PREST";
int esclavo = 0;
int prest = 0;


int main(void) {
 8005dc4:	b590      	push	{r4, r7, lr}
 8005dc6:	b08d      	sub	sp, #52	; 0x34
 8005dc8:	af0a      	add	r7, sp, #40	; 0x28
	//bool isMaster = true;

	HAL_Init();
 8005dca:	f7fb f84f 	bl	8000e6c <HAL_Init>

	SystemClock_Config();
 8005dce:	f000 f99d 	bl	800610c <SystemClock_Config>

	//DBG_Init();
	Radio.IoInit();
 8005dd2:	4b75      	ldr	r3, [pc, #468]	; (8005fa8 <main+0x1e4>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4798      	blx	r3
	HW_SPI_Init();
 8005dd8:	f7ff fd96 	bl	8005908 <HW_SPI_Init>
	vcom_Init();
 8005ddc:	f000 fca6 	bl	800672c <vcom_Init>
	UART_Init();
 8005de0:	f000 fc46 	bl	8006670 <UART_Init>
	USART2_UART_Init();
 8005de4:	f000 fc7c 	bl	80066e0 <USART2_UART_Init>

	SPI_Init();
 8005de8:	f000 f9fa 	bl	80061e0 <SPI_Init>
	SPI2_Init();
 8005dec:	f000 fa5c 	bl	80062a8 <SPI2_Init>

	PRINTF("------------- PROGRAMA F411 -------------\r\n");
 8005df0:	486e      	ldr	r0, [pc, #440]	; (8005fac <main+0x1e8>)
 8005df2:	f000 fcc9 	bl	8006788 <vcom_Send>

//   Radio initialization
	RadioEvents.TxDone = OnTxDone;
 8005df6:	4b6e      	ldr	r3, [pc, #440]	; (8005fb0 <main+0x1ec>)
 8005df8:	4a6e      	ldr	r2, [pc, #440]	; (8005fb4 <main+0x1f0>)
 8005dfa:	601a      	str	r2, [r3, #0]
	RadioEvents.RxDone = OnRxDone;
 8005dfc:	4b6c      	ldr	r3, [pc, #432]	; (8005fb0 <main+0x1ec>)
 8005dfe:	4a6e      	ldr	r2, [pc, #440]	; (8005fb8 <main+0x1f4>)
 8005e00:	609a      	str	r2, [r3, #8]
	RadioEvents.TxTimeout = OnTxTimeout;
 8005e02:	4b6b      	ldr	r3, [pc, #428]	; (8005fb0 <main+0x1ec>)
 8005e04:	4a6d      	ldr	r2, [pc, #436]	; (8005fbc <main+0x1f8>)
 8005e06:	605a      	str	r2, [r3, #4]
	RadioEvents.RxTimeout = OnRxTimeout;
 8005e08:	4b69      	ldr	r3, [pc, #420]	; (8005fb0 <main+0x1ec>)
 8005e0a:	4a6d      	ldr	r2, [pc, #436]	; (8005fc0 <main+0x1fc>)
 8005e0c:	60da      	str	r2, [r3, #12]
	RadioEvents.RxError = OnRxError;
 8005e0e:	4b68      	ldr	r3, [pc, #416]	; (8005fb0 <main+0x1ec>)
 8005e10:	4a6c      	ldr	r2, [pc, #432]	; (8005fc4 <main+0x200>)
 8005e12:	611a      	str	r2, [r3, #16]


	Radio.Init(&RadioEvents);
 8005e14:	4b64      	ldr	r3, [pc, #400]	; (8005fa8 <main+0x1e4>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	4865      	ldr	r0, [pc, #404]	; (8005fb0 <main+0x1ec>)
 8005e1a:	4798      	blx	r3
	Radio.SetChannel( RF_FREQUENCY);
 8005e1c:	4b62      	ldr	r3, [pc, #392]	; (8005fa8 <main+0x1e4>)
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	4869      	ldr	r0, [pc, #420]	; (8005fc8 <main+0x204>)
 8005e22:	4798      	blx	r3

	Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 8005e24:	4b60      	ldr	r3, [pc, #384]	; (8005fa8 <main+0x1e4>)
 8005e26:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8005e28:	4b68      	ldr	r3, [pc, #416]	; (8005fcc <main+0x208>)
 8005e2a:	9308      	str	r3, [sp, #32]
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	9307      	str	r3, [sp, #28]
 8005e30:	2300      	movs	r3, #0
 8005e32:	9306      	str	r3, [sp, #24]
 8005e34:	2300      	movs	r3, #0
 8005e36:	9305      	str	r3, [sp, #20]
 8005e38:	2301      	movs	r3, #1
 8005e3a:	9304      	str	r3, [sp, #16]
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	9303      	str	r3, [sp, #12]
 8005e40:	2308      	movs	r3, #8
 8005e42:	9302      	str	r3, [sp, #8]
 8005e44:	2301      	movs	r3, #1
 8005e46:	9301      	str	r3, [sp, #4]
 8005e48:	2307      	movs	r3, #7
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	2200      	movs	r2, #0
 8005e50:	210e      	movs	r1, #14
 8005e52:	2001      	movs	r0, #1
 8005e54:	47a0      	blx	r4
	LORA_SPREADING_FACTOR, LORA_CODINGRATE,
	LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
	true, 0, 0, LORA_IQ_INVERSION_ON, 3000000);

	Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 8005e56:	4b54      	ldr	r3, [pc, #336]	; (8005fa8 <main+0x1e4>)
 8005e58:	6a1c      	ldr	r4, [r3, #32]
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e5e:	2300      	movs	r3, #0
 8005e60:	9308      	str	r3, [sp, #32]
 8005e62:	2300      	movs	r3, #0
 8005e64:	9307      	str	r3, [sp, #28]
 8005e66:	2300      	movs	r3, #0
 8005e68:	9306      	str	r3, [sp, #24]
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	9305      	str	r3, [sp, #20]
 8005e6e:	2300      	movs	r3, #0
 8005e70:	9304      	str	r3, [sp, #16]
 8005e72:	2300      	movs	r3, #0
 8005e74:	9303      	str	r3, [sp, #12]
 8005e76:	2305      	movs	r3, #5
 8005e78:	9302      	str	r3, [sp, #8]
 8005e7a:	2308      	movs	r3, #8
 8005e7c:	9301      	str	r3, [sp, #4]
 8005e7e:	2300      	movs	r3, #0
 8005e80:	9300      	str	r3, [sp, #0]
 8005e82:	2301      	movs	r3, #1
 8005e84:	2207      	movs	r2, #7
 8005e86:	2100      	movs	r1, #0
 8005e88:	2001      	movs	r0, #1
 8005e8a:	47a0      	blx	r4
	LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
	LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON, 0, true, 0, 0,
	LORA_IQ_INVERSION_ON, true);

	bool isMaster = true;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	71fb      	strb	r3, [r7, #7]
	if (isMaster) {
 8005e90:	79fb      	ldrb	r3, [r7, #7]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <main+0xda>
		PRINTF("\r\n----------- SOY MASTER  -----------\r\n");
 8005e96:	484e      	ldr	r0, [pc, #312]	; (8005fd0 <main+0x20c>)
 8005e98:	f000 fc76 	bl	8006788 <vcom_Send>
 8005e9c:	e002      	b.n	8005ea4 <main+0xe0>
	} else {
		PRINTF("\r\n----------- SOY ESCLAVO -----------\r\n");
 8005e9e:	484d      	ldr	r0, [pc, #308]	; (8005fd4 <main+0x210>)
 8005ea0:	f000 fc72 	bl	8006788 <vcom_Send>
	}

	//Establece la radio en modo de recepción durante un tiempo
	Radio.Rx( RX_TIMEOUT_VALUE);
 8005ea4:	4b40      	ldr	r3, [pc, #256]	; (8005fa8 <main+0x1e4>)
 8005ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005eac:	4798      	blx	r3
	DelayMs(1);
 8005eae:	2001      	movs	r0, #1
 8005eb0:	f7fe ff8c 	bl	8004dcc <DelayMs>

	while (1) {
		switch (State) {
 8005eb4:	4b48      	ldr	r3, [pc, #288]	; (8005fd8 <main+0x214>)
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	2b04      	cmp	r3, #4
 8005ebc:	d863      	bhi.n	8005f86 <main+0x1c2>
 8005ebe:	a201      	add	r2, pc, #4	; (adr r2, 8005ec4 <main+0x100>)
 8005ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec4:	08005ed9 	.word	0x08005ed9
 8005ec8:	08005f4d 	.word	0x08005f4d
 8005ecc:	08005f4d 	.word	0x08005f4d
 8005ed0:	08005f3b 	.word	0x08005f3b
 8005ed4:	08005f75 	.word	0x08005f75
		case RX:
			if (isMaster == true) {
 8005ed8:	79fb      	ldrb	r3, [r7, #7]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d012      	beq.n	8005f04 <main+0x140>
				PRINTF("Master Buff: %s\r\n", Buffer);
 8005ede:	493f      	ldr	r1, [pc, #252]	; (8005fdc <main+0x218>)
 8005ee0:	483f      	ldr	r0, [pc, #252]	; (8005fe0 <main+0x21c>)
 8005ee2:	f000 fc51 	bl	8006788 <vcom_Send>
				if (BufferSize > 0) {
 8005ee6:	4b3f      	ldr	r3, [pc, #252]	; (8005fe4 <main+0x220>)
 8005ee8:	881b      	ldrh	r3, [r3, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d01c      	beq.n	8005f28 <main+0x164>
					Radio.Send("HOLA, ESCLAVO", 13);
 8005eee:	4b2e      	ldr	r3, [pc, #184]	; (8005fa8 <main+0x1e4>)
 8005ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef2:	210d      	movs	r1, #13
 8005ef4:	483c      	ldr	r0, [pc, #240]	; (8005fe8 <main+0x224>)
 8005ef6:	4798      	blx	r3
					Radio.Rx( RX_TIMEOUT_VALUE);
 8005ef8:	4b2b      	ldr	r3, [pc, #172]	; (8005fa8 <main+0x1e4>)
 8005efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005efc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f00:	4798      	blx	r3
 8005f02:	e011      	b.n	8005f28 <main+0x164>
				}
			} else {
				if (BufferSize > 0) {
 8005f04:	4b37      	ldr	r3, [pc, #220]	; (8005fe4 <main+0x220>)
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d00d      	beq.n	8005f28 <main+0x164>
					PRINTF("Slave buff: %s\r\n", Buffer);
 8005f0c:	4933      	ldr	r1, [pc, #204]	; (8005fdc <main+0x218>)
 8005f0e:	4837      	ldr	r0, [pc, #220]	; (8005fec <main+0x228>)
 8005f10:	f000 fc3a 	bl	8006788 <vcom_Send>
					Radio.Send("HOLA, MAESTRO", 13);
 8005f14:	4b24      	ldr	r3, [pc, #144]	; (8005fa8 <main+0x1e4>)
 8005f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f18:	210d      	movs	r1, #13
 8005f1a:	4835      	ldr	r0, [pc, #212]	; (8005ff0 <main+0x22c>)
 8005f1c:	4798      	blx	r3
					Radio.Rx( RX_TIMEOUT_VALUE);
 8005f1e:	4b22      	ldr	r3, [pc, #136]	; (8005fa8 <main+0x1e4>)
 8005f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f26:	4798      	blx	r3
				}
			}
			Radio.Rx( RX_TIMEOUT_VALUE);
 8005f28:	4b1f      	ldr	r3, [pc, #124]	; (8005fa8 <main+0x1e4>)
 8005f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f30:	4798      	blx	r3
			State = LOWPOWER;
 8005f32:	4b29      	ldr	r3, [pc, #164]	; (8005fd8 <main+0x214>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	701a      	strb	r2, [r3, #0]
			break;
 8005f38:	e02b      	b.n	8005f92 <main+0x1ce>
		case TX:
			// Indicates on a LED that we have sent a PING [Master]
			// Indicates on a LED that we have sent a PONG [Slave]
			//GpioWrite( &Led2, GpioRead( &Led2 ) ^ 1 );
			Radio.Rx( RX_TIMEOUT_VALUE);
 8005f3a:	4b1b      	ldr	r3, [pc, #108]	; (8005fa8 <main+0x1e4>)
 8005f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f42:	4798      	blx	r3
			State = LOWPOWER;
 8005f44:	4b24      	ldr	r3, [pc, #144]	; (8005fd8 <main+0x214>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	701a      	strb	r2, [r3, #0]
			break;
 8005f4a:	e022      	b.n	8005f92 <main+0x1ce>
		case RX_TIMEOUT:
		case RX_ERROR:
			PRINTF("RX_ERROR\r\n");
 8005f4c:	4829      	ldr	r0, [pc, #164]	; (8005ff4 <main+0x230>)
 8005f4e:	f000 fc1b 	bl	8006788 <vcom_Send>
			if (isMaster == true) {
 8005f52:	79fb      	ldrb	r3, [r7, #7]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d004      	beq.n	8005f62 <main+0x19e>
				Radio.Send("HOLA, ESCLAVO", 13);
 8005f58:	4b13      	ldr	r3, [pc, #76]	; (8005fa8 <main+0x1e4>)
 8005f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f5c:	210d      	movs	r1, #13
 8005f5e:	4822      	ldr	r0, [pc, #136]	; (8005fe8 <main+0x224>)
 8005f60:	4798      	blx	r3
			}
			Radio.Rx( RX_TIMEOUT_VALUE);
 8005f62:	4b11      	ldr	r3, [pc, #68]	; (8005fa8 <main+0x1e4>)
 8005f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f6a:	4798      	blx	r3
			State = LOWPOWER;
 8005f6c:	4b1a      	ldr	r3, [pc, #104]	; (8005fd8 <main+0x214>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	701a      	strb	r2, [r3, #0]
			break;
 8005f72:	e00e      	b.n	8005f92 <main+0x1ce>
		case TX_TIMEOUT:
			Radio.Rx( RX_TIMEOUT_VALUE);
 8005f74:	4b0c      	ldr	r3, [pc, #48]	; (8005fa8 <main+0x1e4>)
 8005f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f7c:	4798      	blx	r3
			State = LOWPOWER;
 8005f7e:	4b16      	ldr	r3, [pc, #88]	; (8005fd8 <main+0x214>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	701a      	strb	r2, [r3, #0]
			break;
 8005f84:	e005      	b.n	8005f92 <main+0x1ce>
		case LOWPOWER:
		default:
			Radio.Rx( RX_TIMEOUT_VALUE);
 8005f86:	4b08      	ldr	r3, [pc, #32]	; (8005fa8 <main+0x1e4>)
 8005f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f8e:	4798      	blx	r3
			break;
 8005f90:	bf00      	nop
//			Radio.Rx( RX_TIMEOUT_VALUE);
//			break;
//		}
//		memset(BufferSPI, 0, sizeof(BufferSPI));
//		PRINTF("i: %d\r\n", i);
		Radio.Rx( RX_TIMEOUT_VALUE);
 8005f92:	4b05      	ldr	r3, [pc, #20]	; (8005fa8 <main+0x1e4>)
 8005f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f9a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
 8005f9c:	b672      	cpsid	i
  __ASM volatile ("cpsie i" : : : "memory");
 8005f9e:	b662      	cpsie	i
		DISABLE_IRQ();
		ENABLE_IRQ();
		DelayMs(1);
 8005fa0:	2001      	movs	r0, #1
 8005fa2:	f7fe ff13 	bl	8004dcc <DelayMs>
		switch (State) {
 8005fa6:	e785      	b.n	8005eb4 <main+0xf0>
 8005fa8:	08007764 	.word	0x08007764
 8005fac:	08007554 	.word	0x08007554
 8005fb0:	200002d8 	.word	0x200002d8
 8005fb4:	08005ff9 	.word	0x08005ff9
 8005fb8:	08006021 	.word	0x08006021
 8005fbc:	08006095 	.word	0x08006095
 8005fc0:	080060bd 	.word	0x080060bd
 8005fc4:	080060e5 	.word	0x080060e5
 8005fc8:	33bca100 	.word	0x33bca100
 8005fcc:	002dc6c0 	.word	0x002dc6c0
 8005fd0:	08007580 	.word	0x08007580
 8005fd4:	080075a8 	.word	0x080075a8
 8005fd8:	200002d4 	.word	0x200002d4
 8005fdc:	200005dc 	.word	0x200005dc
 8005fe0:	080075d0 	.word	0x080075d0
 8005fe4:	20000038 	.word	0x20000038
 8005fe8:	080075e4 	.word	0x080075e4
 8005fec:	080075f4 	.word	0x080075f4
 8005ff0:	08007608 	.word	0x08007608
 8005ff4:	08007618 	.word	0x08007618

08005ff8 <OnTxDone>:

	}
}

void OnTxDone(void) {
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
	Radio.Sleep();
 8005ffc:	4b05      	ldr	r3, [pc, #20]	; (8006014 <OnTxDone+0x1c>)
 8005ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006000:	4798      	blx	r3
	State = TX;
 8006002:	4b05      	ldr	r3, [pc, #20]	; (8006018 <OnTxDone+0x20>)
 8006004:	2204      	movs	r2, #4
 8006006:	701a      	strb	r2, [r3, #0]
	PRINTF("OnTxDone\n");
 8006008:	4804      	ldr	r0, [pc, #16]	; (800601c <OnTxDone+0x24>)
 800600a:	f000 fbbd 	bl	8006788 <vcom_Send>
}
 800600e:	bf00      	nop
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	08007764 	.word	0x08007764
 8006018:	200002d4 	.word	0x200002d4
 800601c:	08007624 	.word	0x08007624

08006020 <OnRxDone>:

void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr) {
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	4608      	mov	r0, r1
 800602a:	4611      	mov	r1, r2
 800602c:	461a      	mov	r2, r3
 800602e:	4603      	mov	r3, r0
 8006030:	817b      	strh	r3, [r7, #10]
 8006032:	460b      	mov	r3, r1
 8006034:	813b      	strh	r3, [r7, #8]
 8006036:	4613      	mov	r3, r2
 8006038:	71fb      	strb	r3, [r7, #7]
	Radio.Sleep();
 800603a:	4b0f      	ldr	r3, [pc, #60]	; (8006078 <OnRxDone+0x58>)
 800603c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800603e:	4798      	blx	r3
	BufferSize = size;
 8006040:	4a0e      	ldr	r2, [pc, #56]	; (800607c <OnRxDone+0x5c>)
 8006042:	897b      	ldrh	r3, [r7, #10]
 8006044:	8013      	strh	r3, [r2, #0]
	memcpy(Buffer, payload, BufferSize);
 8006046:	4b0d      	ldr	r3, [pc, #52]	; (800607c <OnRxDone+0x5c>)
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	461a      	mov	r2, r3
 800604c:	68f9      	ldr	r1, [r7, #12]
 800604e:	480c      	ldr	r0, [pc, #48]	; (8006080 <OnRxDone+0x60>)
 8006050:	f000 fd14 	bl	8006a7c <memcpy>
	RssiValue = rssi;
 8006054:	893b      	ldrh	r3, [r7, #8]
 8006056:	b25a      	sxtb	r2, r3
 8006058:	4b0a      	ldr	r3, [pc, #40]	; (8006084 <OnRxDone+0x64>)
 800605a:	701a      	strb	r2, [r3, #0]
	SnrValue = snr;
 800605c:	4a0a      	ldr	r2, [pc, #40]	; (8006088 <OnRxDone+0x68>)
 800605e:	79fb      	ldrb	r3, [r7, #7]
 8006060:	7013      	strb	r3, [r2, #0]
	State = RX;
 8006062:	4b0a      	ldr	r3, [pc, #40]	; (800608c <OnRxDone+0x6c>)
 8006064:	2201      	movs	r2, #1
 8006066:	701a      	strb	r2, [r3, #0]

	PRINTF("OnRxDone\n");
 8006068:	4809      	ldr	r0, [pc, #36]	; (8006090 <OnRxDone+0x70>)
 800606a:	f000 fb8d 	bl	8006788 <vcom_Send>
//	PRINTF("RssiValue=%d dBm, SnrValue=%d\n", rssi, snr);
}
 800606e:	bf00      	nop
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	08007764 	.word	0x08007764
 800607c:	20000038 	.word	0x20000038
 8006080:	200005dc 	.word	0x200005dc
 8006084:	200002d5 	.word	0x200002d5
 8006088:	200002d6 	.word	0x200002d6
 800608c:	200002d4 	.word	0x200002d4
 8006090:	08007630 	.word	0x08007630

08006094 <OnTxTimeout>:

void OnTxTimeout(void) {
 8006094:	b580      	push	{r7, lr}
 8006096:	af00      	add	r7, sp, #0
	Radio.Sleep();
 8006098:	4b05      	ldr	r3, [pc, #20]	; (80060b0 <OnTxTimeout+0x1c>)
 800609a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800609c:	4798      	blx	r3
	State = TX_TIMEOUT;
 800609e:	4b05      	ldr	r3, [pc, #20]	; (80060b4 <OnTxTimeout+0x20>)
 80060a0:	2205      	movs	r2, #5
 80060a2:	701a      	strb	r2, [r3, #0]

	PRINTF("OnTxTimeout\n");
 80060a4:	4804      	ldr	r0, [pc, #16]	; (80060b8 <OnTxTimeout+0x24>)
 80060a6:	f000 fb6f 	bl	8006788 <vcom_Send>
}
 80060aa:	bf00      	nop
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	08007764 	.word	0x08007764
 80060b4:	200002d4 	.word	0x200002d4
 80060b8:	0800763c 	.word	0x0800763c

080060bc <OnRxTimeout>:

void OnRxTimeout(void) {
 80060bc:	b580      	push	{r7, lr}
 80060be:	af00      	add	r7, sp, #0
	Radio.Sleep();
 80060c0:	4b05      	ldr	r3, [pc, #20]	; (80060d8 <OnRxTimeout+0x1c>)
 80060c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060c4:	4798      	blx	r3
	State = RX_TIMEOUT;
 80060c6:	4b05      	ldr	r3, [pc, #20]	; (80060dc <OnRxTimeout+0x20>)
 80060c8:	2202      	movs	r2, #2
 80060ca:	701a      	strb	r2, [r3, #0]
	PRINTF("OnRxTimeout\n");
 80060cc:	4804      	ldr	r0, [pc, #16]	; (80060e0 <OnRxTimeout+0x24>)
 80060ce:	f000 fb5b 	bl	8006788 <vcom_Send>
}
 80060d2:	bf00      	nop
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	08007764 	.word	0x08007764
 80060dc:	200002d4 	.word	0x200002d4
 80060e0:	0800764c 	.word	0x0800764c

080060e4 <OnRxError>:

void OnRxError(void) {
 80060e4:	b580      	push	{r7, lr}
 80060e6:	af00      	add	r7, sp, #0
	Radio.Sleep();
 80060e8:	4b05      	ldr	r3, [pc, #20]	; (8006100 <OnRxError+0x1c>)
 80060ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ec:	4798      	blx	r3
	State = RX_ERROR;
 80060ee:	4b05      	ldr	r3, [pc, #20]	; (8006104 <OnRxError+0x20>)
 80060f0:	2203      	movs	r2, #3
 80060f2:	701a      	strb	r2, [r3, #0]
	PRINTF("OnRxError\n");
 80060f4:	4804      	ldr	r0, [pc, #16]	; (8006108 <OnRxError+0x24>)
 80060f6:	f000 fb47 	bl	8006788 <vcom_Send>
}
 80060fa:	bf00      	nop
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	08007764 	.word	0x08007764
 8006104:	200002d4 	.word	0x200002d4
 8006108:	0800765c 	.word	0x0800765c

0800610c <SystemClock_Config>:
 *            Main regulator output voltage  = Scale2 mode
 *            Flash Latency(WS)              = 2
 * @param  None
 * @retval None
 */
void SystemClock_Config(void) {
 800610c:	b580      	push	{r7, lr}
 800610e:	b094      	sub	sp, #80	; 0x50
 8006110:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8006112:	f107 0320 	add.w	r3, r7, #32
 8006116:	2230      	movs	r2, #48	; 0x30
 8006118:	2100      	movs	r1, #0
 800611a:	4618      	mov	r0, r3
 800611c:	f000 fcb9 	bl	8006a92 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8006120:	f107 030c 	add.w	r3, r7, #12
 8006124:	2200      	movs	r2, #0
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	605a      	str	r2, [r3, #4]
 800612a:	609a      	str	r2, [r3, #8]
 800612c:	60da      	str	r2, [r3, #12]
 800612e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8006130:	2300      	movs	r3, #0
 8006132:	60bb      	str	r3, [r7, #8]
 8006134:	4b28      	ldr	r3, [pc, #160]	; (80061d8 <SystemClock_Config+0xcc>)
 8006136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006138:	4a27      	ldr	r2, [pc, #156]	; (80061d8 <SystemClock_Config+0xcc>)
 800613a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800613e:	6413      	str	r3, [r2, #64]	; 0x40
 8006140:	4b25      	ldr	r3, [pc, #148]	; (80061d8 <SystemClock_Config+0xcc>)
 8006142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006144:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006148:	60bb      	str	r3, [r7, #8]
 800614a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800614c:	2300      	movs	r3, #0
 800614e:	607b      	str	r3, [r7, #4]
 8006150:	4b22      	ldr	r3, [pc, #136]	; (80061dc <SystemClock_Config+0xd0>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a21      	ldr	r2, [pc, #132]	; (80061dc <SystemClock_Config+0xd0>)
 8006156:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800615a:	6013      	str	r3, [r2, #0]
 800615c:	4b1f      	ldr	r3, [pc, #124]	; (80061dc <SystemClock_Config+0xd0>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006164:	607b      	str	r3, [r7, #4]
 8006166:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006168:	2302      	movs	r3, #2
 800616a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800616c:	2301      	movs	r3, #1
 800616e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006170:	2310      	movs	r3, #16
 8006172:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006174:	2302      	movs	r3, #2
 8006176:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006178:	2300      	movs	r3, #0
 800617a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 800617c:	2310      	movs	r3, #16
 800617e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8006180:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8006184:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8006186:	2304      	movs	r3, #4
 8006188:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800618a:	2304      	movs	r3, #4
 800618c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800618e:	f107 0320 	add.w	r3, r7, #32
 8006192:	4618      	mov	r0, r3
 8006194:	f7fb f9fa 	bl	800158c <HAL_RCC_OscConfig>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <SystemClock_Config+0x96>
		Error_Handler();
 800619e:	f7ff f858 	bl	8005252 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80061a2:	230f      	movs	r3, #15
 80061a4:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80061a6:	2302      	movs	r3, #2
 80061a8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80061aa:	2300      	movs	r3, #0
 80061ac:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80061ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061b2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80061b4:	2300      	movs	r3, #0
 80061b6:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80061b8:	f107 030c 	add.w	r3, r7, #12
 80061bc:	2102      	movs	r1, #2
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fb fc26 	bl	8001a10 <HAL_RCC_ClockConfig>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <SystemClock_Config+0xc2>
		Error_Handler();
 80061ca:	f7ff f842 	bl	8005252 <Error_Handler>
	}
}
 80061ce:	bf00      	nop
 80061d0:	3750      	adds	r7, #80	; 0x50
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	40023800 	.word	0x40023800
 80061dc:	40007000 	.word	0x40007000

080061e0 <SPI_Init>:
SPI_HandleTypeDef hspi4;


/*SPI para comunicación con la variscite*/
/*los pines de la SPI1 (para la eval board) están declarados en hw_spi*/
void SPI_Init() {
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b088      	sub	sp, #32
 80061e4:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* Peripheral clock enable */
	__SPI2_CLK_ENABLE();
 80061e6:	2300      	movs	r3, #0
 80061e8:	60bb      	str	r3, [r7, #8]
 80061ea:	4b2c      	ldr	r3, [pc, #176]	; (800629c <SPI_Init+0xbc>)
 80061ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ee:	4a2b      	ldr	r2, [pc, #172]	; (800629c <SPI_Init+0xbc>)
 80061f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061f4:	6413      	str	r3, [r2, #64]	; 0x40
 80061f6:	4b29      	ldr	r3, [pc, #164]	; (800629c <SPI_Init+0xbc>)
 80061f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061fe:	60bb      	str	r3, [r7, #8]
 8006200:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006202:	2300      	movs	r3, #0
 8006204:	607b      	str	r3, [r7, #4]
 8006206:	4b25      	ldr	r3, [pc, #148]	; (800629c <SPI_Init+0xbc>)
 8006208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800620a:	4a24      	ldr	r2, [pc, #144]	; (800629c <SPI_Init+0xbc>)
 800620c:	f043 0302 	orr.w	r3, r3, #2
 8006210:	6313      	str	r3, [r2, #48]	; 0x30
 8006212:	4b22      	ldr	r3, [pc, #136]	; (800629c <SPI_Init+0xbc>)
 8006214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006216:	f003 0302 	and.w	r3, r3, #2
 800621a:	607b      	str	r3, [r7, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800621e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8006222:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006224:	2302      	movs	r3, #2
 8006226:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006228:	2300      	movs	r3, #0
 800622a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800622c:	2302      	movs	r3, #2
 800622e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006230:	2305      	movs	r3, #5
 8006232:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006234:	f107 030c 	add.w	r3, r7, #12
 8006238:	4619      	mov	r1, r3
 800623a:	4819      	ldr	r0, [pc, #100]	; (80062a0 <SPI_Init+0xc0>)
 800623c:	f7fa fff2 	bl	8001224 <HAL_GPIO_Init>


	/* Peripheral clock enable */
	__SPI4_CLK_ENABLE()	;
 8006240:	2300      	movs	r3, #0
 8006242:	603b      	str	r3, [r7, #0]
 8006244:	4b15      	ldr	r3, [pc, #84]	; (800629c <SPI_Init+0xbc>)
 8006246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006248:	4a14      	ldr	r2, [pc, #80]	; (800629c <SPI_Init+0xbc>)
 800624a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800624e:	6453      	str	r3, [r2, #68]	; 0x44
 8006250:	4b12      	ldr	r3, [pc, #72]	; (800629c <SPI_Init+0xbc>)
 8006252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006254:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006258:	603b      	str	r3, [r7, #0]
 800625a:	683b      	ldr	r3, [r7, #0]
	 PE2     ------> SPI4_SCK
	 PE4     ------> SPI4_NSS
	 PE5     ------> SPI4_MISO
	 PE6     ------> SPI4_MOSI
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_5 | GPIO_PIN_6;
 800625c:	2364      	movs	r3, #100	; 0x64
 800625e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006260:	2302      	movs	r3, #2
 8006262:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006264:	2300      	movs	r3, #0
 8006266:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8006268:	2303      	movs	r3, #3
 800626a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800626c:	2305      	movs	r3, #5
 800626e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006270:	f107 030c 	add.w	r3, r7, #12
 8006274:	4619      	mov	r1, r3
 8006276:	480b      	ldr	r0, [pc, #44]	; (80062a4 <SPI_Init+0xc4>)
 8006278:	f7fa ffd4 	bl	8001224 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800627c:	2310      	movs	r3, #16
 800627e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006280:	2300      	movs	r3, #0
 8006282:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006284:	2300      	movs	r3, #0
 8006286:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006288:	f107 030c 	add.w	r3, r7, #12
 800628c:	4619      	mov	r1, r3
 800628e:	4805      	ldr	r0, [pc, #20]	; (80062a4 <SPI_Init+0xc4>)
 8006290:	f7fa ffc8 	bl	8001224 <HAL_GPIO_Init>

}
 8006294:	bf00      	nop
 8006296:	3720      	adds	r7, #32
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	40023800 	.word	0x40023800
 80062a0:	40020400 	.word	0x40020400
 80062a4:	40021000 	.word	0x40021000

080062a8 <SPI2_Init>:
  HAL_SPI_Init(&hspi1);

}

/* SPI2 init function */
void SPI2_Init(void) {
 80062a8:	b580      	push	{r7, lr}
 80062aa:	af00      	add	r7, sp, #0

	hspi2.Instance = SPI2;
 80062ac:	4b15      	ldr	r3, [pc, #84]	; (8006304 <SPI2_Init+0x5c>)
 80062ae:	4a16      	ldr	r2, [pc, #88]	; (8006308 <SPI2_Init+0x60>)
 80062b0:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_SLAVE;
 80062b2:	4b14      	ldr	r3, [pc, #80]	; (8006304 <SPI2_Init+0x5c>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80062b8:	4b12      	ldr	r3, [pc, #72]	; (8006304 <SPI2_Init+0x5c>)
 80062ba:	2200      	movs	r2, #0
 80062bc:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80062be:	4b11      	ldr	r3, [pc, #68]	; (8006304 <SPI2_Init+0x5c>)
 80062c0:	2200      	movs	r2, #0
 80062c2:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80062c4:	4b0f      	ldr	r3, [pc, #60]	; (8006304 <SPI2_Init+0x5c>)
 80062c6:	2200      	movs	r2, #0
 80062c8:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80062ca:	4b0e      	ldr	r3, [pc, #56]	; (8006304 <SPI2_Init+0x5c>)
 80062cc:	2200      	movs	r2, #0
 80062ce:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80062d0:	4b0c      	ldr	r3, [pc, #48]	; (8006304 <SPI2_Init+0x5c>)
 80062d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062d6:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80062d8:	4b0a      	ldr	r3, [pc, #40]	; (8006304 <SPI2_Init+0x5c>)
 80062da:	2200      	movs	r2, #0
 80062dc:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80062de:	4b09      	ldr	r3, [pc, #36]	; (8006304 <SPI2_Init+0x5c>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062e4:	4b07      	ldr	r3, [pc, #28]	; (8006304 <SPI2_Init+0x5c>)
 80062e6:	2200      	movs	r2, #0
 80062e8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80062ea:	4b06      	ldr	r3, [pc, #24]	; (8006304 <SPI2_Init+0x5c>)
 80062ec:	220a      	movs	r2, #10
 80062ee:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80062f0:	4804      	ldr	r0, [pc, #16]	; (8006304 <SPI2_Init+0x5c>)
 80062f2:	f7fb ffd0 	bl	8002296 <HAL_SPI_Init>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d001      	beq.n	8006300 <SPI2_Init+0x58>
		Error_Handler();
 80062fc:	f7fe ffa9 	bl	8005252 <Error_Handler>
	}

}
 8006300:	bf00      	nop
 8006302:	bd80      	pop	{r7, pc}
 8006304:	20000628 	.word	0x20000628
 8006308:	40003800 	.word	0x40003800

0800630c <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006312:	2300      	movs	r3, #0
 8006314:	607b      	str	r3, [r7, #4]
 8006316:	4b10      	ldr	r3, [pc, #64]	; (8006358 <HAL_MspInit+0x4c>)
 8006318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800631a:	4a0f      	ldr	r2, [pc, #60]	; (8006358 <HAL_MspInit+0x4c>)
 800631c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006320:	6453      	str	r3, [r2, #68]	; 0x44
 8006322:	4b0d      	ldr	r3, [pc, #52]	; (8006358 <HAL_MspInit+0x4c>)
 8006324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800632a:	607b      	str	r3, [r7, #4]
 800632c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800632e:	2300      	movs	r3, #0
 8006330:	603b      	str	r3, [r7, #0]
 8006332:	4b09      	ldr	r3, [pc, #36]	; (8006358 <HAL_MspInit+0x4c>)
 8006334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006336:	4a08      	ldr	r2, [pc, #32]	; (8006358 <HAL_MspInit+0x4c>)
 8006338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800633c:	6413      	str	r3, [r2, #64]	; 0x40
 800633e:	4b06      	ldr	r3, [pc, #24]	; (8006358 <HAL_MspInit+0x4c>)
 8006340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006346:	603b      	str	r3, [r7, #0]
 8006348:	683b      	ldr	r3, [r7, #0]

}
 800634a:	bf00      	nop
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop
 8006358:	40023800 	.word	0x40023800

0800635c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b08a      	sub	sp, #40	; 0x28
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006364:	f107 0314 	add.w	r3, r7, #20
 8006368:	2200      	movs	r2, #0
 800636a:	601a      	str	r2, [r3, #0]
 800636c:	605a      	str	r2, [r3, #4]
 800636e:	609a      	str	r2, [r3, #8]
 8006370:	60da      	str	r2, [r3, #12]
 8006372:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a22      	ldr	r2, [pc, #136]	; (8006404 <HAL_SPI_MspInit+0xa8>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d13d      	bne.n	80063fa <HAL_SPI_MspInit+0x9e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800637e:	2300      	movs	r3, #0
 8006380:	613b      	str	r3, [r7, #16]
 8006382:	4b21      	ldr	r3, [pc, #132]	; (8006408 <HAL_SPI_MspInit+0xac>)
 8006384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006386:	4a20      	ldr	r2, [pc, #128]	; (8006408 <HAL_SPI_MspInit+0xac>)
 8006388:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800638c:	6413      	str	r3, [r2, #64]	; 0x40
 800638e:	4b1e      	ldr	r3, [pc, #120]	; (8006408 <HAL_SPI_MspInit+0xac>)
 8006390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800639a:	2300      	movs	r3, #0
 800639c:	60fb      	str	r3, [r7, #12]
 800639e:	4b1a      	ldr	r3, [pc, #104]	; (8006408 <HAL_SPI_MspInit+0xac>)
 80063a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a2:	4a19      	ldr	r2, [pc, #100]	; (8006408 <HAL_SPI_MspInit+0xac>)
 80063a4:	f043 0302 	orr.w	r3, r3, #2
 80063a8:	6313      	str	r3, [r2, #48]	; 0x30
 80063aa:	4b17      	ldr	r3, [pc, #92]	; (8006408 <HAL_SPI_MspInit+0xac>)
 80063ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ae:	f003 0302 	and.w	r3, r3, #2
 80063b2:	60fb      	str	r3, [r7, #12]
 80063b4:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 80063b6:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 80063ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063bc:	2302      	movs	r3, #2
 80063be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063c0:	2300      	movs	r3, #0
 80063c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80063c4:	2302      	movs	r3, #2
 80063c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80063c8:	2305      	movs	r3, #5
 80063ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063cc:	f107 0314 	add.w	r3, r7, #20
 80063d0:	4619      	mov	r1, r3
 80063d2:	480e      	ldr	r0, [pc, #56]	; (800640c <HAL_SPI_MspInit+0xb0>)
 80063d4:	f7fa ff26 	bl	8001224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80063d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80063dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063de:	2302      	movs	r3, #2
 80063e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80063e2:	2302      	movs	r3, #2
 80063e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80063e6:	2302      	movs	r3, #2
 80063e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80063ea:	2305      	movs	r3, #5
 80063ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063ee:	f107 0314 	add.w	r3, r7, #20
 80063f2:	4619      	mov	r1, r3
 80063f4:	4805      	ldr	r0, [pc, #20]	; (800640c <HAL_SPI_MspInit+0xb0>)
 80063f6:	f7fa ff15 	bl	8001224 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80063fa:	bf00      	nop
 80063fc:	3728      	adds	r7, #40	; 0x28
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	40003800 	.word	0x40003800
 8006408:	40023800 	.word	0x40023800
 800640c:	40020400 	.word	0x40020400

08006410 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	4603      	mov	r3, r0
 8006418:	80fb      	strh	r3, [r7, #6]
  HW_GPIO_IrqHandler( GPIO_Pin );
 800641a:	88fb      	ldrh	r3, [r7, #6]
 800641c:	4618      	mov	r0, r3
 800641e:	f7fe ffc7 	bl	80053b0 <HW_GPIO_IrqHandler>
}
 8006422:	bf00      	nop
 8006424:	3708      	adds	r7, #8
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}

0800642a <MSP_GetIRQn>:

IRQn_Type MSP_GetIRQn( uint16_t GPIO_Pin)
{
 800642a:	b480      	push	{r7}
 800642c:	b083      	sub	sp, #12
 800642e:	af00      	add	r7, sp, #0
 8006430:	4603      	mov	r3, r0
 8006432:	80fb      	strh	r3, [r7, #6]
  switch( GPIO_Pin )
 8006434:	88fb      	ldrh	r3, [r7, #6]
 8006436:	2b10      	cmp	r3, #16
 8006438:	d025      	beq.n	8006486 <MSP_GetIRQn+0x5c>
 800643a:	2b10      	cmp	r3, #16
 800643c:	dc0b      	bgt.n	8006456 <MSP_GetIRQn+0x2c>
 800643e:	2b02      	cmp	r3, #2
 8006440:	d01b      	beq.n	800647a <MSP_GetIRQn+0x50>
 8006442:	2b02      	cmp	r3, #2
 8006444:	dc02      	bgt.n	800644c <MSP_GetIRQn+0x22>
 8006446:	2b01      	cmp	r3, #1
 8006448:	d015      	beq.n	8006476 <MSP_GetIRQn+0x4c>
 800644a:	e020      	b.n	800648e <MSP_GetIRQn+0x64>
 800644c:	2b04      	cmp	r3, #4
 800644e:	d016      	beq.n	800647e <MSP_GetIRQn+0x54>
 8006450:	2b08      	cmp	r3, #8
 8006452:	d016      	beq.n	8006482 <MSP_GetIRQn+0x58>
 8006454:	e01b      	b.n	800648e <MSP_GetIRQn+0x64>
 8006456:	2b80      	cmp	r3, #128	; 0x80
 8006458:	d017      	beq.n	800648a <MSP_GetIRQn+0x60>
 800645a:	2b80      	cmp	r3, #128	; 0x80
 800645c:	dc04      	bgt.n	8006468 <MSP_GetIRQn+0x3e>
 800645e:	2b20      	cmp	r3, #32
 8006460:	d013      	beq.n	800648a <MSP_GetIRQn+0x60>
 8006462:	2b40      	cmp	r3, #64	; 0x40
 8006464:	d011      	beq.n	800648a <MSP_GetIRQn+0x60>
 8006466:	e012      	b.n	800648e <MSP_GetIRQn+0x64>
 8006468:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800646c:	d00d      	beq.n	800648a <MSP_GetIRQn+0x60>
 800646e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006472:	d00a      	beq.n	800648a <MSP_GetIRQn+0x60>
 8006474:	e00b      	b.n	800648e <MSP_GetIRQn+0x64>
  {
    case GPIO_PIN_0:  return EXTI0_IRQn;
 8006476:	2306      	movs	r3, #6
 8006478:	e00a      	b.n	8006490 <MSP_GetIRQn+0x66>
    case GPIO_PIN_1:  return EXTI1_IRQn;
 800647a:	2307      	movs	r3, #7
 800647c:	e008      	b.n	8006490 <MSP_GetIRQn+0x66>
    case GPIO_PIN_2:  return EXTI2_IRQn;
 800647e:	2308      	movs	r3, #8
 8006480:	e006      	b.n	8006490 <MSP_GetIRQn+0x66>
    case GPIO_PIN_3:  return EXTI3_IRQn;
 8006482:	2309      	movs	r3, #9
 8006484:	e004      	b.n	8006490 <MSP_GetIRQn+0x66>
    case GPIO_PIN_4:  return EXTI4_IRQn;
 8006486:	230a      	movs	r3, #10
 8006488:	e002      	b.n	8006490 <MSP_GetIRQn+0x66>
    case GPIO_PIN_5:
    case GPIO_PIN_6:
    case GPIO_PIN_7:
    case GPIO_PIN_8:
    case GPIO_PIN_9:  return EXTI9_5_IRQn;
 800648a:	2317      	movs	r3, #23
 800648c:	e000      	b.n	8006490 <MSP_GetIRQn+0x66>
    case GPIO_PIN_11:
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15:
	default: return EXTI15_10_IRQn;
 800648e:	2328      	movs	r3, #40	; 0x28
  }
}
 8006490:	4618      	mov	r0, r3
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 800649c:	b480      	push	{r7}
 800649e:	af00      	add	r7, sp, #0
}
 80064a0:	bf00      	nop
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr

080064aa <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 80064aa:	b480      	push	{r7}
 80064ac:	af00      	add	r7, sp, #0
	while (1) {
 80064ae:	e7fe      	b.n	80064ae <HardFault_Handler+0x4>

080064b0 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 80064b0:	b480      	push	{r7}
 80064b2:	af00      	add	r7, sp, #0

	while (1) {
 80064b4:	e7fe      	b.n	80064b4 <MemManage_Handler+0x4>

080064b6 <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 80064b6:	b480      	push	{r7}
 80064b8:	af00      	add	r7, sp, #0

	while (1) {
 80064ba:	e7fe      	b.n	80064ba <BusFault_Handler+0x4>

080064bc <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 80064bc:	b480      	push	{r7}
 80064be:	af00      	add	r7, sp, #0

	while (1) {
 80064c0:	e7fe      	b.n	80064c0 <UsageFault_Handler+0x4>

080064c2 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 80064c2:	b480      	push	{r7}
 80064c4:	af00      	add	r7, sp, #0
}
 80064c6:	bf00      	nop
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 80064d0:	b480      	push	{r7}
 80064d2:	af00      	add	r7, sp, #0

}
 80064d4:	bf00      	nop
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 80064de:	b480      	push	{r7}
 80064e0:	af00      	add	r7, sp, #0
}
 80064e2:	bf00      	nop
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 80064ec:	b580      	push	{r7, lr}
 80064ee:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80064f0:	f7fa fd0e 	bl	8000f10 <HAL_IncTick>
}
 80064f4:	bf00      	nop
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <USART2_IRQHandler>:
/* Add here the Interrupt Handlers for the used peripherals.                  */
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

void USART2_IRQHandler(void) {
 80064f8:	b580      	push	{r7, lr}
 80064fa:	af00      	add	r7, sp, #0
	vcom_Print();
 80064fc:	f000 f9c0 	bl	8006880 <vcom_Print>
}
 8006500:	bf00      	nop
 8006502:	bd80      	pop	{r7, pc}

08006504 <EXTI0_IRQHandler>:
void RTC_IRQHandler(void) {
	HW_RTC_IrqHandler();
}

void EXTI0_IRQHandler( void )
{
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_0 );
 8006508:	2001      	movs	r0, #1
 800650a:	f7fb f827 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
}
 800650e:	bf00      	nop
 8006510:	bd80      	pop	{r7, pc}

08006512 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler( void )
{
 8006512:	b580      	push	{r7, lr}
 8006514:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_1 );
 8006516:	2002      	movs	r0, #2
 8006518:	f7fb f820 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
}
 800651c:	bf00      	nop
 800651e:	bd80      	pop	{r7, pc}

08006520 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler( void )
{
 8006520:	b580      	push	{r7, lr}
 8006522:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_2 );
 8006524:	2004      	movs	r0, #4
 8006526:	f7fb f819 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
}
 800652a:	bf00      	nop
 800652c:	bd80      	pop	{r7, pc}

0800652e <EXTI3_IRQHandler>:

void EXTI3_IRQHandler( void )
{
 800652e:	b580      	push	{r7, lr}
 8006530:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_3 );
 8006532:	2008      	movs	r0, #8
 8006534:	f7fb f812 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
}
 8006538:	bf00      	nop
 800653a:	bd80      	pop	{r7, pc}

0800653c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler( void )
{
 800653c:	b580      	push	{r7, lr}
 800653e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_4 );
 8006540:	2010      	movs	r0, #16
 8006542:	f7fb f80b 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
}
 8006546:	bf00      	nop
 8006548:	bd80      	pop	{r7, pc}

0800654a <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler( void )
{
 800654a:	b580      	push	{r7, lr}
 800654c:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_5 );
 800654e:	2020      	movs	r0, #32
 8006550:	f7fb f804 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_6 );
 8006554:	2040      	movs	r0, #64	; 0x40
 8006556:	f7fb f801 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_7 );
 800655a:	2080      	movs	r0, #128	; 0x80
 800655c:	f7fa fffe 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_8 );
 8006560:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006564:	f7fa fffa 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_9 );
 8006568:	f44f 7000 	mov.w	r0, #512	; 0x200
 800656c:	f7fa fff6 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
}
 8006570:	bf00      	nop
 8006572:	bd80      	pop	{r7, pc}

08006574 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler( void )
{
 8006574:	b580      	push	{r7, lr}
 8006576:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_10 );
 8006578:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800657c:	f7fa ffee 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_11 );
 8006580:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006584:	f7fa ffea 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_12 );
 8006588:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800658c:	f7fa ffe6 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_13 );
 8006590:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006594:	f7fa ffe2 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_14 );
 8006598:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800659c:	f7fa ffde 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_15 );
 80065a0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80065a4:	f7fa ffda 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
}
 80065a8:	bf00      	nop
 80065aa:	bd80      	pop	{r7, pc}

080065ac <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b084      	sub	sp, #16
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80065b4:	4b11      	ldr	r3, [pc, #68]	; (80065fc <_sbrk+0x50>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d102      	bne.n	80065c2 <_sbrk+0x16>
		heap_end = &end;
 80065bc:	4b0f      	ldr	r3, [pc, #60]	; (80065fc <_sbrk+0x50>)
 80065be:	4a10      	ldr	r2, [pc, #64]	; (8006600 <_sbrk+0x54>)
 80065c0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80065c2:	4b0e      	ldr	r3, [pc, #56]	; (80065fc <_sbrk+0x50>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80065c8:	4b0c      	ldr	r3, [pc, #48]	; (80065fc <_sbrk+0x50>)
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4413      	add	r3, r2
 80065d0:	466a      	mov	r2, sp
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d907      	bls.n	80065e6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80065d6:	f000 fa27 	bl	8006a28 <__errno>
 80065da:	4602      	mov	r2, r0
 80065dc:	230c      	movs	r3, #12
 80065de:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80065e0:	f04f 33ff 	mov.w	r3, #4294967295
 80065e4:	e006      	b.n	80065f4 <_sbrk+0x48>
	}

	heap_end += incr;
 80065e6:	4b05      	ldr	r3, [pc, #20]	; (80065fc <_sbrk+0x50>)
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4413      	add	r3, r2
 80065ee:	4a03      	ldr	r2, [pc, #12]	; (80065fc <_sbrk+0x50>)
 80065f0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80065f2:	68fb      	ldr	r3, [r7, #12]
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3710      	adds	r7, #16
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	200002f4 	.word	0x200002f4
 8006600:	20000778 	.word	0x20000778

08006604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006604:	b480      	push	{r7}
 8006606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006608:	4b16      	ldr	r3, [pc, #88]	; (8006664 <SystemInit+0x60>)
 800660a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800660e:	4a15      	ldr	r2, [pc, #84]	; (8006664 <SystemInit+0x60>)
 8006610:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006614:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006618:	4b13      	ldr	r3, [pc, #76]	; (8006668 <SystemInit+0x64>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a12      	ldr	r2, [pc, #72]	; (8006668 <SystemInit+0x64>)
 800661e:	f043 0301 	orr.w	r3, r3, #1
 8006622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006624:	4b10      	ldr	r3, [pc, #64]	; (8006668 <SystemInit+0x64>)
 8006626:	2200      	movs	r2, #0
 8006628:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800662a:	4b0f      	ldr	r3, [pc, #60]	; (8006668 <SystemInit+0x64>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a0e      	ldr	r2, [pc, #56]	; (8006668 <SystemInit+0x64>)
 8006630:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006634:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006638:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800663a:	4b0b      	ldr	r3, [pc, #44]	; (8006668 <SystemInit+0x64>)
 800663c:	4a0b      	ldr	r2, [pc, #44]	; (800666c <SystemInit+0x68>)
 800663e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006640:	4b09      	ldr	r3, [pc, #36]	; (8006668 <SystemInit+0x64>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a08      	ldr	r2, [pc, #32]	; (8006668 <SystemInit+0x64>)
 8006646:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800664a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800664c:	4b06      	ldr	r3, [pc, #24]	; (8006668 <SystemInit+0x64>)
 800664e:	2200      	movs	r2, #0
 8006650:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006652:	4b04      	ldr	r3, [pc, #16]	; (8006664 <SystemInit+0x60>)
 8006654:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006658:	609a      	str	r2, [r3, #8]
#endif
}
 800665a:	bf00      	nop
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr
 8006664:	e000ed00 	.word	0xe000ed00
 8006668:	40023800 	.word	0x40023800
 800666c:	24003010 	.word	0x24003010

08006670 <UART_Init>:
#include "includes.h"

UART_HandleTypeDef huart2;

void UART_Init()
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __USART2_CLK_ENABLE();
 8006676:	2300      	movs	r3, #0
 8006678:	603b      	str	r3, [r7, #0]
 800667a:	4b17      	ldr	r3, [pc, #92]	; (80066d8 <UART_Init+0x68>)
 800667c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800667e:	4a16      	ldr	r2, [pc, #88]	; (80066d8 <UART_Init+0x68>)
 8006680:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006684:	6413      	str	r3, [r2, #64]	; 0x40
 8006686:	4b14      	ldr	r3, [pc, #80]	; (80066d8 <UART_Init+0x68>)
 8006688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800668a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800668e:	603b      	str	r3, [r7, #0]
 8006690:	683b      	ldr	r3, [r7, #0]
    PA0-WKUP     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006692:	2303      	movs	r3, #3
 8006694:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006696:	2302      	movs	r3, #2
 8006698:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800669a:	2300      	movs	r3, #0
 800669c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800669e:	2303      	movs	r3, #3
 80066a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80066a2:	2307      	movs	r3, #7
 80066a4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066a6:	1d3b      	adds	r3, r7, #4
 80066a8:	4619      	mov	r1, r3
 80066aa:	480c      	ldr	r0, [pc, #48]	; (80066dc <UART_Init+0x6c>)
 80066ac:	f7fa fdba 	bl	8001224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80066b0:	230c      	movs	r3, #12
 80066b2:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066b4:	2302      	movs	r3, #2
 80066b6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80066b8:	2301      	movs	r3, #1
 80066ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80066bc:	2303      	movs	r3, #3
 80066be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80066c0:	2307      	movs	r3, #7
 80066c2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066c4:	1d3b      	adds	r3, r7, #4
 80066c6:	4619      	mov	r1, r3
 80066c8:	4804      	ldr	r0, [pc, #16]	; (80066dc <UART_Init+0x6c>)
 80066ca:	f7fa fdab 	bl	8001224 <HAL_GPIO_Init>
}
 80066ce:	bf00      	nop
 80066d0:	3718      	adds	r7, #24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	40023800 	.word	0x40023800
 80066dc:	40020000 	.word	0x40020000

080066e0 <USART2_UART_Init>:
  }
}

/* USART2 init function */
void USART2_UART_Init(void)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80066e4:	4b0f      	ldr	r3, [pc, #60]	; (8006724 <USART2_UART_Init+0x44>)
 80066e6:	4a10      	ldr	r2, [pc, #64]	; (8006728 <USART2_UART_Init+0x48>)
 80066e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80066ea:	4b0e      	ldr	r3, [pc, #56]	; (8006724 <USART2_UART_Init+0x44>)
 80066ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80066f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80066f2:	4b0c      	ldr	r3, [pc, #48]	; (8006724 <USART2_UART_Init+0x44>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80066f8:	4b0a      	ldr	r3, [pc, #40]	; (8006724 <USART2_UART_Init+0x44>)
 80066fa:	2200      	movs	r2, #0
 80066fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80066fe:	4b09      	ldr	r3, [pc, #36]	; (8006724 <USART2_UART_Init+0x44>)
 8006700:	2200      	movs	r2, #0
 8006702:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006704:	4b07      	ldr	r3, [pc, #28]	; (8006724 <USART2_UART_Init+0x44>)
 8006706:	220c      	movs	r2, #12
 8006708:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800670a:	4b06      	ldr	r3, [pc, #24]	; (8006724 <USART2_UART_Init+0x44>)
 800670c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8006710:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006712:	4b04      	ldr	r3, [pc, #16]	; (8006724 <USART2_UART_Init+0x44>)
 8006714:	2200      	movs	r2, #0
 8006716:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart2);
 8006718:	4802      	ldr	r0, [pc, #8]	; (8006724 <USART2_UART_Init+0x44>)
 800671a:	f7fc f86f 	bl	80027fc <HAL_UART_Init>
}
 800671e:	bf00      	nop
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	20000730 	.word	0x20000730
 8006728:	40004400 	.word	0x40004400

0800672c <vcom_Init>:

/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void vcom_Init(void)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0
      - Word Length = 8 Bits
      - Stop Bit = One Stop bit
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTX;
 8006730:	4b13      	ldr	r3, [pc, #76]	; (8006780 <vcom_Init+0x54>)
 8006732:	4a14      	ldr	r2, [pc, #80]	; (8006784 <vcom_Init+0x58>)
 8006734:	601a      	str	r2, [r3, #0]

  UartHandle.Init.BaudRate   = 115200;
 8006736:	4b12      	ldr	r3, [pc, #72]	; (8006780 <vcom_Init+0x54>)
 8006738:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800673c:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800673e:	4b10      	ldr	r3, [pc, #64]	; (8006780 <vcom_Init+0x54>)
 8006740:	2200      	movs	r2, #0
 8006742:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8006744:	4b0e      	ldr	r3, [pc, #56]	; (8006780 <vcom_Init+0x54>)
 8006746:	2200      	movs	r2, #0
 8006748:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 800674a:	4b0d      	ldr	r3, [pc, #52]	; (8006780 <vcom_Init+0x54>)
 800674c:	2200      	movs	r2, #0
 800674e:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8006750:	4b0b      	ldr	r3, [pc, #44]	; (8006780 <vcom_Init+0x54>)
 8006752:	2200      	movs	r2, #0
 8006754:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8006756:	4b0a      	ldr	r3, [pc, #40]	; (8006780 <vcom_Init+0x54>)
 8006758:	220c      	movs	r2, #12
 800675a:	615a      	str	r2, [r3, #20]

  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800675c:	4808      	ldr	r0, [pc, #32]	; (8006780 <vcom_Init+0x54>)
 800675e:	f7fc f84d 	bl	80027fc <HAL_UART_Init>
 8006762:	4603      	mov	r3, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	d001      	beq.n	800676c <vcom_Init+0x40>
  {
    /* Initialization Error */
    Error_Handler();
 8006768:	f7fe fd73 	bl	8005252 <Error_Handler>
  }

  HAL_NVIC_SetPriority(USARTX_IRQn, 0x1, 0);
 800676c:	2200      	movs	r2, #0
 800676e:	2101      	movs	r1, #1
 8006770:	2026      	movs	r0, #38	; 0x26
 8006772:	f7fa fd04 	bl	800117e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USARTX_IRQn);
 8006776:	2026      	movs	r0, #38	; 0x26
 8006778:	f7fa fd1d 	bl	80011b6 <HAL_NVIC_EnableIRQ>
}
 800677c:	bf00      	nop
 800677e:	bd80      	pop	{r7, pc}
 8006780:	200003fc 	.word	0x200003fc
 8006784:	40004400 	.word	0x40004400

08006788 <vcom_Send>:
  HAL_UART_DeInit(&UartHandle);
#endif
}

void vcom_Send( char *format, ... )
{
 8006788:	b40f      	push	{r0, r1, r2, r3}
 800678a:	b580      	push	{r7, lr}
 800678c:	b0a6      	sub	sp, #152	; 0x98
 800678e:	af00      	add	r7, sp, #0
  va_list args;
  va_start(args, format);
 8006790:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006794:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006798:	f3ef 8310 	mrs	r3, PRIMASK
 800679c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  return(result);
 80067a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  uint8_t len;
  uint8_t lenTop;
  char tempBuff[128];

  BACKUP_PRIMASK();
 80067a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  __ASM volatile ("cpsid i" : : : "memory");
 80067a8:	b672      	cpsid	i
  DISABLE_IRQ();

  /*convert into string at buff[0] of length iw*/
  len = vsprintf(&tempBuff[0], format, args);
 80067aa:	1d3b      	adds	r3, r7, #4
 80067ac:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80067b0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 f98b 	bl	8006ad0 <vsiprintf>
 80067ba:	4603      	mov	r3, r0
 80067bc:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93

  if (iw+len<BUFSIZE)
 80067c0:	4b2d      	ldr	r3, [pc, #180]	; (8006878 <vcom_Send+0xf0>)
 80067c2:	881b      	ldrh	r3, [r3, #0]
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	461a      	mov	r2, r3
 80067c8:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80067cc:	4413      	add	r3, r2
 80067ce:	2bff      	cmp	r3, #255	; 0xff
 80067d0:	dc16      	bgt.n	8006800 <vcom_Send+0x78>
  {
    memcpy( &buff[iw], &tempBuff[0], len);
 80067d2:	4b29      	ldr	r3, [pc, #164]	; (8006878 <vcom_Send+0xf0>)
 80067d4:	881b      	ldrh	r3, [r3, #0]
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	461a      	mov	r2, r3
 80067da:	4b28      	ldr	r3, [pc, #160]	; (800687c <vcom_Send+0xf4>)
 80067dc:	4413      	add	r3, r2
 80067de:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 80067e2:	1d39      	adds	r1, r7, #4
 80067e4:	4618      	mov	r0, r3
 80067e6:	f000 f949 	bl	8006a7c <memcpy>
    iw+=len;
 80067ea:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	4b21      	ldr	r3, [pc, #132]	; (8006878 <vcom_Send+0xf0>)
 80067f2:	881b      	ldrh	r3, [r3, #0]
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	4413      	add	r3, r2
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	4b1f      	ldr	r3, [pc, #124]	; (8006878 <vcom_Send+0xf0>)
 80067fc:	801a      	strh	r2, [r3, #0]
 80067fe:	e028      	b.n	8006852 <vcom_Send+0xca>
  }
  else
  {
    lenTop=BUFSIZE-iw;
 8006800:	4b1d      	ldr	r3, [pc, #116]	; (8006878 <vcom_Send+0xf0>)
 8006802:	881b      	ldrh	r3, [r3, #0]
 8006804:	b29b      	uxth	r3, r3
 8006806:	b2db      	uxtb	r3, r3
 8006808:	425b      	negs	r3, r3
 800680a:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
    memcpy( &buff[iw], &tempBuff[0], lenTop);
 800680e:	4b1a      	ldr	r3, [pc, #104]	; (8006878 <vcom_Send+0xf0>)
 8006810:	881b      	ldrh	r3, [r3, #0]
 8006812:	b29b      	uxth	r3, r3
 8006814:	461a      	mov	r2, r3
 8006816:	4b19      	ldr	r3, [pc, #100]	; (800687c <vcom_Send+0xf4>)
 8006818:	4413      	add	r3, r2
 800681a:	f897 2092 	ldrb.w	r2, [r7, #146]	; 0x92
 800681e:	1d39      	adds	r1, r7, #4
 8006820:	4618      	mov	r0, r3
 8006822:	f000 f92b 	bl	8006a7c <memcpy>
    len-=lenTop;
 8006826:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 800682a:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
    memcpy( &buff[0], &tempBuff[lenTop], len);
 8006834:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 8006838:	1d3a      	adds	r2, r7, #4
 800683a:	4413      	add	r3, r2
 800683c:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 8006840:	4619      	mov	r1, r3
 8006842:	480e      	ldr	r0, [pc, #56]	; (800687c <vcom_Send+0xf4>)
 8006844:	f000 f91a 	bl	8006a7c <memcpy>
    iw = len;
 8006848:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 800684c:	b29a      	uxth	r2, r3
 800684e:	4b0a      	ldr	r3, [pc, #40]	; (8006878 <vcom_Send+0xf0>)
 8006850:	801a      	strh	r2, [r3, #0]
 8006852:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006856:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800685a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800685e:	f383 8810 	msr	PRIMASK, r3
  }
  RESTORE_PRIMASK();

  HAL_NVIC_SetPendingIRQ(USARTX_IRQn);
 8006862:	2026      	movs	r0, #38	; 0x26
 8006864:	f7fa fcc1 	bl	80011ea <HAL_NVIC_SetPendingIRQ>

  va_end(args);
}
 8006868:	bf00      	nop
 800686a:	3798      	adds	r7, #152	; 0x98
 800686c:	46bd      	mov	sp, r7
 800686e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006872:	b004      	add	sp, #16
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	200003f8 	.word	0x200003f8
 800687c:	200002f8 	.word	0x200002f8

08006880 <vcom_Print>:

/* modifes only ir*/
void vcom_Print( void)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
  char* CurChar;
  while( ( (iw+BUFSIZE-ir)%BUFSIZE) >0 )
 8006886:	e022      	b.n	80068ce <vcom_Print+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006888:	f3ef 8310 	mrs	r3, PRIMASK
 800688c:	603b      	str	r3, [r7, #0]
  return(result);
 800688e:	683b      	ldr	r3, [r7, #0]
  {
    BACKUP_PRIMASK();
 8006890:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8006892:	b672      	cpsid	i
    DISABLE_IRQ();

    CurChar = &buff[ir];
 8006894:	4b19      	ldr	r3, [pc, #100]	; (80068fc <vcom_Print+0x7c>)
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	461a      	mov	r2, r3
 800689a:	4b19      	ldr	r3, [pc, #100]	; (8006900 <vcom_Print+0x80>)
 800689c:	4413      	add	r3, r2
 800689e:	60bb      	str	r3, [r7, #8]
    ir= (ir+1) %BUFSIZE;
 80068a0:	4b16      	ldr	r3, [pc, #88]	; (80068fc <vcom_Print+0x7c>)
 80068a2:	881b      	ldrh	r3, [r3, #0]
 80068a4:	3301      	adds	r3, #1
 80068a6:	425a      	negs	r2, r3
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	b2d2      	uxtb	r2, r2
 80068ac:	bf58      	it	pl
 80068ae:	4253      	negpl	r3, r2
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	4b12      	ldr	r3, [pc, #72]	; (80068fc <vcom_Print+0x7c>)
 80068b4:	801a      	strh	r2, [r3, #0]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f383 8810 	msr	PRIMASK, r3

    RESTORE_PRIMASK();

    HAL_UART_Transmit(&UartHandle,(uint8_t *) CurChar, 1, 300);
 80068c0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80068c4:	2201      	movs	r2, #1
 80068c6:	68b9      	ldr	r1, [r7, #8]
 80068c8:	480e      	ldr	r0, [pc, #56]	; (8006904 <vcom_Print+0x84>)
 80068ca:	f7fb ffe4 	bl	8002896 <HAL_UART_Transmit>
  while( ( (iw+BUFSIZE-ir)%BUFSIZE) >0 )
 80068ce:	4b0e      	ldr	r3, [pc, #56]	; (8006908 <vcom_Print+0x88>)
 80068d0:	881b      	ldrh	r3, [r3, #0]
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80068d8:	4a08      	ldr	r2, [pc, #32]	; (80068fc <vcom_Print+0x7c>)
 80068da:	8812      	ldrh	r2, [r2, #0]
 80068dc:	1a9b      	subs	r3, r3, r2
 80068de:	425a      	negs	r2, r3
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	b2d2      	uxtb	r2, r2
 80068e4:	bf58      	it	pl
 80068e6:	4253      	negpl	r3, r2
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	dccd      	bgt.n	8006888 <vcom_Print+0x8>
  }
  HAL_NVIC_ClearPendingIRQ(USARTX_IRQn);
 80068ec:	2026      	movs	r0, #38	; 0x26
 80068ee:	f7fa fc8a 	bl	8001206 <HAL_NVIC_ClearPendingIRQ>
}
 80068f2:	bf00      	nop
 80068f4:	3710      	adds	r7, #16
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	200003fa 	.word	0x200003fa
 8006900:	200002f8 	.word	0x200002f8
 8006904:	200003fc 	.word	0x200003fc
 8006908:	200003f8 	.word	0x200003f8

0800690c <HAL_UART_MspInit>:
  *           - NVIC configuration for UART interrupt request enable
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]

  /*##-1- Enable peripherals and GPIO Clocks #################################*/

  /* Enable USART1 clock */
  USARTX_CLK_ENABLE();
 8006914:	2300      	movs	r3, #0
 8006916:	60fb      	str	r3, [r7, #12]
 8006918:	4b08      	ldr	r3, [pc, #32]	; (800693c <HAL_UART_MspInit+0x30>)
 800691a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691c:	4a07      	ldr	r2, [pc, #28]	; (800693c <HAL_UART_MspInit+0x30>)
 800691e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006922:	6413      	str	r3, [r2, #64]	; 0x40
 8006924:	4b05      	ldr	r3, [pc, #20]	; (800693c <HAL_UART_MspInit+0x30>)
 8006926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800692c:	60fb      	str	r3, [r7, #12]
 800692e:	68fb      	ldr	r3, [r7, #12]

  /*##-2- Configure peripheral GPIO ##########################################*/
  vcom_IoInit( );
 8006930:	f000 f806 	bl	8006940 <vcom_IoInit>
}
 8006934:	bf00      	nop
 8006936:	3710      	adds	r7, #16
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	40023800 	.word	0x40023800

08006940 <vcom_IoInit>:

void vcom_IoInit(void)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b088      	sub	sp, #32
 8006944:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct={0};
 8006946:	f107 030c 	add.w	r3, r7, #12
 800694a:	2200      	movs	r2, #0
 800694c:	601a      	str	r2, [r3, #0]
 800694e:	605a      	str	r2, [r3, #4]
 8006950:	609a      	str	r2, [r3, #8]
 8006952:	60da      	str	r2, [r3, #12]
 8006954:	611a      	str	r2, [r3, #16]
    /* Enable GPIO TX/RX clock */
  USARTX_TX_GPIO_CLK_ENABLE();
 8006956:	2300      	movs	r3, #0
 8006958:	60bb      	str	r3, [r7, #8]
 800695a:	4b1c      	ldr	r3, [pc, #112]	; (80069cc <vcom_IoInit+0x8c>)
 800695c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800695e:	4a1b      	ldr	r2, [pc, #108]	; (80069cc <vcom_IoInit+0x8c>)
 8006960:	f043 0301 	orr.w	r3, r3, #1
 8006964:	6313      	str	r3, [r2, #48]	; 0x30
 8006966:	4b19      	ldr	r3, [pc, #100]	; (80069cc <vcom_IoInit+0x8c>)
 8006968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800696a:	f003 0301 	and.w	r3, r3, #1
 800696e:	60bb      	str	r3, [r7, #8]
 8006970:	68bb      	ldr	r3, [r7, #8]
  USARTX_RX_GPIO_CLK_ENABLE();
 8006972:	2300      	movs	r3, #0
 8006974:	607b      	str	r3, [r7, #4]
 8006976:	4b15      	ldr	r3, [pc, #84]	; (80069cc <vcom_IoInit+0x8c>)
 8006978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800697a:	4a14      	ldr	r2, [pc, #80]	; (80069cc <vcom_IoInit+0x8c>)
 800697c:	f043 0301 	orr.w	r3, r3, #1
 8006980:	6313      	str	r3, [r2, #48]	; 0x30
 8006982:	4b12      	ldr	r3, [pc, #72]	; (80069cc <vcom_IoInit+0x8c>)
 8006984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	607b      	str	r3, [r7, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
    /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTX_TX_PIN;
 800698e:	2304      	movs	r3, #4
 8006990:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006992:	2302      	movs	r3, #2
 8006994:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006996:	2301      	movs	r3, #1
 8006998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800699a:	2303      	movs	r3, #3
 800699c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = USARTX_TX_AF;
 800699e:	2307      	movs	r3, #7
 80069a0:	61fb      	str	r3, [r7, #28]

  HAL_GPIO_Init(USARTX_TX_GPIO_PORT, &GPIO_InitStruct);
 80069a2:	f107 030c 	add.w	r3, r7, #12
 80069a6:	4619      	mov	r1, r3
 80069a8:	4809      	ldr	r0, [pc, #36]	; (80069d0 <vcom_IoInit+0x90>)
 80069aa:	f7fa fc3b 	bl	8001224 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTX_RX_PIN;
 80069ae:	2308      	movs	r3, #8
 80069b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = USARTX_RX_AF;
 80069b2:	2307      	movs	r3, #7
 80069b4:	61fb      	str	r3, [r7, #28]

  HAL_GPIO_Init(USARTX_RX_GPIO_PORT, &GPIO_InitStruct);
 80069b6:	f107 030c 	add.w	r3, r7, #12
 80069ba:	4619      	mov	r1, r3
 80069bc:	4804      	ldr	r0, [pc, #16]	; (80069d0 <vcom_IoInit+0x90>)
 80069be:	f7fa fc31 	bl	8001224 <HAL_GPIO_Init>
}
 80069c2:	bf00      	nop
 80069c4:	3720      	adds	r7, #32
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	40023800 	.word	0x40023800
 80069d0:	40020000 	.word	0x40020000

080069d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80069d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006a0c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80069d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80069da:	e003      	b.n	80069e4 <LoopCopyDataInit>

080069dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80069dc:	4b0c      	ldr	r3, [pc, #48]	; (8006a10 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80069de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80069e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80069e2:	3104      	adds	r1, #4

080069e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80069e4:	480b      	ldr	r0, [pc, #44]	; (8006a14 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80069e6:	4b0c      	ldr	r3, [pc, #48]	; (8006a18 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80069e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80069ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80069ec:	d3f6      	bcc.n	80069dc <CopyDataInit>
  ldr  r2, =_sbss
 80069ee:	4a0b      	ldr	r2, [pc, #44]	; (8006a1c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80069f0:	e002      	b.n	80069f8 <LoopFillZerobss>

080069f2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80069f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80069f4:	f842 3b04 	str.w	r3, [r2], #4

080069f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80069f8:	4b09      	ldr	r3, [pc, #36]	; (8006a20 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80069fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80069fc:	d3f9      	bcc.n	80069f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80069fe:	f7ff fe01 	bl	8006604 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006a02:	f000 f817 	bl	8006a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006a06:	f7ff f9dd 	bl	8005dc4 <main>
  bx  lr    
 8006a0a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8006a0c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8006a10:	08007824 	.word	0x08007824
  ldr  r0, =_sdata
 8006a14:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006a18:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8006a1c:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 8006a20:	20000774 	.word	0x20000774

08006a24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006a24:	e7fe      	b.n	8006a24 <ADC_IRQHandler>
	...

08006a28 <__errno>:
 8006a28:	4b01      	ldr	r3, [pc, #4]	; (8006a30 <__errno+0x8>)
 8006a2a:	6818      	ldr	r0, [r3, #0]
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	20000040 	.word	0x20000040

08006a34 <__libc_init_array>:
 8006a34:	b570      	push	{r4, r5, r6, lr}
 8006a36:	4e0d      	ldr	r6, [pc, #52]	; (8006a6c <__libc_init_array+0x38>)
 8006a38:	4c0d      	ldr	r4, [pc, #52]	; (8006a70 <__libc_init_array+0x3c>)
 8006a3a:	1ba4      	subs	r4, r4, r6
 8006a3c:	10a4      	asrs	r4, r4, #2
 8006a3e:	2500      	movs	r5, #0
 8006a40:	42a5      	cmp	r5, r4
 8006a42:	d109      	bne.n	8006a58 <__libc_init_array+0x24>
 8006a44:	4e0b      	ldr	r6, [pc, #44]	; (8006a74 <__libc_init_array+0x40>)
 8006a46:	4c0c      	ldr	r4, [pc, #48]	; (8006a78 <__libc_init_array+0x44>)
 8006a48:	f000 fd78 	bl	800753c <_init>
 8006a4c:	1ba4      	subs	r4, r4, r6
 8006a4e:	10a4      	asrs	r4, r4, #2
 8006a50:	2500      	movs	r5, #0
 8006a52:	42a5      	cmp	r5, r4
 8006a54:	d105      	bne.n	8006a62 <__libc_init_array+0x2e>
 8006a56:	bd70      	pop	{r4, r5, r6, pc}
 8006a58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a5c:	4798      	blx	r3
 8006a5e:	3501      	adds	r5, #1
 8006a60:	e7ee      	b.n	8006a40 <__libc_init_array+0xc>
 8006a62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a66:	4798      	blx	r3
 8006a68:	3501      	adds	r5, #1
 8006a6a:	e7f2      	b.n	8006a52 <__libc_init_array+0x1e>
 8006a6c:	0800781c 	.word	0x0800781c
 8006a70:	0800781c 	.word	0x0800781c
 8006a74:	0800781c 	.word	0x0800781c
 8006a78:	08007820 	.word	0x08007820

08006a7c <memcpy>:
 8006a7c:	b510      	push	{r4, lr}
 8006a7e:	1e43      	subs	r3, r0, #1
 8006a80:	440a      	add	r2, r1
 8006a82:	4291      	cmp	r1, r2
 8006a84:	d100      	bne.n	8006a88 <memcpy+0xc>
 8006a86:	bd10      	pop	{r4, pc}
 8006a88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a90:	e7f7      	b.n	8006a82 <memcpy+0x6>

08006a92 <memset>:
 8006a92:	4402      	add	r2, r0
 8006a94:	4603      	mov	r3, r0
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d100      	bne.n	8006a9c <memset+0xa>
 8006a9a:	4770      	bx	lr
 8006a9c:	f803 1b01 	strb.w	r1, [r3], #1
 8006aa0:	e7f9      	b.n	8006a96 <memset+0x4>
	...

08006aa4 <_vsiprintf_r>:
 8006aa4:	b500      	push	{lr}
 8006aa6:	b09b      	sub	sp, #108	; 0x6c
 8006aa8:	9100      	str	r1, [sp, #0]
 8006aaa:	9104      	str	r1, [sp, #16]
 8006aac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ab0:	9105      	str	r1, [sp, #20]
 8006ab2:	9102      	str	r1, [sp, #8]
 8006ab4:	4905      	ldr	r1, [pc, #20]	; (8006acc <_vsiprintf_r+0x28>)
 8006ab6:	9103      	str	r1, [sp, #12]
 8006ab8:	4669      	mov	r1, sp
 8006aba:	f000 f86d 	bl	8006b98 <_svfiprintf_r>
 8006abe:	9b00      	ldr	r3, [sp, #0]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	701a      	strb	r2, [r3, #0]
 8006ac4:	b01b      	add	sp, #108	; 0x6c
 8006ac6:	f85d fb04 	ldr.w	pc, [sp], #4
 8006aca:	bf00      	nop
 8006acc:	ffff0208 	.word	0xffff0208

08006ad0 <vsiprintf>:
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	460a      	mov	r2, r1
 8006ad4:	4601      	mov	r1, r0
 8006ad6:	4802      	ldr	r0, [pc, #8]	; (8006ae0 <vsiprintf+0x10>)
 8006ad8:	6800      	ldr	r0, [r0, #0]
 8006ada:	f7ff bfe3 	b.w	8006aa4 <_vsiprintf_r>
 8006ade:	bf00      	nop
 8006ae0:	20000040 	.word	0x20000040

08006ae4 <__ssputs_r>:
 8006ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae8:	688e      	ldr	r6, [r1, #8]
 8006aea:	429e      	cmp	r6, r3
 8006aec:	4682      	mov	sl, r0
 8006aee:	460c      	mov	r4, r1
 8006af0:	4690      	mov	r8, r2
 8006af2:	4699      	mov	r9, r3
 8006af4:	d837      	bhi.n	8006b66 <__ssputs_r+0x82>
 8006af6:	898a      	ldrh	r2, [r1, #12]
 8006af8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006afc:	d031      	beq.n	8006b62 <__ssputs_r+0x7e>
 8006afe:	6825      	ldr	r5, [r4, #0]
 8006b00:	6909      	ldr	r1, [r1, #16]
 8006b02:	1a6f      	subs	r7, r5, r1
 8006b04:	6965      	ldr	r5, [r4, #20]
 8006b06:	2302      	movs	r3, #2
 8006b08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b0c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006b10:	f109 0301 	add.w	r3, r9, #1
 8006b14:	443b      	add	r3, r7
 8006b16:	429d      	cmp	r5, r3
 8006b18:	bf38      	it	cc
 8006b1a:	461d      	movcc	r5, r3
 8006b1c:	0553      	lsls	r3, r2, #21
 8006b1e:	d530      	bpl.n	8006b82 <__ssputs_r+0x9e>
 8006b20:	4629      	mov	r1, r5
 8006b22:	f000 fb21 	bl	8007168 <_malloc_r>
 8006b26:	4606      	mov	r6, r0
 8006b28:	b950      	cbnz	r0, 8006b40 <__ssputs_r+0x5c>
 8006b2a:	230c      	movs	r3, #12
 8006b2c:	f8ca 3000 	str.w	r3, [sl]
 8006b30:	89a3      	ldrh	r3, [r4, #12]
 8006b32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b36:	81a3      	strh	r3, [r4, #12]
 8006b38:	f04f 30ff 	mov.w	r0, #4294967295
 8006b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b40:	463a      	mov	r2, r7
 8006b42:	6921      	ldr	r1, [r4, #16]
 8006b44:	f7ff ff9a 	bl	8006a7c <memcpy>
 8006b48:	89a3      	ldrh	r3, [r4, #12]
 8006b4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b52:	81a3      	strh	r3, [r4, #12]
 8006b54:	6126      	str	r6, [r4, #16]
 8006b56:	6165      	str	r5, [r4, #20]
 8006b58:	443e      	add	r6, r7
 8006b5a:	1bed      	subs	r5, r5, r7
 8006b5c:	6026      	str	r6, [r4, #0]
 8006b5e:	60a5      	str	r5, [r4, #8]
 8006b60:	464e      	mov	r6, r9
 8006b62:	454e      	cmp	r6, r9
 8006b64:	d900      	bls.n	8006b68 <__ssputs_r+0x84>
 8006b66:	464e      	mov	r6, r9
 8006b68:	4632      	mov	r2, r6
 8006b6a:	4641      	mov	r1, r8
 8006b6c:	6820      	ldr	r0, [r4, #0]
 8006b6e:	f000 fa93 	bl	8007098 <memmove>
 8006b72:	68a3      	ldr	r3, [r4, #8]
 8006b74:	1b9b      	subs	r3, r3, r6
 8006b76:	60a3      	str	r3, [r4, #8]
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	441e      	add	r6, r3
 8006b7c:	6026      	str	r6, [r4, #0]
 8006b7e:	2000      	movs	r0, #0
 8006b80:	e7dc      	b.n	8006b3c <__ssputs_r+0x58>
 8006b82:	462a      	mov	r2, r5
 8006b84:	f000 fb4a 	bl	800721c <_realloc_r>
 8006b88:	4606      	mov	r6, r0
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	d1e2      	bne.n	8006b54 <__ssputs_r+0x70>
 8006b8e:	6921      	ldr	r1, [r4, #16]
 8006b90:	4650      	mov	r0, sl
 8006b92:	f000 fa9b 	bl	80070cc <_free_r>
 8006b96:	e7c8      	b.n	8006b2a <__ssputs_r+0x46>

08006b98 <_svfiprintf_r>:
 8006b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9c:	461d      	mov	r5, r3
 8006b9e:	898b      	ldrh	r3, [r1, #12]
 8006ba0:	061f      	lsls	r7, r3, #24
 8006ba2:	b09d      	sub	sp, #116	; 0x74
 8006ba4:	4680      	mov	r8, r0
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	4616      	mov	r6, r2
 8006baa:	d50f      	bpl.n	8006bcc <_svfiprintf_r+0x34>
 8006bac:	690b      	ldr	r3, [r1, #16]
 8006bae:	b96b      	cbnz	r3, 8006bcc <_svfiprintf_r+0x34>
 8006bb0:	2140      	movs	r1, #64	; 0x40
 8006bb2:	f000 fad9 	bl	8007168 <_malloc_r>
 8006bb6:	6020      	str	r0, [r4, #0]
 8006bb8:	6120      	str	r0, [r4, #16]
 8006bba:	b928      	cbnz	r0, 8006bc8 <_svfiprintf_r+0x30>
 8006bbc:	230c      	movs	r3, #12
 8006bbe:	f8c8 3000 	str.w	r3, [r8]
 8006bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc6:	e0c8      	b.n	8006d5a <_svfiprintf_r+0x1c2>
 8006bc8:	2340      	movs	r3, #64	; 0x40
 8006bca:	6163      	str	r3, [r4, #20]
 8006bcc:	2300      	movs	r3, #0
 8006bce:	9309      	str	r3, [sp, #36]	; 0x24
 8006bd0:	2320      	movs	r3, #32
 8006bd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bd6:	2330      	movs	r3, #48	; 0x30
 8006bd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bdc:	9503      	str	r5, [sp, #12]
 8006bde:	f04f 0b01 	mov.w	fp, #1
 8006be2:	4637      	mov	r7, r6
 8006be4:	463d      	mov	r5, r7
 8006be6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006bea:	b10b      	cbz	r3, 8006bf0 <_svfiprintf_r+0x58>
 8006bec:	2b25      	cmp	r3, #37	; 0x25
 8006bee:	d13e      	bne.n	8006c6e <_svfiprintf_r+0xd6>
 8006bf0:	ebb7 0a06 	subs.w	sl, r7, r6
 8006bf4:	d00b      	beq.n	8006c0e <_svfiprintf_r+0x76>
 8006bf6:	4653      	mov	r3, sl
 8006bf8:	4632      	mov	r2, r6
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	4640      	mov	r0, r8
 8006bfe:	f7ff ff71 	bl	8006ae4 <__ssputs_r>
 8006c02:	3001      	adds	r0, #1
 8006c04:	f000 80a4 	beq.w	8006d50 <_svfiprintf_r+0x1b8>
 8006c08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c0a:	4453      	add	r3, sl
 8006c0c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c0e:	783b      	ldrb	r3, [r7, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f000 809d 	beq.w	8006d50 <_svfiprintf_r+0x1b8>
 8006c16:	2300      	movs	r3, #0
 8006c18:	f04f 32ff 	mov.w	r2, #4294967295
 8006c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c20:	9304      	str	r3, [sp, #16]
 8006c22:	9307      	str	r3, [sp, #28]
 8006c24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c28:	931a      	str	r3, [sp, #104]	; 0x68
 8006c2a:	462f      	mov	r7, r5
 8006c2c:	2205      	movs	r2, #5
 8006c2e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006c32:	4850      	ldr	r0, [pc, #320]	; (8006d74 <_svfiprintf_r+0x1dc>)
 8006c34:	f7f9 fad4 	bl	80001e0 <memchr>
 8006c38:	9b04      	ldr	r3, [sp, #16]
 8006c3a:	b9d0      	cbnz	r0, 8006c72 <_svfiprintf_r+0xda>
 8006c3c:	06d9      	lsls	r1, r3, #27
 8006c3e:	bf44      	itt	mi
 8006c40:	2220      	movmi	r2, #32
 8006c42:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c46:	071a      	lsls	r2, r3, #28
 8006c48:	bf44      	itt	mi
 8006c4a:	222b      	movmi	r2, #43	; 0x2b
 8006c4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c50:	782a      	ldrb	r2, [r5, #0]
 8006c52:	2a2a      	cmp	r2, #42	; 0x2a
 8006c54:	d015      	beq.n	8006c82 <_svfiprintf_r+0xea>
 8006c56:	9a07      	ldr	r2, [sp, #28]
 8006c58:	462f      	mov	r7, r5
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	250a      	movs	r5, #10
 8006c5e:	4639      	mov	r1, r7
 8006c60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c64:	3b30      	subs	r3, #48	; 0x30
 8006c66:	2b09      	cmp	r3, #9
 8006c68:	d94d      	bls.n	8006d06 <_svfiprintf_r+0x16e>
 8006c6a:	b1b8      	cbz	r0, 8006c9c <_svfiprintf_r+0x104>
 8006c6c:	e00f      	b.n	8006c8e <_svfiprintf_r+0xf6>
 8006c6e:	462f      	mov	r7, r5
 8006c70:	e7b8      	b.n	8006be4 <_svfiprintf_r+0x4c>
 8006c72:	4a40      	ldr	r2, [pc, #256]	; (8006d74 <_svfiprintf_r+0x1dc>)
 8006c74:	1a80      	subs	r0, r0, r2
 8006c76:	fa0b f000 	lsl.w	r0, fp, r0
 8006c7a:	4318      	orrs	r0, r3
 8006c7c:	9004      	str	r0, [sp, #16]
 8006c7e:	463d      	mov	r5, r7
 8006c80:	e7d3      	b.n	8006c2a <_svfiprintf_r+0x92>
 8006c82:	9a03      	ldr	r2, [sp, #12]
 8006c84:	1d11      	adds	r1, r2, #4
 8006c86:	6812      	ldr	r2, [r2, #0]
 8006c88:	9103      	str	r1, [sp, #12]
 8006c8a:	2a00      	cmp	r2, #0
 8006c8c:	db01      	blt.n	8006c92 <_svfiprintf_r+0xfa>
 8006c8e:	9207      	str	r2, [sp, #28]
 8006c90:	e004      	b.n	8006c9c <_svfiprintf_r+0x104>
 8006c92:	4252      	negs	r2, r2
 8006c94:	f043 0302 	orr.w	r3, r3, #2
 8006c98:	9207      	str	r2, [sp, #28]
 8006c9a:	9304      	str	r3, [sp, #16]
 8006c9c:	783b      	ldrb	r3, [r7, #0]
 8006c9e:	2b2e      	cmp	r3, #46	; 0x2e
 8006ca0:	d10c      	bne.n	8006cbc <_svfiprintf_r+0x124>
 8006ca2:	787b      	ldrb	r3, [r7, #1]
 8006ca4:	2b2a      	cmp	r3, #42	; 0x2a
 8006ca6:	d133      	bne.n	8006d10 <_svfiprintf_r+0x178>
 8006ca8:	9b03      	ldr	r3, [sp, #12]
 8006caa:	1d1a      	adds	r2, r3, #4
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	9203      	str	r2, [sp, #12]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	bfb8      	it	lt
 8006cb4:	f04f 33ff 	movlt.w	r3, #4294967295
 8006cb8:	3702      	adds	r7, #2
 8006cba:	9305      	str	r3, [sp, #20]
 8006cbc:	4d2e      	ldr	r5, [pc, #184]	; (8006d78 <_svfiprintf_r+0x1e0>)
 8006cbe:	7839      	ldrb	r1, [r7, #0]
 8006cc0:	2203      	movs	r2, #3
 8006cc2:	4628      	mov	r0, r5
 8006cc4:	f7f9 fa8c 	bl	80001e0 <memchr>
 8006cc8:	b138      	cbz	r0, 8006cda <_svfiprintf_r+0x142>
 8006cca:	2340      	movs	r3, #64	; 0x40
 8006ccc:	1b40      	subs	r0, r0, r5
 8006cce:	fa03 f000 	lsl.w	r0, r3, r0
 8006cd2:	9b04      	ldr	r3, [sp, #16]
 8006cd4:	4303      	orrs	r3, r0
 8006cd6:	3701      	adds	r7, #1
 8006cd8:	9304      	str	r3, [sp, #16]
 8006cda:	7839      	ldrb	r1, [r7, #0]
 8006cdc:	4827      	ldr	r0, [pc, #156]	; (8006d7c <_svfiprintf_r+0x1e4>)
 8006cde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ce2:	2206      	movs	r2, #6
 8006ce4:	1c7e      	adds	r6, r7, #1
 8006ce6:	f7f9 fa7b 	bl	80001e0 <memchr>
 8006cea:	2800      	cmp	r0, #0
 8006cec:	d038      	beq.n	8006d60 <_svfiprintf_r+0x1c8>
 8006cee:	4b24      	ldr	r3, [pc, #144]	; (8006d80 <_svfiprintf_r+0x1e8>)
 8006cf0:	bb13      	cbnz	r3, 8006d38 <_svfiprintf_r+0x1a0>
 8006cf2:	9b03      	ldr	r3, [sp, #12]
 8006cf4:	3307      	adds	r3, #7
 8006cf6:	f023 0307 	bic.w	r3, r3, #7
 8006cfa:	3308      	adds	r3, #8
 8006cfc:	9303      	str	r3, [sp, #12]
 8006cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d00:	444b      	add	r3, r9
 8006d02:	9309      	str	r3, [sp, #36]	; 0x24
 8006d04:	e76d      	b.n	8006be2 <_svfiprintf_r+0x4a>
 8006d06:	fb05 3202 	mla	r2, r5, r2, r3
 8006d0a:	2001      	movs	r0, #1
 8006d0c:	460f      	mov	r7, r1
 8006d0e:	e7a6      	b.n	8006c5e <_svfiprintf_r+0xc6>
 8006d10:	2300      	movs	r3, #0
 8006d12:	3701      	adds	r7, #1
 8006d14:	9305      	str	r3, [sp, #20]
 8006d16:	4619      	mov	r1, r3
 8006d18:	250a      	movs	r5, #10
 8006d1a:	4638      	mov	r0, r7
 8006d1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d20:	3a30      	subs	r2, #48	; 0x30
 8006d22:	2a09      	cmp	r2, #9
 8006d24:	d903      	bls.n	8006d2e <_svfiprintf_r+0x196>
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d0c8      	beq.n	8006cbc <_svfiprintf_r+0x124>
 8006d2a:	9105      	str	r1, [sp, #20]
 8006d2c:	e7c6      	b.n	8006cbc <_svfiprintf_r+0x124>
 8006d2e:	fb05 2101 	mla	r1, r5, r1, r2
 8006d32:	2301      	movs	r3, #1
 8006d34:	4607      	mov	r7, r0
 8006d36:	e7f0      	b.n	8006d1a <_svfiprintf_r+0x182>
 8006d38:	ab03      	add	r3, sp, #12
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	4622      	mov	r2, r4
 8006d3e:	4b11      	ldr	r3, [pc, #68]	; (8006d84 <_svfiprintf_r+0x1ec>)
 8006d40:	a904      	add	r1, sp, #16
 8006d42:	4640      	mov	r0, r8
 8006d44:	f3af 8000 	nop.w
 8006d48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006d4c:	4681      	mov	r9, r0
 8006d4e:	d1d6      	bne.n	8006cfe <_svfiprintf_r+0x166>
 8006d50:	89a3      	ldrh	r3, [r4, #12]
 8006d52:	065b      	lsls	r3, r3, #25
 8006d54:	f53f af35 	bmi.w	8006bc2 <_svfiprintf_r+0x2a>
 8006d58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d5a:	b01d      	add	sp, #116	; 0x74
 8006d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d60:	ab03      	add	r3, sp, #12
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	4622      	mov	r2, r4
 8006d66:	4b07      	ldr	r3, [pc, #28]	; (8006d84 <_svfiprintf_r+0x1ec>)
 8006d68:	a904      	add	r1, sp, #16
 8006d6a:	4640      	mov	r0, r8
 8006d6c:	f000 f882 	bl	8006e74 <_printf_i>
 8006d70:	e7ea      	b.n	8006d48 <_svfiprintf_r+0x1b0>
 8006d72:	bf00      	nop
 8006d74:	080077e0 	.word	0x080077e0
 8006d78:	080077e6 	.word	0x080077e6
 8006d7c:	080077ea 	.word	0x080077ea
 8006d80:	00000000 	.word	0x00000000
 8006d84:	08006ae5 	.word	0x08006ae5

08006d88 <_printf_common>:
 8006d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d8c:	4691      	mov	r9, r2
 8006d8e:	461f      	mov	r7, r3
 8006d90:	688a      	ldr	r2, [r1, #8]
 8006d92:	690b      	ldr	r3, [r1, #16]
 8006d94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	bfb8      	it	lt
 8006d9c:	4613      	movlt	r3, r2
 8006d9e:	f8c9 3000 	str.w	r3, [r9]
 8006da2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006da6:	4606      	mov	r6, r0
 8006da8:	460c      	mov	r4, r1
 8006daa:	b112      	cbz	r2, 8006db2 <_printf_common+0x2a>
 8006dac:	3301      	adds	r3, #1
 8006dae:	f8c9 3000 	str.w	r3, [r9]
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	0699      	lsls	r1, r3, #26
 8006db6:	bf42      	ittt	mi
 8006db8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006dbc:	3302      	addmi	r3, #2
 8006dbe:	f8c9 3000 	strmi.w	r3, [r9]
 8006dc2:	6825      	ldr	r5, [r4, #0]
 8006dc4:	f015 0506 	ands.w	r5, r5, #6
 8006dc8:	d107      	bne.n	8006dda <_printf_common+0x52>
 8006dca:	f104 0a19 	add.w	sl, r4, #25
 8006dce:	68e3      	ldr	r3, [r4, #12]
 8006dd0:	f8d9 2000 	ldr.w	r2, [r9]
 8006dd4:	1a9b      	subs	r3, r3, r2
 8006dd6:	42ab      	cmp	r3, r5
 8006dd8:	dc28      	bgt.n	8006e2c <_printf_common+0xa4>
 8006dda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006dde:	6822      	ldr	r2, [r4, #0]
 8006de0:	3300      	adds	r3, #0
 8006de2:	bf18      	it	ne
 8006de4:	2301      	movne	r3, #1
 8006de6:	0692      	lsls	r2, r2, #26
 8006de8:	d42d      	bmi.n	8006e46 <_printf_common+0xbe>
 8006dea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006dee:	4639      	mov	r1, r7
 8006df0:	4630      	mov	r0, r6
 8006df2:	47c0      	blx	r8
 8006df4:	3001      	adds	r0, #1
 8006df6:	d020      	beq.n	8006e3a <_printf_common+0xb2>
 8006df8:	6823      	ldr	r3, [r4, #0]
 8006dfa:	68e5      	ldr	r5, [r4, #12]
 8006dfc:	f8d9 2000 	ldr.w	r2, [r9]
 8006e00:	f003 0306 	and.w	r3, r3, #6
 8006e04:	2b04      	cmp	r3, #4
 8006e06:	bf08      	it	eq
 8006e08:	1aad      	subeq	r5, r5, r2
 8006e0a:	68a3      	ldr	r3, [r4, #8]
 8006e0c:	6922      	ldr	r2, [r4, #16]
 8006e0e:	bf0c      	ite	eq
 8006e10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e14:	2500      	movne	r5, #0
 8006e16:	4293      	cmp	r3, r2
 8006e18:	bfc4      	itt	gt
 8006e1a:	1a9b      	subgt	r3, r3, r2
 8006e1c:	18ed      	addgt	r5, r5, r3
 8006e1e:	f04f 0900 	mov.w	r9, #0
 8006e22:	341a      	adds	r4, #26
 8006e24:	454d      	cmp	r5, r9
 8006e26:	d11a      	bne.n	8006e5e <_printf_common+0xd6>
 8006e28:	2000      	movs	r0, #0
 8006e2a:	e008      	b.n	8006e3e <_printf_common+0xb6>
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	4652      	mov	r2, sl
 8006e30:	4639      	mov	r1, r7
 8006e32:	4630      	mov	r0, r6
 8006e34:	47c0      	blx	r8
 8006e36:	3001      	adds	r0, #1
 8006e38:	d103      	bne.n	8006e42 <_printf_common+0xba>
 8006e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e42:	3501      	adds	r5, #1
 8006e44:	e7c3      	b.n	8006dce <_printf_common+0x46>
 8006e46:	18e1      	adds	r1, r4, r3
 8006e48:	1c5a      	adds	r2, r3, #1
 8006e4a:	2030      	movs	r0, #48	; 0x30
 8006e4c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e50:	4422      	add	r2, r4
 8006e52:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e5a:	3302      	adds	r3, #2
 8006e5c:	e7c5      	b.n	8006dea <_printf_common+0x62>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4622      	mov	r2, r4
 8006e62:	4639      	mov	r1, r7
 8006e64:	4630      	mov	r0, r6
 8006e66:	47c0      	blx	r8
 8006e68:	3001      	adds	r0, #1
 8006e6a:	d0e6      	beq.n	8006e3a <_printf_common+0xb2>
 8006e6c:	f109 0901 	add.w	r9, r9, #1
 8006e70:	e7d8      	b.n	8006e24 <_printf_common+0x9c>
	...

08006e74 <_printf_i>:
 8006e74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006e78:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006e7c:	460c      	mov	r4, r1
 8006e7e:	7e09      	ldrb	r1, [r1, #24]
 8006e80:	b085      	sub	sp, #20
 8006e82:	296e      	cmp	r1, #110	; 0x6e
 8006e84:	4617      	mov	r7, r2
 8006e86:	4606      	mov	r6, r0
 8006e88:	4698      	mov	r8, r3
 8006e8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e8c:	f000 80b3 	beq.w	8006ff6 <_printf_i+0x182>
 8006e90:	d822      	bhi.n	8006ed8 <_printf_i+0x64>
 8006e92:	2963      	cmp	r1, #99	; 0x63
 8006e94:	d036      	beq.n	8006f04 <_printf_i+0x90>
 8006e96:	d80a      	bhi.n	8006eae <_printf_i+0x3a>
 8006e98:	2900      	cmp	r1, #0
 8006e9a:	f000 80b9 	beq.w	8007010 <_printf_i+0x19c>
 8006e9e:	2958      	cmp	r1, #88	; 0x58
 8006ea0:	f000 8083 	beq.w	8006faa <_printf_i+0x136>
 8006ea4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ea8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006eac:	e032      	b.n	8006f14 <_printf_i+0xa0>
 8006eae:	2964      	cmp	r1, #100	; 0x64
 8006eb0:	d001      	beq.n	8006eb6 <_printf_i+0x42>
 8006eb2:	2969      	cmp	r1, #105	; 0x69
 8006eb4:	d1f6      	bne.n	8006ea4 <_printf_i+0x30>
 8006eb6:	6820      	ldr	r0, [r4, #0]
 8006eb8:	6813      	ldr	r3, [r2, #0]
 8006eba:	0605      	lsls	r5, r0, #24
 8006ebc:	f103 0104 	add.w	r1, r3, #4
 8006ec0:	d52a      	bpl.n	8006f18 <_printf_i+0xa4>
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6011      	str	r1, [r2, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	da03      	bge.n	8006ed2 <_printf_i+0x5e>
 8006eca:	222d      	movs	r2, #45	; 0x2d
 8006ecc:	425b      	negs	r3, r3
 8006ece:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006ed2:	486f      	ldr	r0, [pc, #444]	; (8007090 <_printf_i+0x21c>)
 8006ed4:	220a      	movs	r2, #10
 8006ed6:	e039      	b.n	8006f4c <_printf_i+0xd8>
 8006ed8:	2973      	cmp	r1, #115	; 0x73
 8006eda:	f000 809d 	beq.w	8007018 <_printf_i+0x1a4>
 8006ede:	d808      	bhi.n	8006ef2 <_printf_i+0x7e>
 8006ee0:	296f      	cmp	r1, #111	; 0x6f
 8006ee2:	d020      	beq.n	8006f26 <_printf_i+0xb2>
 8006ee4:	2970      	cmp	r1, #112	; 0x70
 8006ee6:	d1dd      	bne.n	8006ea4 <_printf_i+0x30>
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	f043 0320 	orr.w	r3, r3, #32
 8006eee:	6023      	str	r3, [r4, #0]
 8006ef0:	e003      	b.n	8006efa <_printf_i+0x86>
 8006ef2:	2975      	cmp	r1, #117	; 0x75
 8006ef4:	d017      	beq.n	8006f26 <_printf_i+0xb2>
 8006ef6:	2978      	cmp	r1, #120	; 0x78
 8006ef8:	d1d4      	bne.n	8006ea4 <_printf_i+0x30>
 8006efa:	2378      	movs	r3, #120	; 0x78
 8006efc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006f00:	4864      	ldr	r0, [pc, #400]	; (8007094 <_printf_i+0x220>)
 8006f02:	e055      	b.n	8006fb0 <_printf_i+0x13c>
 8006f04:	6813      	ldr	r3, [r2, #0]
 8006f06:	1d19      	adds	r1, r3, #4
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	6011      	str	r1, [r2, #0]
 8006f0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f14:	2301      	movs	r3, #1
 8006f16:	e08c      	b.n	8007032 <_printf_i+0x1be>
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	6011      	str	r1, [r2, #0]
 8006f1c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006f20:	bf18      	it	ne
 8006f22:	b21b      	sxthne	r3, r3
 8006f24:	e7cf      	b.n	8006ec6 <_printf_i+0x52>
 8006f26:	6813      	ldr	r3, [r2, #0]
 8006f28:	6825      	ldr	r5, [r4, #0]
 8006f2a:	1d18      	adds	r0, r3, #4
 8006f2c:	6010      	str	r0, [r2, #0]
 8006f2e:	0628      	lsls	r0, r5, #24
 8006f30:	d501      	bpl.n	8006f36 <_printf_i+0xc2>
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	e002      	b.n	8006f3c <_printf_i+0xc8>
 8006f36:	0668      	lsls	r0, r5, #25
 8006f38:	d5fb      	bpl.n	8006f32 <_printf_i+0xbe>
 8006f3a:	881b      	ldrh	r3, [r3, #0]
 8006f3c:	4854      	ldr	r0, [pc, #336]	; (8007090 <_printf_i+0x21c>)
 8006f3e:	296f      	cmp	r1, #111	; 0x6f
 8006f40:	bf14      	ite	ne
 8006f42:	220a      	movne	r2, #10
 8006f44:	2208      	moveq	r2, #8
 8006f46:	2100      	movs	r1, #0
 8006f48:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f4c:	6865      	ldr	r5, [r4, #4]
 8006f4e:	60a5      	str	r5, [r4, #8]
 8006f50:	2d00      	cmp	r5, #0
 8006f52:	f2c0 8095 	blt.w	8007080 <_printf_i+0x20c>
 8006f56:	6821      	ldr	r1, [r4, #0]
 8006f58:	f021 0104 	bic.w	r1, r1, #4
 8006f5c:	6021      	str	r1, [r4, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d13d      	bne.n	8006fde <_printf_i+0x16a>
 8006f62:	2d00      	cmp	r5, #0
 8006f64:	f040 808e 	bne.w	8007084 <_printf_i+0x210>
 8006f68:	4665      	mov	r5, ip
 8006f6a:	2a08      	cmp	r2, #8
 8006f6c:	d10b      	bne.n	8006f86 <_printf_i+0x112>
 8006f6e:	6823      	ldr	r3, [r4, #0]
 8006f70:	07db      	lsls	r3, r3, #31
 8006f72:	d508      	bpl.n	8006f86 <_printf_i+0x112>
 8006f74:	6923      	ldr	r3, [r4, #16]
 8006f76:	6862      	ldr	r2, [r4, #4]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	bfde      	ittt	le
 8006f7c:	2330      	movle	r3, #48	; 0x30
 8006f7e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f82:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f86:	ebac 0305 	sub.w	r3, ip, r5
 8006f8a:	6123      	str	r3, [r4, #16]
 8006f8c:	f8cd 8000 	str.w	r8, [sp]
 8006f90:	463b      	mov	r3, r7
 8006f92:	aa03      	add	r2, sp, #12
 8006f94:	4621      	mov	r1, r4
 8006f96:	4630      	mov	r0, r6
 8006f98:	f7ff fef6 	bl	8006d88 <_printf_common>
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	d14d      	bne.n	800703c <_printf_i+0x1c8>
 8006fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa4:	b005      	add	sp, #20
 8006fa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006faa:	4839      	ldr	r0, [pc, #228]	; (8007090 <_printf_i+0x21c>)
 8006fac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006fb0:	6813      	ldr	r3, [r2, #0]
 8006fb2:	6821      	ldr	r1, [r4, #0]
 8006fb4:	1d1d      	adds	r5, r3, #4
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	6015      	str	r5, [r2, #0]
 8006fba:	060a      	lsls	r2, r1, #24
 8006fbc:	d50b      	bpl.n	8006fd6 <_printf_i+0x162>
 8006fbe:	07ca      	lsls	r2, r1, #31
 8006fc0:	bf44      	itt	mi
 8006fc2:	f041 0120 	orrmi.w	r1, r1, #32
 8006fc6:	6021      	strmi	r1, [r4, #0]
 8006fc8:	b91b      	cbnz	r3, 8006fd2 <_printf_i+0x15e>
 8006fca:	6822      	ldr	r2, [r4, #0]
 8006fcc:	f022 0220 	bic.w	r2, r2, #32
 8006fd0:	6022      	str	r2, [r4, #0]
 8006fd2:	2210      	movs	r2, #16
 8006fd4:	e7b7      	b.n	8006f46 <_printf_i+0xd2>
 8006fd6:	064d      	lsls	r5, r1, #25
 8006fd8:	bf48      	it	mi
 8006fda:	b29b      	uxthmi	r3, r3
 8006fdc:	e7ef      	b.n	8006fbe <_printf_i+0x14a>
 8006fde:	4665      	mov	r5, ip
 8006fe0:	fbb3 f1f2 	udiv	r1, r3, r2
 8006fe4:	fb02 3311 	mls	r3, r2, r1, r3
 8006fe8:	5cc3      	ldrb	r3, [r0, r3]
 8006fea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006fee:	460b      	mov	r3, r1
 8006ff0:	2900      	cmp	r1, #0
 8006ff2:	d1f5      	bne.n	8006fe0 <_printf_i+0x16c>
 8006ff4:	e7b9      	b.n	8006f6a <_printf_i+0xf6>
 8006ff6:	6813      	ldr	r3, [r2, #0]
 8006ff8:	6825      	ldr	r5, [r4, #0]
 8006ffa:	6961      	ldr	r1, [r4, #20]
 8006ffc:	1d18      	adds	r0, r3, #4
 8006ffe:	6010      	str	r0, [r2, #0]
 8007000:	0628      	lsls	r0, r5, #24
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	d501      	bpl.n	800700a <_printf_i+0x196>
 8007006:	6019      	str	r1, [r3, #0]
 8007008:	e002      	b.n	8007010 <_printf_i+0x19c>
 800700a:	066a      	lsls	r2, r5, #25
 800700c:	d5fb      	bpl.n	8007006 <_printf_i+0x192>
 800700e:	8019      	strh	r1, [r3, #0]
 8007010:	2300      	movs	r3, #0
 8007012:	6123      	str	r3, [r4, #16]
 8007014:	4665      	mov	r5, ip
 8007016:	e7b9      	b.n	8006f8c <_printf_i+0x118>
 8007018:	6813      	ldr	r3, [r2, #0]
 800701a:	1d19      	adds	r1, r3, #4
 800701c:	6011      	str	r1, [r2, #0]
 800701e:	681d      	ldr	r5, [r3, #0]
 8007020:	6862      	ldr	r2, [r4, #4]
 8007022:	2100      	movs	r1, #0
 8007024:	4628      	mov	r0, r5
 8007026:	f7f9 f8db 	bl	80001e0 <memchr>
 800702a:	b108      	cbz	r0, 8007030 <_printf_i+0x1bc>
 800702c:	1b40      	subs	r0, r0, r5
 800702e:	6060      	str	r0, [r4, #4]
 8007030:	6863      	ldr	r3, [r4, #4]
 8007032:	6123      	str	r3, [r4, #16]
 8007034:	2300      	movs	r3, #0
 8007036:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800703a:	e7a7      	b.n	8006f8c <_printf_i+0x118>
 800703c:	6923      	ldr	r3, [r4, #16]
 800703e:	462a      	mov	r2, r5
 8007040:	4639      	mov	r1, r7
 8007042:	4630      	mov	r0, r6
 8007044:	47c0      	blx	r8
 8007046:	3001      	adds	r0, #1
 8007048:	d0aa      	beq.n	8006fa0 <_printf_i+0x12c>
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	079b      	lsls	r3, r3, #30
 800704e:	d413      	bmi.n	8007078 <_printf_i+0x204>
 8007050:	68e0      	ldr	r0, [r4, #12]
 8007052:	9b03      	ldr	r3, [sp, #12]
 8007054:	4298      	cmp	r0, r3
 8007056:	bfb8      	it	lt
 8007058:	4618      	movlt	r0, r3
 800705a:	e7a3      	b.n	8006fa4 <_printf_i+0x130>
 800705c:	2301      	movs	r3, #1
 800705e:	464a      	mov	r2, r9
 8007060:	4639      	mov	r1, r7
 8007062:	4630      	mov	r0, r6
 8007064:	47c0      	blx	r8
 8007066:	3001      	adds	r0, #1
 8007068:	d09a      	beq.n	8006fa0 <_printf_i+0x12c>
 800706a:	3501      	adds	r5, #1
 800706c:	68e3      	ldr	r3, [r4, #12]
 800706e:	9a03      	ldr	r2, [sp, #12]
 8007070:	1a9b      	subs	r3, r3, r2
 8007072:	42ab      	cmp	r3, r5
 8007074:	dcf2      	bgt.n	800705c <_printf_i+0x1e8>
 8007076:	e7eb      	b.n	8007050 <_printf_i+0x1dc>
 8007078:	2500      	movs	r5, #0
 800707a:	f104 0919 	add.w	r9, r4, #25
 800707e:	e7f5      	b.n	800706c <_printf_i+0x1f8>
 8007080:	2b00      	cmp	r3, #0
 8007082:	d1ac      	bne.n	8006fde <_printf_i+0x16a>
 8007084:	7803      	ldrb	r3, [r0, #0]
 8007086:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800708a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800708e:	e76c      	b.n	8006f6a <_printf_i+0xf6>
 8007090:	080077f1 	.word	0x080077f1
 8007094:	08007802 	.word	0x08007802

08007098 <memmove>:
 8007098:	4288      	cmp	r0, r1
 800709a:	b510      	push	{r4, lr}
 800709c:	eb01 0302 	add.w	r3, r1, r2
 80070a0:	d807      	bhi.n	80070b2 <memmove+0x1a>
 80070a2:	1e42      	subs	r2, r0, #1
 80070a4:	4299      	cmp	r1, r3
 80070a6:	d00a      	beq.n	80070be <memmove+0x26>
 80070a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070ac:	f802 4f01 	strb.w	r4, [r2, #1]!
 80070b0:	e7f8      	b.n	80070a4 <memmove+0xc>
 80070b2:	4283      	cmp	r3, r0
 80070b4:	d9f5      	bls.n	80070a2 <memmove+0xa>
 80070b6:	1881      	adds	r1, r0, r2
 80070b8:	1ad2      	subs	r2, r2, r3
 80070ba:	42d3      	cmn	r3, r2
 80070bc:	d100      	bne.n	80070c0 <memmove+0x28>
 80070be:	bd10      	pop	{r4, pc}
 80070c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80070c4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80070c8:	e7f7      	b.n	80070ba <memmove+0x22>
	...

080070cc <_free_r>:
 80070cc:	b538      	push	{r3, r4, r5, lr}
 80070ce:	4605      	mov	r5, r0
 80070d0:	2900      	cmp	r1, #0
 80070d2:	d045      	beq.n	8007160 <_free_r+0x94>
 80070d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070d8:	1f0c      	subs	r4, r1, #4
 80070da:	2b00      	cmp	r3, #0
 80070dc:	bfb8      	it	lt
 80070de:	18e4      	addlt	r4, r4, r3
 80070e0:	f000 f8d2 	bl	8007288 <__malloc_lock>
 80070e4:	4a1f      	ldr	r2, [pc, #124]	; (8007164 <_free_r+0x98>)
 80070e6:	6813      	ldr	r3, [r2, #0]
 80070e8:	4610      	mov	r0, r2
 80070ea:	b933      	cbnz	r3, 80070fa <_free_r+0x2e>
 80070ec:	6063      	str	r3, [r4, #4]
 80070ee:	6014      	str	r4, [r2, #0]
 80070f0:	4628      	mov	r0, r5
 80070f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070f6:	f000 b8c8 	b.w	800728a <__malloc_unlock>
 80070fa:	42a3      	cmp	r3, r4
 80070fc:	d90c      	bls.n	8007118 <_free_r+0x4c>
 80070fe:	6821      	ldr	r1, [r4, #0]
 8007100:	1862      	adds	r2, r4, r1
 8007102:	4293      	cmp	r3, r2
 8007104:	bf04      	itt	eq
 8007106:	681a      	ldreq	r2, [r3, #0]
 8007108:	685b      	ldreq	r3, [r3, #4]
 800710a:	6063      	str	r3, [r4, #4]
 800710c:	bf04      	itt	eq
 800710e:	1852      	addeq	r2, r2, r1
 8007110:	6022      	streq	r2, [r4, #0]
 8007112:	6004      	str	r4, [r0, #0]
 8007114:	e7ec      	b.n	80070f0 <_free_r+0x24>
 8007116:	4613      	mov	r3, r2
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	b10a      	cbz	r2, 8007120 <_free_r+0x54>
 800711c:	42a2      	cmp	r2, r4
 800711e:	d9fa      	bls.n	8007116 <_free_r+0x4a>
 8007120:	6819      	ldr	r1, [r3, #0]
 8007122:	1858      	adds	r0, r3, r1
 8007124:	42a0      	cmp	r0, r4
 8007126:	d10b      	bne.n	8007140 <_free_r+0x74>
 8007128:	6820      	ldr	r0, [r4, #0]
 800712a:	4401      	add	r1, r0
 800712c:	1858      	adds	r0, r3, r1
 800712e:	4282      	cmp	r2, r0
 8007130:	6019      	str	r1, [r3, #0]
 8007132:	d1dd      	bne.n	80070f0 <_free_r+0x24>
 8007134:	6810      	ldr	r0, [r2, #0]
 8007136:	6852      	ldr	r2, [r2, #4]
 8007138:	605a      	str	r2, [r3, #4]
 800713a:	4401      	add	r1, r0
 800713c:	6019      	str	r1, [r3, #0]
 800713e:	e7d7      	b.n	80070f0 <_free_r+0x24>
 8007140:	d902      	bls.n	8007148 <_free_r+0x7c>
 8007142:	230c      	movs	r3, #12
 8007144:	602b      	str	r3, [r5, #0]
 8007146:	e7d3      	b.n	80070f0 <_free_r+0x24>
 8007148:	6820      	ldr	r0, [r4, #0]
 800714a:	1821      	adds	r1, r4, r0
 800714c:	428a      	cmp	r2, r1
 800714e:	bf04      	itt	eq
 8007150:	6811      	ldreq	r1, [r2, #0]
 8007152:	6852      	ldreq	r2, [r2, #4]
 8007154:	6062      	str	r2, [r4, #4]
 8007156:	bf04      	itt	eq
 8007158:	1809      	addeq	r1, r1, r0
 800715a:	6021      	streq	r1, [r4, #0]
 800715c:	605c      	str	r4, [r3, #4]
 800715e:	e7c7      	b.n	80070f0 <_free_r+0x24>
 8007160:	bd38      	pop	{r3, r4, r5, pc}
 8007162:	bf00      	nop
 8007164:	2000043c 	.word	0x2000043c

08007168 <_malloc_r>:
 8007168:	b570      	push	{r4, r5, r6, lr}
 800716a:	1ccd      	adds	r5, r1, #3
 800716c:	f025 0503 	bic.w	r5, r5, #3
 8007170:	3508      	adds	r5, #8
 8007172:	2d0c      	cmp	r5, #12
 8007174:	bf38      	it	cc
 8007176:	250c      	movcc	r5, #12
 8007178:	2d00      	cmp	r5, #0
 800717a:	4606      	mov	r6, r0
 800717c:	db01      	blt.n	8007182 <_malloc_r+0x1a>
 800717e:	42a9      	cmp	r1, r5
 8007180:	d903      	bls.n	800718a <_malloc_r+0x22>
 8007182:	230c      	movs	r3, #12
 8007184:	6033      	str	r3, [r6, #0]
 8007186:	2000      	movs	r0, #0
 8007188:	bd70      	pop	{r4, r5, r6, pc}
 800718a:	f000 f87d 	bl	8007288 <__malloc_lock>
 800718e:	4a21      	ldr	r2, [pc, #132]	; (8007214 <_malloc_r+0xac>)
 8007190:	6814      	ldr	r4, [r2, #0]
 8007192:	4621      	mov	r1, r4
 8007194:	b991      	cbnz	r1, 80071bc <_malloc_r+0x54>
 8007196:	4c20      	ldr	r4, [pc, #128]	; (8007218 <_malloc_r+0xb0>)
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	b91b      	cbnz	r3, 80071a4 <_malloc_r+0x3c>
 800719c:	4630      	mov	r0, r6
 800719e:	f000 f863 	bl	8007268 <_sbrk_r>
 80071a2:	6020      	str	r0, [r4, #0]
 80071a4:	4629      	mov	r1, r5
 80071a6:	4630      	mov	r0, r6
 80071a8:	f000 f85e 	bl	8007268 <_sbrk_r>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d124      	bne.n	80071fa <_malloc_r+0x92>
 80071b0:	230c      	movs	r3, #12
 80071b2:	6033      	str	r3, [r6, #0]
 80071b4:	4630      	mov	r0, r6
 80071b6:	f000 f868 	bl	800728a <__malloc_unlock>
 80071ba:	e7e4      	b.n	8007186 <_malloc_r+0x1e>
 80071bc:	680b      	ldr	r3, [r1, #0]
 80071be:	1b5b      	subs	r3, r3, r5
 80071c0:	d418      	bmi.n	80071f4 <_malloc_r+0x8c>
 80071c2:	2b0b      	cmp	r3, #11
 80071c4:	d90f      	bls.n	80071e6 <_malloc_r+0x7e>
 80071c6:	600b      	str	r3, [r1, #0]
 80071c8:	50cd      	str	r5, [r1, r3]
 80071ca:	18cc      	adds	r4, r1, r3
 80071cc:	4630      	mov	r0, r6
 80071ce:	f000 f85c 	bl	800728a <__malloc_unlock>
 80071d2:	f104 000b 	add.w	r0, r4, #11
 80071d6:	1d23      	adds	r3, r4, #4
 80071d8:	f020 0007 	bic.w	r0, r0, #7
 80071dc:	1ac3      	subs	r3, r0, r3
 80071de:	d0d3      	beq.n	8007188 <_malloc_r+0x20>
 80071e0:	425a      	negs	r2, r3
 80071e2:	50e2      	str	r2, [r4, r3]
 80071e4:	e7d0      	b.n	8007188 <_malloc_r+0x20>
 80071e6:	428c      	cmp	r4, r1
 80071e8:	684b      	ldr	r3, [r1, #4]
 80071ea:	bf16      	itet	ne
 80071ec:	6063      	strne	r3, [r4, #4]
 80071ee:	6013      	streq	r3, [r2, #0]
 80071f0:	460c      	movne	r4, r1
 80071f2:	e7eb      	b.n	80071cc <_malloc_r+0x64>
 80071f4:	460c      	mov	r4, r1
 80071f6:	6849      	ldr	r1, [r1, #4]
 80071f8:	e7cc      	b.n	8007194 <_malloc_r+0x2c>
 80071fa:	1cc4      	adds	r4, r0, #3
 80071fc:	f024 0403 	bic.w	r4, r4, #3
 8007200:	42a0      	cmp	r0, r4
 8007202:	d005      	beq.n	8007210 <_malloc_r+0xa8>
 8007204:	1a21      	subs	r1, r4, r0
 8007206:	4630      	mov	r0, r6
 8007208:	f000 f82e 	bl	8007268 <_sbrk_r>
 800720c:	3001      	adds	r0, #1
 800720e:	d0cf      	beq.n	80071b0 <_malloc_r+0x48>
 8007210:	6025      	str	r5, [r4, #0]
 8007212:	e7db      	b.n	80071cc <_malloc_r+0x64>
 8007214:	2000043c 	.word	0x2000043c
 8007218:	20000440 	.word	0x20000440

0800721c <_realloc_r>:
 800721c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721e:	4607      	mov	r7, r0
 8007220:	4614      	mov	r4, r2
 8007222:	460e      	mov	r6, r1
 8007224:	b921      	cbnz	r1, 8007230 <_realloc_r+0x14>
 8007226:	4611      	mov	r1, r2
 8007228:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800722c:	f7ff bf9c 	b.w	8007168 <_malloc_r>
 8007230:	b922      	cbnz	r2, 800723c <_realloc_r+0x20>
 8007232:	f7ff ff4b 	bl	80070cc <_free_r>
 8007236:	4625      	mov	r5, r4
 8007238:	4628      	mov	r0, r5
 800723a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800723c:	f000 f826 	bl	800728c <_malloc_usable_size_r>
 8007240:	42a0      	cmp	r0, r4
 8007242:	d20f      	bcs.n	8007264 <_realloc_r+0x48>
 8007244:	4621      	mov	r1, r4
 8007246:	4638      	mov	r0, r7
 8007248:	f7ff ff8e 	bl	8007168 <_malloc_r>
 800724c:	4605      	mov	r5, r0
 800724e:	2800      	cmp	r0, #0
 8007250:	d0f2      	beq.n	8007238 <_realloc_r+0x1c>
 8007252:	4631      	mov	r1, r6
 8007254:	4622      	mov	r2, r4
 8007256:	f7ff fc11 	bl	8006a7c <memcpy>
 800725a:	4631      	mov	r1, r6
 800725c:	4638      	mov	r0, r7
 800725e:	f7ff ff35 	bl	80070cc <_free_r>
 8007262:	e7e9      	b.n	8007238 <_realloc_r+0x1c>
 8007264:	4635      	mov	r5, r6
 8007266:	e7e7      	b.n	8007238 <_realloc_r+0x1c>

08007268 <_sbrk_r>:
 8007268:	b538      	push	{r3, r4, r5, lr}
 800726a:	4c06      	ldr	r4, [pc, #24]	; (8007284 <_sbrk_r+0x1c>)
 800726c:	2300      	movs	r3, #0
 800726e:	4605      	mov	r5, r0
 8007270:	4608      	mov	r0, r1
 8007272:	6023      	str	r3, [r4, #0]
 8007274:	f7ff f99a 	bl	80065ac <_sbrk>
 8007278:	1c43      	adds	r3, r0, #1
 800727a:	d102      	bne.n	8007282 <_sbrk_r+0x1a>
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	b103      	cbz	r3, 8007282 <_sbrk_r+0x1a>
 8007280:	602b      	str	r3, [r5, #0]
 8007282:	bd38      	pop	{r3, r4, r5, pc}
 8007284:	20000770 	.word	0x20000770

08007288 <__malloc_lock>:
 8007288:	4770      	bx	lr

0800728a <__malloc_unlock>:
 800728a:	4770      	bx	lr

0800728c <_malloc_usable_size_r>:
 800728c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007290:	1f18      	subs	r0, r3, #4
 8007292:	2b00      	cmp	r3, #0
 8007294:	bfbc      	itt	lt
 8007296:	580b      	ldrlt	r3, [r1, r0]
 8007298:	18c0      	addlt	r0, r0, r3
 800729a:	4770      	bx	lr
 800729c:	0000      	movs	r0, r0
	...

080072a0 <ceil>:
 80072a0:	ec51 0b10 	vmov	r0, r1, d0
 80072a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80072ac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80072b0:	2e13      	cmp	r6, #19
 80072b2:	460c      	mov	r4, r1
 80072b4:	ee10 5a10 	vmov	r5, s0
 80072b8:	4680      	mov	r8, r0
 80072ba:	dc30      	bgt.n	800731e <ceil+0x7e>
 80072bc:	2e00      	cmp	r6, #0
 80072be:	da12      	bge.n	80072e6 <ceil+0x46>
 80072c0:	a333      	add	r3, pc, #204	; (adr r3, 8007390 <ceil+0xf0>)
 80072c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c6:	f7f8 ffe1 	bl	800028c <__adddf3>
 80072ca:	2200      	movs	r2, #0
 80072cc:	2300      	movs	r3, #0
 80072ce:	f7f9 fc23 	bl	8000b18 <__aeabi_dcmpgt>
 80072d2:	b128      	cbz	r0, 80072e0 <ceil+0x40>
 80072d4:	2c00      	cmp	r4, #0
 80072d6:	db55      	blt.n	8007384 <ceil+0xe4>
 80072d8:	432c      	orrs	r4, r5
 80072da:	d057      	beq.n	800738c <ceil+0xec>
 80072dc:	4c2e      	ldr	r4, [pc, #184]	; (8007398 <ceil+0xf8>)
 80072de:	2500      	movs	r5, #0
 80072e0:	4621      	mov	r1, r4
 80072e2:	4628      	mov	r0, r5
 80072e4:	e025      	b.n	8007332 <ceil+0x92>
 80072e6:	4f2d      	ldr	r7, [pc, #180]	; (800739c <ceil+0xfc>)
 80072e8:	4137      	asrs	r7, r6
 80072ea:	ea01 0307 	and.w	r3, r1, r7
 80072ee:	4303      	orrs	r3, r0
 80072f0:	d01f      	beq.n	8007332 <ceil+0x92>
 80072f2:	a327      	add	r3, pc, #156	; (adr r3, 8007390 <ceil+0xf0>)
 80072f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f8:	f7f8 ffc8 	bl	800028c <__adddf3>
 80072fc:	2200      	movs	r2, #0
 80072fe:	2300      	movs	r3, #0
 8007300:	f7f9 fc0a 	bl	8000b18 <__aeabi_dcmpgt>
 8007304:	2800      	cmp	r0, #0
 8007306:	d0eb      	beq.n	80072e0 <ceil+0x40>
 8007308:	2c00      	cmp	r4, #0
 800730a:	bfc2      	ittt	gt
 800730c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8007310:	fa43 f606 	asrgt.w	r6, r3, r6
 8007314:	19a4      	addgt	r4, r4, r6
 8007316:	ea24 0407 	bic.w	r4, r4, r7
 800731a:	2500      	movs	r5, #0
 800731c:	e7e0      	b.n	80072e0 <ceil+0x40>
 800731e:	2e33      	cmp	r6, #51	; 0x33
 8007320:	dd0b      	ble.n	800733a <ceil+0x9a>
 8007322:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007326:	d104      	bne.n	8007332 <ceil+0x92>
 8007328:	ee10 2a10 	vmov	r2, s0
 800732c:	460b      	mov	r3, r1
 800732e:	f7f8 ffad 	bl	800028c <__adddf3>
 8007332:	ec41 0b10 	vmov	d0, r0, r1
 8007336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800733a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800733e:	f04f 33ff 	mov.w	r3, #4294967295
 8007342:	fa23 f707 	lsr.w	r7, r3, r7
 8007346:	4207      	tst	r7, r0
 8007348:	d0f3      	beq.n	8007332 <ceil+0x92>
 800734a:	a311      	add	r3, pc, #68	; (adr r3, 8007390 <ceil+0xf0>)
 800734c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007350:	f7f8 ff9c 	bl	800028c <__adddf3>
 8007354:	2200      	movs	r2, #0
 8007356:	2300      	movs	r3, #0
 8007358:	f7f9 fbde 	bl	8000b18 <__aeabi_dcmpgt>
 800735c:	2800      	cmp	r0, #0
 800735e:	d0bf      	beq.n	80072e0 <ceil+0x40>
 8007360:	2c00      	cmp	r4, #0
 8007362:	dd02      	ble.n	800736a <ceil+0xca>
 8007364:	2e14      	cmp	r6, #20
 8007366:	d103      	bne.n	8007370 <ceil+0xd0>
 8007368:	3401      	adds	r4, #1
 800736a:	ea25 0507 	bic.w	r5, r5, r7
 800736e:	e7b7      	b.n	80072e0 <ceil+0x40>
 8007370:	2301      	movs	r3, #1
 8007372:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007376:	fa03 f606 	lsl.w	r6, r3, r6
 800737a:	4435      	add	r5, r6
 800737c:	4545      	cmp	r5, r8
 800737e:	bf38      	it	cc
 8007380:	18e4      	addcc	r4, r4, r3
 8007382:	e7f2      	b.n	800736a <ceil+0xca>
 8007384:	2500      	movs	r5, #0
 8007386:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800738a:	e7a9      	b.n	80072e0 <ceil+0x40>
 800738c:	4625      	mov	r5, r4
 800738e:	e7a7      	b.n	80072e0 <ceil+0x40>
 8007390:	8800759c 	.word	0x8800759c
 8007394:	7e37e43c 	.word	0x7e37e43c
 8007398:	3ff00000 	.word	0x3ff00000
 800739c:	000fffff 	.word	0x000fffff

080073a0 <floor>:
 80073a0:	ec51 0b10 	vmov	r0, r1, d0
 80073a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073a8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80073ac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80073b0:	2e13      	cmp	r6, #19
 80073b2:	460c      	mov	r4, r1
 80073b4:	ee10 5a10 	vmov	r5, s0
 80073b8:	4680      	mov	r8, r0
 80073ba:	dc34      	bgt.n	8007426 <floor+0x86>
 80073bc:	2e00      	cmp	r6, #0
 80073be:	da16      	bge.n	80073ee <floor+0x4e>
 80073c0:	a335      	add	r3, pc, #212	; (adr r3, 8007498 <floor+0xf8>)
 80073c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c6:	f7f8 ff61 	bl	800028c <__adddf3>
 80073ca:	2200      	movs	r2, #0
 80073cc:	2300      	movs	r3, #0
 80073ce:	f7f9 fba3 	bl	8000b18 <__aeabi_dcmpgt>
 80073d2:	b148      	cbz	r0, 80073e8 <floor+0x48>
 80073d4:	2c00      	cmp	r4, #0
 80073d6:	da59      	bge.n	800748c <floor+0xec>
 80073d8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80073dc:	4a30      	ldr	r2, [pc, #192]	; (80074a0 <floor+0x100>)
 80073de:	432b      	orrs	r3, r5
 80073e0:	2500      	movs	r5, #0
 80073e2:	42ab      	cmp	r3, r5
 80073e4:	bf18      	it	ne
 80073e6:	4614      	movne	r4, r2
 80073e8:	4621      	mov	r1, r4
 80073ea:	4628      	mov	r0, r5
 80073ec:	e025      	b.n	800743a <floor+0x9a>
 80073ee:	4f2d      	ldr	r7, [pc, #180]	; (80074a4 <floor+0x104>)
 80073f0:	4137      	asrs	r7, r6
 80073f2:	ea01 0307 	and.w	r3, r1, r7
 80073f6:	4303      	orrs	r3, r0
 80073f8:	d01f      	beq.n	800743a <floor+0x9a>
 80073fa:	a327      	add	r3, pc, #156	; (adr r3, 8007498 <floor+0xf8>)
 80073fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007400:	f7f8 ff44 	bl	800028c <__adddf3>
 8007404:	2200      	movs	r2, #0
 8007406:	2300      	movs	r3, #0
 8007408:	f7f9 fb86 	bl	8000b18 <__aeabi_dcmpgt>
 800740c:	2800      	cmp	r0, #0
 800740e:	d0eb      	beq.n	80073e8 <floor+0x48>
 8007410:	2c00      	cmp	r4, #0
 8007412:	bfbe      	ittt	lt
 8007414:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007418:	fa43 f606 	asrlt.w	r6, r3, r6
 800741c:	19a4      	addlt	r4, r4, r6
 800741e:	ea24 0407 	bic.w	r4, r4, r7
 8007422:	2500      	movs	r5, #0
 8007424:	e7e0      	b.n	80073e8 <floor+0x48>
 8007426:	2e33      	cmp	r6, #51	; 0x33
 8007428:	dd0b      	ble.n	8007442 <floor+0xa2>
 800742a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800742e:	d104      	bne.n	800743a <floor+0x9a>
 8007430:	ee10 2a10 	vmov	r2, s0
 8007434:	460b      	mov	r3, r1
 8007436:	f7f8 ff29 	bl	800028c <__adddf3>
 800743a:	ec41 0b10 	vmov	d0, r0, r1
 800743e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007442:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007446:	f04f 33ff 	mov.w	r3, #4294967295
 800744a:	fa23 f707 	lsr.w	r7, r3, r7
 800744e:	4207      	tst	r7, r0
 8007450:	d0f3      	beq.n	800743a <floor+0x9a>
 8007452:	a311      	add	r3, pc, #68	; (adr r3, 8007498 <floor+0xf8>)
 8007454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007458:	f7f8 ff18 	bl	800028c <__adddf3>
 800745c:	2200      	movs	r2, #0
 800745e:	2300      	movs	r3, #0
 8007460:	f7f9 fb5a 	bl	8000b18 <__aeabi_dcmpgt>
 8007464:	2800      	cmp	r0, #0
 8007466:	d0bf      	beq.n	80073e8 <floor+0x48>
 8007468:	2c00      	cmp	r4, #0
 800746a:	da02      	bge.n	8007472 <floor+0xd2>
 800746c:	2e14      	cmp	r6, #20
 800746e:	d103      	bne.n	8007478 <floor+0xd8>
 8007470:	3401      	adds	r4, #1
 8007472:	ea25 0507 	bic.w	r5, r5, r7
 8007476:	e7b7      	b.n	80073e8 <floor+0x48>
 8007478:	2301      	movs	r3, #1
 800747a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800747e:	fa03 f606 	lsl.w	r6, r3, r6
 8007482:	4435      	add	r5, r6
 8007484:	4545      	cmp	r5, r8
 8007486:	bf38      	it	cc
 8007488:	18e4      	addcc	r4, r4, r3
 800748a:	e7f2      	b.n	8007472 <floor+0xd2>
 800748c:	2500      	movs	r5, #0
 800748e:	462c      	mov	r4, r5
 8007490:	e7aa      	b.n	80073e8 <floor+0x48>
 8007492:	bf00      	nop
 8007494:	f3af 8000 	nop.w
 8007498:	8800759c 	.word	0x8800759c
 800749c:	7e37e43c 	.word	0x7e37e43c
 80074a0:	bff00000 	.word	0xbff00000
 80074a4:	000fffff 	.word	0x000fffff

080074a8 <round>:
 80074a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074aa:	ec57 6b10 	vmov	r6, r7, d0
 80074ae:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80074b2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80074b6:	2c13      	cmp	r4, #19
 80074b8:	463b      	mov	r3, r7
 80074ba:	463d      	mov	r5, r7
 80074bc:	dc17      	bgt.n	80074ee <round+0x46>
 80074be:	2c00      	cmp	r4, #0
 80074c0:	da09      	bge.n	80074d6 <round+0x2e>
 80074c2:	3401      	adds	r4, #1
 80074c4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80074c8:	d103      	bne.n	80074d2 <round+0x2a>
 80074ca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80074ce:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80074d2:	2100      	movs	r1, #0
 80074d4:	e02c      	b.n	8007530 <round+0x88>
 80074d6:	4a18      	ldr	r2, [pc, #96]	; (8007538 <round+0x90>)
 80074d8:	4122      	asrs	r2, r4
 80074da:	4217      	tst	r7, r2
 80074dc:	d100      	bne.n	80074e0 <round+0x38>
 80074de:	b19e      	cbz	r6, 8007508 <round+0x60>
 80074e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80074e4:	4123      	asrs	r3, r4
 80074e6:	442b      	add	r3, r5
 80074e8:	ea23 0302 	bic.w	r3, r3, r2
 80074ec:	e7f1      	b.n	80074d2 <round+0x2a>
 80074ee:	2c33      	cmp	r4, #51	; 0x33
 80074f0:	dd0d      	ble.n	800750e <round+0x66>
 80074f2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80074f6:	d107      	bne.n	8007508 <round+0x60>
 80074f8:	4630      	mov	r0, r6
 80074fa:	4639      	mov	r1, r7
 80074fc:	ee10 2a10 	vmov	r2, s0
 8007500:	f7f8 fec4 	bl	800028c <__adddf3>
 8007504:	4606      	mov	r6, r0
 8007506:	460f      	mov	r7, r1
 8007508:	ec47 6b10 	vmov	d0, r6, r7
 800750c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800750e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8007512:	f04f 30ff 	mov.w	r0, #4294967295
 8007516:	40d0      	lsrs	r0, r2
 8007518:	4206      	tst	r6, r0
 800751a:	d0f5      	beq.n	8007508 <round+0x60>
 800751c:	2201      	movs	r2, #1
 800751e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8007522:	fa02 f404 	lsl.w	r4, r2, r4
 8007526:	1931      	adds	r1, r6, r4
 8007528:	bf28      	it	cs
 800752a:	189b      	addcs	r3, r3, r2
 800752c:	ea21 0100 	bic.w	r1, r1, r0
 8007530:	461f      	mov	r7, r3
 8007532:	460e      	mov	r6, r1
 8007534:	e7e8      	b.n	8007508 <round+0x60>
 8007536:	bf00      	nop
 8007538:	000fffff 	.word	0x000fffff

0800753c <_init>:
 800753c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753e:	bf00      	nop
 8007540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007542:	bc08      	pop	{r3}
 8007544:	469e      	mov	lr, r3
 8007546:	4770      	bx	lr

08007548 <_fini>:
 8007548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800754a:	bf00      	nop
 800754c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800754e:	bc08      	pop	{r3}
 8007550:	469e      	mov	lr, r3
 8007552:	4770      	bx	lr
