# Cache and Branch prediction for MIPS architecture

This repository is a part of IST computer architecture subject at VISTEC to peform the cache and branch prediction in the pipelining ISAs.

## Makefile
To compile the simulator:
```
$make
```
To compile the simulator and verify it against the reference simulator using one or more test
inputs:
```
$ make verify INPUT=class-inputs/inst/addiu.x
$ make verify INPUT=class-inputs/inst/*.x
$ make verify
```
