KEY LIBERO "11.7"
KEY CAPTURE "11.7.0.119"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VHDL"
KEY UseConstraintFlowTechnology "FALSE"
KEY VendorTechnology_Family "SmartFusion2"
KEY VendorTechnology_Die "PA4M1000_N"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_33"
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "0"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4M1000_N"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "C:\Users\AndersonHan\Desktop\BentoBox\Fpga"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "M2sExt::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAPB3_LIB
COREI2C_LIB
COREPWM_LIB
CORESPI_LIB
COREUARTAPB_LIB
COREGPIO_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vhdl\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREI2C_LIB
ALIAS=COREI2C_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREPWM_LIB
ALIAS=..\component\Actel\DirectCore\corepwm\4.1.106\mti\lib_vhdl_rtl\COREPWM_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=..\component\Actel\DirectCore\CORESPI\3.0.156\mti\lib_vhdl_rtl\CORESPI_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREUARTAPB_LIB
ALIAS=COREUARTAPB_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREGPIO_LIB
ALIAS=COREGPIO_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1475910379"
SIZE="5025"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1475910379"
SIZE="4492"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1456158712"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="8290"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="2348"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="22169"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="82848"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="45675"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="12780"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="23829"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="18793"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="62288"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="11199"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="2760"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="30586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="426134"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="425"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="17249"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="12256"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="68292"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1475910380"
SIZE="3349"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1475910380"
SIZE="553"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="8290"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="2076"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="12455"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="82848"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="45675"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="12780"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="23829"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\ahbtoapb3_pkg.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="417"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="2025"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="8823"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="12668"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="5229"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd,hdl"
STATE="utd"
TIME="1456158712"
SIZE="4814"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1456158712"
SIZE="14140"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1475910380"
SIZE="3259"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1475910380"
SIZE="2013"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1456158713"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="4009"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="9540"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="2074"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="12455"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="82848"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="45675"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="12780"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="23829"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="6172"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="78851"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="5757"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="9523"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="28895"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\bfmtovec_compile.do,do"
STATE="utd"
TIME="1456231375"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1475910380"
SIZE="3853"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1475910380"
SIZE="6167"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="8289"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="11016"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="2347"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="22168"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="4008"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="9539"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="2073"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="12454"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="4006"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="82846"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="45674"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="12779"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="23828"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1456231375"
SIZE="7134"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd,hdl"
STATE="utd"
TIME="1456231375"
SIZE="36868"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio_pkg.vhd,hdl"
STATE="utd"
TIME="1456231375"
SIZE="2801"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1456231375"
SIZE="16739"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\wave_vhdl.do,do"
STATE="utd"
TIME="1456231375"
SIZE="1559"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1475910381"
SIZE="1562"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\mti\scripts\wave_usertb_vhdl.do,do"
STATE="utd"
TIME="1456158713"
SIZE="886"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.0.102\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="27221"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.0.102\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="104196"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.0.102\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\COREI2C_PKG.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="35910"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.0.102\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\i2c_spk.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="2110"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.0.102\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="42737"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.0.102\COREI2C.cxf"
MODULE_UNDER_TEST="tb_user_corei2c"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreInterrupt\1.1.101\CoreInterrupt.cxf,actgen_cxf"
STATE="utd"
TIME="1475910381"
SIZE="724"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="16998"
PARENT="<project>\component\Actel\DirectCore\CoreInterrupt\1.1.101\CoreInterrupt.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.0.104\CoreResetP.cxf,actgen_cxf"
STATE="utd"
TIME="1475910381"
SIZE="582"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="75039"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.0.104\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="9297"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.0.104\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1475910381"
SIZE="628"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1475910381"
SIZE="2151"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\mti\scripts\wave_usertb_vhdl.do,do"
STATE="utd"
TIME="1456158713"
SIZE="631"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="2044"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="5201"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi_sfr.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="13698"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="13866"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_slave.vhd,hdl"
STATE="utd"
TIME="1456158713"
SIZE="6347"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\corespi_pkg.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="35234"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\tb_user_corespi.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="18492"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\3.0.156\CORESPI.cxf"
MODULE_UNDER_TEST="tb_vhdl"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="970"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="2769"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="8289"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="11016"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="2347"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="22168"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="4008"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="9539"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="2073"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="12454"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="4006"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="82846"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="45674"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="12779"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1456158713"
SIZE="23828"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\FCCC\2.0.200\FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1475910378"
SIZE="241"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\IO\1.0.101\IO.cxf,actgen_cxf"
STATE="utd"
TIME="1475910456"
SIZE="239"
PARENT="<project>\component\work\M2sExt\M2sExt.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1475910384"
SIZE="682"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd,hdl"
STATE="utd"
TIME="1456158716"
SIZE="2164"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.vhd,hdl"
STATE="utd"
TIME="1456158716"
SIZE="2108"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS\1.1.400\MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1475910363"
SIZE="526"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CCC\1.0.100\MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="253"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CC\1.0.100\MSS_CC.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="252"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CFGM\1.1.100\MSS_CFGM.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="254"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CM3\1.0.200\MSS_CM3.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="253"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_DDRB\1.0.200\MSS_DDRB.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="254"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_DMA\1.0.100\MSS_DMA.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="253"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_EDAC\1.0.101\MSS_EDAC.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="254"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_ENVM\1.0.101\MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="254"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_FIC32\1.0.100\MSS_FIC32.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="255"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_INTR\1.0.100\MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="254"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_RESET\1.0.100\MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="255"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SECURITY\1.0.100\MSS_SECURITY.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="258"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SWITCH\1.0.101\MSS_SWITCH.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="256"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_USB\1.0.101\MSS_USB.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="253"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_WATCHDOG\1.0.100\MSS_WATCHDOG.cxf,actgen_cxf"
STATE="utd"
TIME="1475910359"
SIZE="258"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1475914576"
SIZE="7261"
ENDFILE
VALUE "<project>\component\work\M2sExt\IO_0\M2sExt_IO_0_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1475910456"
SIZE="450"
PARENT="<project>\component\work\M2sExt\M2sExt.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt\IO_0\M2sExt_IO_0_IO.vhd,hdl"
STATE="utd"
TIME="1475910456"
SIZE="646"
PARENT="<project>\component\work\M2sExt\IO_0\M2sExt_IO_0_IO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt\M2sExt.cxf,actgen_cxf"
STATE="utd"
TIME="1475910459"
SIZE="20284"
ENDFILE
VALUE "<project>\component\work\M2sExt\M2sExt.vhd,hdl"
STATE="utd"
TIME="1475910456"
SIZE="23931"
PARENT="<project>\component\work\M2sExt\M2sExt.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1475910377"
SIZE="695"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.vhd,hdl"
STATE="utd"
TIME="1475910377"
SIZE="5526"
PARENT="<project>\component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910381"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910381"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910381"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910381"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910381"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910381"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910381"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910381"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910381"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910382"
SIZE="5497"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1011"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1475910382"
SIZE="1933"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="11341"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="2733"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="20041"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16798"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="16775"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="18596"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1475910382"
SIZE="10222"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1475910382"
SIZE="10105"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1475910384"
SIZE="466"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd,hdl"
STATE="utd"
TIME="1475910384"
SIZE="1534"
PARENT="<project>\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\M2sExt_sb.cxf,actgen_cxf"
STATE="utd"
TIME="1475910406"
SIZE="50848"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb\M2sExt_sb.vhd,hdl"
STATE="utd"
TIME="1475910385"
SIZE="229697"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1475910364"
SIZE="16932"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd,hdl"
STATE="utd"
TIME="1475910364"
SIZE="90111"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_pre.vhd,hdl"
STATE="utd"
TIME="1475910363"
SIZE="70847"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd,hdl"
STATE="utd"
TIME="1475910363"
SIZE="70831"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\fp\M2sExt.fp.pdc,fp_pdc"
STATE="utd"
TIME="1476081564"
SIZE="342"
ENDFILE
VALUE "<project>\constraint\io\M2sExt.io.pdc,io_pdc"
STATE="utd"
TIME="1476081563"
SIZE="9642"
ENDFILE
VALUE "<project>\designer\impl1\M2sExt.ide_des,ide_des"
STATE="utd"
TIME="1473411609"
SIZE="453"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1456158713"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
STATE="utd"
TIME="1475910363"
SIZE="500"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1456158712"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1456158712"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1456158712"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1456158712"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1456158712"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1456158713"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1456231375"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1456231375"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\CoreInterrupt_scriptlet.bfm,sim"
STATE="utd"
TIME="1456158713"
SIZE="744"
PARENT="<project>\component\Actel\DirectCore\CoreInterrupt\1.1.101\CoreInterrupt.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1456158713"
SIZE="2905"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1456158713"
SIZE="13006"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb.cxf"
PARENT="<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1456158712"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\peripheral_init.bfm,sim"
STATE="utd"
TIME="1456158694"
SIZE="8450"
PARENT="<project>\component\Actel\SmartFusion2MSS\MSS\1.1.400\MSS.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1475910457"
SIZE="1764"
PARENT="<project>\component\work\M2sExt\M2sExt.cxf"
PARENT="<project>\component\work\M2sExt_sb\M2sExt_sb.cxf"
ENDFILE
VALUE "<project>\simulation\test.bfm,sim"
STATE="utd"
TIME="1475910363"
SIZE="734"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\user.bfm,sim"
STATE="utd"
TIME="1456158693"
SIZE="555"
PARENT="<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.cxf"
ENDFILE
VALUE "<project>\synthesis\M2sExt.edn,syn_edn"
STATE="utd"
TIME="1475998436"
SIZE="9854100"
ENDFILE
VALUE "<project>\synthesis\M2sExt.so,so"
STATE="utd"
TIME="1475998437"
SIZE="224"
ENDFILE
VALUE "<project>\synthesis\M2sExt.vhd,syn_hdl"
STATE="utd"
TIME="1475998450"
SIZE="5072146"
ENDFILE
VALUE "<project>\synthesis\M2sExt_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1475998436"
SIZE="948"
ENDFILE
VALUE "<project>\synthesis\M2sExt_syn.prj,prj"
STATE="utd"
TIME="1475998438"
SIZE="16935"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "M2sExt::work"
FILE "<project>\component\work\M2sExt\M2sExt.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>\synthesis\M2sExt.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST PinReports
VALUE "<project>\designer\M2sExt\M2sExt_pinrpt_name.rpt,log"
VALUE "<project>\designer\M2sExt\M2sExt_pinrpt_number.rpt,log"
VALUE "<project>\designer\M2sExt\M2sExt_bankrpt.rpt,log"
VALUE "<project>\designer\M2sExt\M2sExt_ioff.xml,log"
ENDLIST
ENDLIST
LIST "M2sExt_sb::work"
FILE "<project>\component\work\M2sExt_sb\M2sExt_sb.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\wave_vhdl.do,do"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\COREI2C_PKG.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\i2c_spk.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\mti\scripts\wave_usertb_vhdl.do,do"
VALUE "<project>\simulation\CoreInterrupt_scriptlet.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\corespi_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\tb_user_corespi.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\mti\scripts\wave_usertb_vhdl.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\mti\scripts\wave_vhdl_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\COREI2C_PKG.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\i2c_spk.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\corespi_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\tb_user_corespi.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "M2sExt_sb_MSS::work"
FILE "<project>\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST M2sExt_sb
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\COREI2C_PKG.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\i2c_spk.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\corespi_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\tb_user_corespi.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST M2sExt
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST M2sExt_sb
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\wave_vhdl.do,do"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\COREI2C_PKG.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\i2c_spk.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.0.102\mti\scripts\wave_usertb_vhdl.do,do"
VALUE "<project>\simulation\CoreInterrupt_scriptlet.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\corespi_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\tb_user_corespi.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\3.0.156\mti\scripts\wave_usertb_vhdl.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_0\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_1\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_2\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_3\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_4\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_5\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_6\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_7\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_8\mti\scripts\wave_vhdl_amba.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\M2sExt_sb\CoreUARTapb_0_9\mti\scripts\wave_vhdl_amba.do,do"
ENDLIST
LIST M2sExt_sb_MSS
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1fs
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\SoftConsole\Eclipse\eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Designer\bin\flashpro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "M2sExt::work"
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>\synthesis\M2sExt.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "M2sExt_sb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Run PROGRAM Action:M2sExt_PROGRAM.log
StartPage;StartPage;0
SmartDesign;M2sExt;0
ACTIVEVIEW;M2sExt
ENDLIST
LIST ModuleSubBlockList
LIST "CoreGPIO_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreI2C_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreInterrupt::work","component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreInterrupt_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd","FALSE","FALSE"
SUBBLOCK "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd","FALSE","FALSE"
ENDLIST
LIST "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreSPI_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf","TRUE","FALSE"
SUBBLOCK "CoreGPIO_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreI2C_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreInterrupt_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreSPI_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_CMSIS::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_HPDMA_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_NVM_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_PDMA_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_System_Services_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_Timer_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_USB_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_Watchdog_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "M2sExt::work","component\work\M2sExt\M2sExt.vhd","TRUE","FALSE"
SUBBLOCK "M2sExt_IO_0_IO::work","component\work\M2sExt\IO_0\M2sExt_IO_0_IO.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb::work","component\work\M2sExt_sb\M2sExt_sb.vhd","TRUE","FALSE"
ENDLIST
LIST "M2sExt_IO_0_IO::work","component\work\M2sExt\IO_0\M2sExt_IO_0_IO.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb::work","component\work\M2sExt_sb\M2sExt_sb.vhd","TRUE","FALSE"
SUBBLOCK "CoreInterrupt::work","component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd","FALSE","FALSE"
SUBBLOCK "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CCC_0_FCCC::work","component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_FABOSC_0_OSC::work","component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_MSS::work","component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd","TRUE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB::components","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
SUBBLOCK "COREI2C::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd","FALSE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB::components","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_0_components","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_1_components","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_2_components","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_3_components","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_4_components","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_5_components","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_6_components","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_7_components","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_8_components","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_9_components","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CCC_0_FCCC::work","component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_FABOSC_0_OSC::work","component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_MSS::work","component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd","TRUE","FALSE"
SUBBLOCK "MSS_010::work","component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd","FALSE","FALSE"
ENDLIST
LIST "MSS_010::work","component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_CMSIS::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_HPDMA_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_NVM_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_PDMA_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_System_Services_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_Timer_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_USB_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_Watchdog_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "XTLOSC::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "XTLOSC_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB::components","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB::components","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd","FALSE","FALSE"
ENDLIST
LIST "coreahblite_pkg::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd","FALSE","FALSE"
ENDLIST
LIST "coreahblite_support::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_APb::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aPB2apb::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_Main::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_ahbSLAve::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "BFm_apBSLaveEXT::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_Main::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "coreparameters::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREAHBLITE_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB::components","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbtoapb3_pkg::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\ahbtoapb3_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aPB2apb::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_ahbSLAve::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_Main::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "coreparameters::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAHBTOAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "COREI2C::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd","FALSE","FALSE"
SUBBLOCK "COREI2CREAL::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd","FALSE","FALSE"
ENDLIST
LIST "COREI2CREAL::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd","FALSE","FALSE"
ENDLIST
LIST "COREI2C_PKG::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\COREI2C_PKG.vhd","FALSE","TRUE"
ENDLIST
LIST "i2c_spk::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\i2c_spk.vhd","FALSE","TRUE"
ENDLIST
LIST "tb_user_corei2c::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\tb_user_corei2c.vhd","FALSE","TRUE"
SUBBLOCK "COREI2C::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd","FALSE","FALSE"
SUBBLOCK "i2c_spk::COREI2C_LIB","component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\test\user\i2c_spk.vhd","FALSE","TRUE"
ENDLIST
LIST "components::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB::components","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd","FALSE","FALSE"
ENDLIST
LIST "CORESPI::CORESPI_LIB::components","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd","FALSE","FALSE"
SUBBLOCK "CORESPI_SFR::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi_sfr.vhd","FALSE","FALSE"
ENDLIST
LIST "CORESPI_SFR::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi_sfr.vhd","FALSE","FALSE"
SUBBLOCK "spi_master::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd","FALSE","FALSE"
SUBBLOCK "spi_slave::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_slave.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_master::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_slave::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_slave.vhd","FALSE","FALSE"
ENDLIST
LIST "coreparameters::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "corespi_pkg::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\corespi_pkg.vhd","FALSE","TRUE"
ENDLIST
LIST "tb_vhdl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\test\user\tb_user_corespi.vhd","FALSE","TRUE"
SUBBLOCK "CORESPI::CORESPI_LIB::components","component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_0_components","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_0_components","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_0_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_1_components","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_1_components","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_1_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_2_components","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_2_components","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_2_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_3_components","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_3_components","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_3_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_4_components","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_4_components","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_4_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_5_components","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_5_components","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_5_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_6_components","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_6_components","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_6_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_7_components","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_7_components","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_7_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_8_components","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_8_components","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_8_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_components::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_9_components","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_Clock_gen::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_9_components","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_COREUART::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_fifo_256x8::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_fifo_ctrl_128::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_ram128x8_pa4::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_Rx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "M2sExt_sb_CoreUARTapb_0_9_Tx_async::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_ahbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.2.2\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_0_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_0_components","component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_1_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_1_components","component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_2_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_2_components","component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_3_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_3_components","component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_4_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_4_components","component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_5_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_5_components","component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_6_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_6_components","component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_7_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_7_components","component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_8_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_8_components","component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.2.2\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "M2sExt_sb_CoreUARTapb_0_9_CoreUARTapb::COREUARTAPB_LIB::M2sExt_sb_CoreUARTapb_0_9_components","component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "coregpio_pkg::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_ahbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_APb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.0.120\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\M2sExt.io.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\M2sExt.fp.pdc"
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
