$date
	Sun Oct 23 09:47:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#629354
b11000 &
b11000 %
1$
b11000 !
1"
#629355
0"
#629358
b1100 &
b1100 %
#629362
b110 &
b110 %
#629366
b11 &
b11 %
#629370
b1010 &
b1010 %
#629374
b101 &
b101 %
#629378
b10000 &
b10000 %
#629382
b1000 &
b1000 %
#629386
b100 &
b100 %
#629390
b10 &
b10 %
#629394
b1 &
b1 %
1#
#629398
b0 &
0#
b0 %
0$
#1677799
b10100 !
1"
#1677802
b10100 &
b10100 %
1$
#1677803
0"
#1677806
b1010 &
b1010 %
#1677810
b101 &
b101 %
#1677814
b10000 &
b10000 %
#1677818
b1000 &
b1000 %
#1677822
b100 &
b100 %
#1677826
b10 &
b10 %
#1677830
b1 &
1#
b1 %
#1677834
b0 &
b0 %
0#
0$
#2595509
b1111 !
1"
#2595510
b1111 &
b1111 %
1$
#2595511
0"
#2595514
b101110 &
b101110 %
#2595518
b10111 &
b10111 %
#2595522
b1000110 &
b1000110 %
#2595526
b100011 &
b100011 %
#2595530
b1101010 &
b1101010 %
#2595534
b110101 &
b110101 %
#2595538
b10100000 &
b10100000 %
#2595542
b1010000 &
b1010000 %
#2595546
b101000 &
b101000 %
#2595550
b10100 &
b10100 %
#2595554
b1010 &
b1010 %
#2595558
b101 &
b101 %
#2595562
b10000 &
b10000 %
#2595566
b1000 &
b1000 %
#2595570
b100 &
b100 %
#2595574
b10 &
b10 %
#2595578
b1 &
b1 %
1#
#2595582
b0 &
0#
b0 %
0$
#4500012
