 Timing Path to A_reg[31]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_95/A1      AOI22_X1      Fall  1.2160 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_95/ZN      AOI22_X1      Rise  1.2650 0.0490 0.0370 0.508679 3.9038   4.41248           2       100                    | 
|    i_0_3/i_99/A1      OAI22_X1      Rise  1.2650 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_99/ZN      OAI22_X1      Fall  1.2970 0.0320 0.0190 0.454395 3.92027  4.37466           2       100                    | 
|    i_0_3/i_103/A1     AOI22_X1      Fall  1.2970 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_103/ZN     AOI22_X1      Rise  1.3460 0.0490 0.0370 0.532914 3.9038   4.43671           2       100                    | 
|    i_0_3/i_107/A1     OAI22_X1      Rise  1.3460 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_107/ZN     OAI22_X1      Fall  1.3780 0.0320 0.0190 0.454253 3.92027  4.37452           2       100                    | 
|    i_0_3/i_111/A1     AOI22_X1      Fall  1.3780 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_111/ZN     AOI22_X1      Rise  1.4270 0.0490 0.0370 0.513167 3.9038   4.41696           2       100                    | 
|    i_0_3/i_115/A1     OAI22_X1      Rise  1.4270 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_115/ZN     OAI22_X1      Fall  1.4590 0.0320 0.0190 0.633929 3.92027  4.55419           2       100                    | 
|    i_0_3/i_119/A1     AOI22_X1      Fall  1.4590 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_119/ZN     AOI22_X1      Rise  1.5180 0.0590 0.0460 0.748109 5.58426  6.33237           3       100                    | 
|    i_0_3/i_124/A      INV_X1        Rise  1.5180 0.0000 0.0460          1.70023                                                   | 
|    i_0_3/i_124/ZN     INV_X1        Fall  1.5290 0.0110 0.0110 0.301181 1.67987  1.98105           1       100                    | 
|    i_0_3/i_125/A1     OAI33_X1      Fall  1.5290 0.0000 0.0110          1.39967                                                   | 
|    i_0_3/i_125/ZN     OAI33_X1      Rise  1.5760 0.0470 0.0620 0.19319  2.23275  2.42594           1       100                    | 
|    i_0_3/i_126/A      XNOR2_X1      Rise  1.5760 0.0000 0.0620          2.23275                                                   | 
|    i_0_3/i_126/ZN     XNOR2_X1      Rise  1.6270 0.0510 0.0200 0.394285 1.62303  2.01732           1       100                    | 
|    i_0_3/p_0[31]                    Rise  1.6270 0.0000                                                                           | 
|    i_0_0_61/B2        AOI22_X1      Rise  1.6270 0.0000 0.0200          1.62303                                                   | 
|    i_0_0_61/ZN        AOI22_X1      Fall  1.6510 0.0240 0.0270 0.235169 1.6642   1.89937           1       100                    | 
|    i_0_0_60/A2        NAND2_X1      Fall  1.6510 0.0000 0.0270          1.50228                                                   | 
|    i_0_0_60/ZN        NAND2_X1      Rise  1.6750 0.0240 0.0120 0.479197 1.14029  1.61949           1       100                    | 
|    A_reg[31]/D        DFF_X1        Rise  1.6750 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[31]/CK       DFF_X1        Rise  0.1540 0.0020 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1540 2.1540 | 
| library setup check                      | -0.0270 2.1270 | 
| data required time                       |  2.1270        | 
|                                          |                | 
| data required time                       |  2.1270        | 
| data arrival time                        | -1.6750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4520        | 
-------------------------------------------------------------


 Timing Path to A_reg[29]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_95/A1      AOI22_X1      Fall  1.2160 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_95/ZN      AOI22_X1      Rise  1.2650 0.0490 0.0370 0.508679 3.9038   4.41248           2       100                    | 
|    i_0_3/i_99/A1      OAI22_X1      Rise  1.2650 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_99/ZN      OAI22_X1      Fall  1.2970 0.0320 0.0190 0.454395 3.92027  4.37466           2       100                    | 
|    i_0_3/i_103/A1     AOI22_X1      Fall  1.2970 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_103/ZN     AOI22_X1      Rise  1.3460 0.0490 0.0370 0.532914 3.9038   4.43671           2       100                    | 
|    i_0_3/i_107/A1     OAI22_X1      Rise  1.3460 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_107/ZN     OAI22_X1      Fall  1.3780 0.0320 0.0190 0.454253 3.92027  4.37452           2       100                    | 
|    i_0_3/i_111/A1     AOI22_X1      Fall  1.3780 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_111/ZN     AOI22_X1      Rise  1.4270 0.0490 0.0370 0.513167 3.9038   4.41696           2       100                    | 
|    i_0_3/i_115/A1     OAI22_X1      Rise  1.4270 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_115/ZN     OAI22_X1      Fall  1.4590 0.0320 0.0190 0.633929 3.92027  4.55419           2       100                    | 
|    i_0_3/i_119/A1     AOI22_X1      Fall  1.4590 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_119/ZN     AOI22_X1      Rise  1.5180 0.0590 0.0460 0.748109 5.58426  6.33237           3       100                    | 
|    i_0_3/i_123/A      XNOR2_X1      Rise  1.5180 0.0000 0.0460          2.23275                                                   | 
|    i_0_3/i_123/ZN     XNOR2_X1      Rise  1.5660 0.0480 0.0210 0.303682 1.62303  1.92671           1       100                    | 
|    i_0_3/p_0[30]                    Rise  1.5660 0.0000                                                                           | 
|    i_0_0_59/B2        AOI22_X1      Rise  1.5660 0.0000 0.0210          1.62303                                                   | 
|    i_0_0_59/ZN        AOI22_X1      Fall  1.5900 0.0240 0.0270 0.186262 1.6642   1.85046           1       100                    | 
|    i_0_0_58/A2        NAND2_X1      Fall  1.5900 0.0000 0.0270          1.50228                                                   | 
|    i_0_0_58/ZN        NAND2_X1      Rise  1.6140 0.0240 0.0120 0.267673 1.14029  1.40796           1       100                    | 
|    A_reg[29]/D        DFF_X1        Rise  1.6140 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[29]/CK       DFF_X1        Rise  0.1540 0.0020 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1540 2.1540 | 
| library setup check                      | -0.0270 2.1270 | 
| data required time                       |  2.1270        | 
|                                          |                | 
| data required time                       |  2.1270        | 
| data arrival time                        | -1.6140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5130        | 
-------------------------------------------------------------


 Timing Path to A_reg[28]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_95/A1      AOI22_X1      Fall  1.2160 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_95/ZN      AOI22_X1      Rise  1.2650 0.0490 0.0370 0.508679 3.9038   4.41248           2       100                    | 
|    i_0_3/i_99/A1      OAI22_X1      Rise  1.2650 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_99/ZN      OAI22_X1      Fall  1.2970 0.0320 0.0190 0.454395 3.92027  4.37466           2       100                    | 
|    i_0_3/i_103/A1     AOI22_X1      Fall  1.2970 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_103/ZN     AOI22_X1      Rise  1.3460 0.0490 0.0370 0.532914 3.9038   4.43671           2       100                    | 
|    i_0_3/i_107/A1     OAI22_X1      Rise  1.3460 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_107/ZN     OAI22_X1      Fall  1.3780 0.0320 0.0190 0.454253 3.92027  4.37452           2       100                    | 
|    i_0_3/i_111/A1     AOI22_X1      Fall  1.3780 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_111/ZN     AOI22_X1      Rise  1.4270 0.0490 0.0370 0.513167 3.9038   4.41696           2       100                    | 
|    i_0_3/i_115/A1     OAI22_X1      Rise  1.4270 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_115/ZN     OAI22_X1      Fall  1.4590 0.0320 0.0190 0.633929 3.92027  4.55419           2       100                    | 
|    i_0_3/i_117/A      XNOR2_X1      Fall  1.4590 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_117/ZN     XNOR2_X1      Fall  1.5020 0.0430 0.0150 0.298349 1.58671  1.88506           1       100                    | 
|    i_0_3/p_0[29]                    Fall  1.5020 0.0000                                                                           | 
|    i_0_0_57/C2        AOI222_X1     Fall  1.5020 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_57/ZN        AOI222_X1     Rise  1.6000 0.0980 0.0500 0.456488 1.70023  2.15672           1       100                    | 
|    i_0_0_56/A         INV_X1        Rise  1.6000 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_56/ZN        INV_X1        Fall  1.6080 0.0080 0.0110 0.243274 1.14029  1.38356           1       100                    | 
|    A_reg[28]/D        DFF_X1        Fall  1.6080 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[28]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1530 2.1530 | 
| library setup check                      | -0.0260 2.1270 | 
| data required time                       |  2.1270        | 
|                                          |                | 
| data required time                       |  2.1270        | 
| data arrival time                        | -1.6080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5190        | 
-------------------------------------------------------------


 Timing Path to A_reg[27]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_95/A1      AOI22_X1      Fall  1.2160 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_95/ZN      AOI22_X1      Rise  1.2650 0.0490 0.0370 0.508679 3.9038   4.41248           2       100                    | 
|    i_0_3/i_99/A1      OAI22_X1      Rise  1.2650 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_99/ZN      OAI22_X1      Fall  1.2970 0.0320 0.0190 0.454395 3.92027  4.37466           2       100                    | 
|    i_0_3/i_103/A1     AOI22_X1      Fall  1.2970 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_103/ZN     AOI22_X1      Rise  1.3460 0.0490 0.0370 0.532914 3.9038   4.43671           2       100                    | 
|    i_0_3/i_107/A1     OAI22_X1      Rise  1.3460 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_107/ZN     OAI22_X1      Fall  1.3780 0.0320 0.0190 0.454253 3.92027  4.37452           2       100                    | 
|    i_0_3/i_111/A1     AOI22_X1      Fall  1.3780 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_111/ZN     AOI22_X1      Rise  1.4270 0.0490 0.0370 0.513167 3.9038   4.41696           2       100                    | 
|    i_0_3/i_113/A      XNOR2_X1      Rise  1.4270 0.0000 0.0370          2.23275                                                   | 
|    i_0_3/i_113/ZN     XNOR2_X1      Fall  1.4490 0.0220 0.0150 0.734761 1.58671  2.32148           1       100                    | 
|    i_0_3/p_0[28]                    Fall  1.4490 0.0000                                                                           | 
|    i_0_0_55/C2        AOI222_X1     Fall  1.4490 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_55/ZN        AOI222_X1     Rise  1.5450 0.0960 0.0490 0.210849 1.70023  1.91108           1       100                    | 
|    i_0_0_54/A         INV_X1        Rise  1.5450 0.0000 0.0490          1.70023                                                   | 
|    i_0_0_54/ZN        INV_X1        Fall  1.5540 0.0090 0.0110 0.253728 1.14029  1.39402           1       100                    | 
|    A_reg[27]/D        DFF_X1        Fall  1.5540 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[27]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1530 2.1530 | 
| library setup check                      | -0.0260 2.1270 | 
| data required time                       |  2.1270        | 
|                                          |                | 
| data required time                       |  2.1270        | 
| data arrival time                        | -1.5540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5730        | 
-------------------------------------------------------------


 Timing Path to A_reg[26]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_95/A1      AOI22_X1      Fall  1.2160 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_95/ZN      AOI22_X1      Rise  1.2650 0.0490 0.0370 0.508679 3.9038   4.41248           2       100                    | 
|    i_0_3/i_99/A1      OAI22_X1      Rise  1.2650 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_99/ZN      OAI22_X1      Fall  1.2970 0.0320 0.0190 0.454395 3.92027  4.37466           2       100                    | 
|    i_0_3/i_103/A1     AOI22_X1      Fall  1.2970 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_103/ZN     AOI22_X1      Rise  1.3460 0.0490 0.0370 0.532914 3.9038   4.43671           2       100                    | 
|    i_0_3/i_107/A1     OAI22_X1      Rise  1.3460 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_107/ZN     OAI22_X1      Fall  1.3780 0.0320 0.0190 0.454253 3.92027  4.37452           2       100                    | 
|    i_0_3/i_109/A      XNOR2_X1      Fall  1.3780 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_109/ZN     XNOR2_X1      Fall  1.4220 0.0440 0.0160 0.766951 1.58671  2.35367           1       100                    | 
|    i_0_3/p_0[27]                    Fall  1.4220 0.0000                                                                           | 
|    i_0_0_53/C2        AOI222_X1     Fall  1.4220 0.0000 0.0160          1.50088                                                   | 
|    i_0_0_53/ZN        AOI222_X1     Rise  1.5210 0.0990 0.0510 0.502533 1.70023  2.20276           1       100                    | 
|    i_0_0_52/A         INV_X1        Rise  1.5210 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_52/ZN        INV_X1        Fall  1.5290 0.0080 0.0110 0.152291 1.14029  1.29258           1       100                    | 
|    A_reg[26]/D        DFF_X1        Fall  1.5290 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[26]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1530 2.1530 | 
| library setup check                      | -0.0260 2.1270 | 
| data required time                       |  2.1270        | 
|                                          |                | 
| data required time                       |  2.1270        | 
| data arrival time                        | -1.5290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5980        | 
-------------------------------------------------------------


 Timing Path to A_reg[25]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_95/A1      AOI22_X1      Fall  1.2160 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_95/ZN      AOI22_X1      Rise  1.2650 0.0490 0.0370 0.508679 3.9038   4.41248           2       100                    | 
|    i_0_3/i_99/A1      OAI22_X1      Rise  1.2650 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_99/ZN      OAI22_X1      Fall  1.2970 0.0320 0.0190 0.454395 3.92027  4.37466           2       100                    | 
|    i_0_3/i_103/A1     AOI22_X1      Fall  1.2970 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_103/ZN     AOI22_X1      Rise  1.3460 0.0490 0.0370 0.532914 3.9038   4.43671           2       100                    | 
|    i_0_3/i_105/A      XNOR2_X1      Rise  1.3460 0.0000 0.0370          2.23275                                                   | 
|    i_0_3/i_105/ZN     XNOR2_X1      Fall  1.3690 0.0230 0.0160 1.23768  1.58671  2.82439           1       100                    | 
|    i_0_3/p_0[26]                    Fall  1.3690 0.0000                                                                           | 
|    i_0_0_51/C2        AOI222_X1     Fall  1.3690 0.0000 0.0160          1.50088                                                   | 
|    i_0_0_51/ZN        AOI222_X1     Rise  1.4670 0.0980 0.0500 0.35953  1.70023  2.05976           1       100                    | 
|    i_0_0_50/A         INV_X1        Rise  1.4670 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_50/ZN        INV_X1        Fall  1.4750 0.0080 0.0110 0.250262 1.14029  1.39055           1       100                    | 
|    A_reg[25]/D        DFF_X1        Fall  1.4750 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[25]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1530 2.1530 | 
| library setup check                      | -0.0260 2.1270 | 
| data required time                       |  2.1270        | 
|                                          |                | 
| data required time                       |  2.1270        | 
| data arrival time                        | -1.4750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6520        | 
-------------------------------------------------------------


 Timing Path to A_reg[24]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_95/A1      AOI22_X1      Fall  1.2160 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_95/ZN      AOI22_X1      Rise  1.2650 0.0490 0.0370 0.508679 3.9038   4.41248           2       100                    | 
|    i_0_3/i_99/A1      OAI22_X1      Rise  1.2650 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_99/ZN      OAI22_X1      Fall  1.2970 0.0320 0.0190 0.454395 3.92027  4.37466           2       100                    | 
|    i_0_3/i_101/A      XNOR2_X1      Fall  1.2970 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_101/ZN     XNOR2_X1      Fall  1.3420 0.0450 0.0160 1.15767  1.58671  2.74439           1       100                    | 
|    i_0_3/p_0[25]                    Fall  1.3420 0.0000                                                                           | 
|    i_0_0_49/C2        AOI222_X1     Fall  1.3420 0.0000 0.0160          1.50088                                                   | 
|    i_0_0_49/ZN        AOI222_X1     Rise  1.4400 0.0980 0.0490 0.325864 1.70023  2.02609           1       100                    | 
|    i_0_0_48/A         INV_X1        Rise  1.4400 0.0000 0.0490          1.70023                                                   | 
|    i_0_0_48/ZN        INV_X1        Fall  1.4490 0.0090 0.0110 0.380212 1.14029  1.5205            1       100                    | 
|    A_reg[24]/D        DFF_X1        Fall  1.4490 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[24]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -1.4490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6740        | 
-------------------------------------------------------------


 Timing Path to A_reg[23]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_95/A1      AOI22_X1      Fall  1.2160 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_95/ZN      AOI22_X1      Rise  1.2650 0.0490 0.0370 0.508679 3.9038   4.41248           2       100                    | 
|    i_0_3/i_97/A       XNOR2_X1      Rise  1.2650 0.0000 0.0370          2.23275                                                   | 
|    i_0_3/i_97/ZN      XNOR2_X1      Fall  1.2870 0.0220 0.0150 0.867388 1.58671  2.4541            1       100                    | 
|    i_0_3/p_0[24]                    Fall  1.2870 0.0000                                                                           | 
|    i_0_0_47/C2        AOI222_X1     Fall  1.2870 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_47/ZN        AOI222_X1     Rise  1.3850 0.0980 0.0510 0.493313 1.70023  2.19354           1       100                    | 
|    i_0_0_46/A         INV_X1        Rise  1.3850 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_46/ZN        INV_X1        Fall  1.3940 0.0090 0.0120 0.432145 1.14029  1.57244           1       100                    | 
|    A_reg[23]/D        DFF_X1        Fall  1.3940 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[23]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0270 2.1220 | 
| data required time                       |  2.1220        | 
|                                          |                | 
| data required time                       |  2.1220        | 
| data arrival time                        | -1.3940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7280        | 
-------------------------------------------------------------


 Timing Path to A_reg[22]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_87/A1      AOI22_X1      Fall  1.1350 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_87/ZN      AOI22_X1      Rise  1.1840 0.0490 0.0370 0.532454 3.9038   4.43625           2       100                    | 
|    i_0_3/i_91/A1      OAI22_X1      Rise  1.1840 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_91/ZN      OAI22_X1      Fall  1.2160 0.0320 0.0190 0.714733 3.92027  4.635             2       100                    | 
|    i_0_3/i_93/A       XNOR2_X1      Fall  1.2160 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_93/ZN      XNOR2_X1      Fall  1.2590 0.0430 0.0160 0.645589 1.58671  2.2323            1       100                    | 
|    i_0_3/p_0[23]                    Fall  1.2590 0.0000                                                                           | 
|    i_0_0_45/C2        AOI222_X1     Fall  1.2590 0.0000 0.0160          1.50088                                                   | 
|    i_0_0_45/ZN        AOI222_X1     Rise  1.3580 0.0990 0.0510 0.517681 1.70023  2.21791           1       100                    | 
|    i_0_0_44/A         INV_X1        Rise  1.3580 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_44/ZN        INV_X1        Fall  1.3660 0.0080 0.0110 0.256072 1.14029  1.39636           1       100                    | 
|    A_reg[22]/D        DFF_X1        Fall  1.3660 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[22]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -1.3660        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7570        | 
-------------------------------------------------------------


 Timing Path to A_reg[21]/D 
  
 Path Start Point : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000             3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000                      1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160             0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160                      7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060             3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510             25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    A_reg[1]/CK        DFF_X1        Rise  0.1590 0.0020 0.0510                      0.949653                                    F             | 
|    A_reg[1]/Q         DFF_X1        Fall  0.2700 0.1110 0.0180             2.18225  11.5974  13.7796           7       100      F             | 
|    i_0_4/A[1]                       Fall  0.2700 0.0000                                                                                       | 
|    i_0_4/i_187/A2     NOR2_X1       Fall  0.2700 0.0000 0.0180                      1.56385                                                   | 
|    i_0_4/i_187/ZN     NOR2_X1       Rise  0.3030 0.0330 0.0170             0.312384 1.62635  1.93874           1       100                    | 
|    i_0_4/i_184/A      AOI21_X1      Rise  0.3030 0.0000 0.0170                      1.62635                                                   | 
|    i_0_4/i_184/ZN     AOI21_X1      Fall  0.3230 0.0200 0.0150             1.3154   3.84836  5.16377           2       100                    | 
|    i_0_4/i_183/B2     OAI22_X1      Fall  0.3230 0.0000 0.0150                      1.55047                                                   | 
|    i_0_4/i_183/ZN     OAI22_X1      Rise  0.3820 0.0590 0.0430             0.559593 3.90286  4.46245           2       100                    | 
|    i_0_4/i_182/A      OAI21_X1      Rise  0.3820 0.0000 0.0430                      1.67072                                                   | 
|    i_0_4/i_182/ZN     OAI21_X1      Fall  0.4090 0.0270 0.0130             0.488999 1.6642   2.1532            1       100                    | 
|    i_0_4/i_181/A2     NAND2_X1      Fall  0.4090 0.0000 0.0130                      1.50228                                                   | 
|    i_0_4/i_181/ZN     NAND2_X1      Rise  0.4400 0.0310 0.0200             1.05535  5.49545  6.55079           3       100                    | 
|    i_0_4/i_175/A3     NOR3_X1       Rise  0.4400 0.0000 0.0200                      1.6163                                                    | 
|    i_0_4/i_175/ZN     NOR3_X1       Fall  0.4550 0.0150 0.0090             0.709206 1.60595  2.31516           1       100                    | 
|    i_0_4/i_167/A4     NOR4_X1       Fall  0.4550 0.0000 0.0090                      1.55423                                                   | 
|    i_0_4/i_167/ZN     NOR4_X1       Rise  0.5890 0.1340 0.0910             1.33948  5.49606  6.83554           3       100                    | 
|    i_0_4/i_161/A3     NOR3_X1       Rise  0.5890 0.0000 0.0910                      1.6163                                                    | 
|    i_0_4/i_161/ZN     NOR3_X1       Fall  0.6080 0.0190 0.0220             0.703611 1.60595  2.30956           1       100                    | 
|    i_0_4/i_153/A4     NOR4_X1       Fall  0.6080 0.0000 0.0220                      1.55423                                                   | 
|    i_0_4/i_153/ZN     NOR4_X1       Rise  0.7490 0.1410 0.0940             1.62476  5.49545  7.1202            3       100                    | 
|    i_0_4/i_147/A3     NOR3_X1       Rise  0.7490 0.0000 0.0940                      1.6163                                                    | 
|    i_0_4/i_147/ZN     NOR3_X1       Fall  0.7660 0.0170 0.0220             0.327425 1.60595  1.93337           1       100                    | 
|    i_0_4/i_139/A4     NOR4_X1       Fall  0.7660 0.0000 0.0220                      1.55423                                                   | 
|    i_0_4/i_139/ZN     NOR4_X1       Rise  0.9020 0.1360 0.0900             1.17712  5.49545  6.67256           3       100                    | 
|    i_0_4/i_133/A3     NOR3_X1       Rise  0.9060 0.0040 0.0900    0.0040            1.6163                                                    | 
|    i_0_4/i_133/ZN     NOR3_X1       Fall  0.9240 0.0180 0.0220             0.299618 1.60595  1.90557           1       100                    | 
|    i_0_4/i_125/A4     NOR4_X1       Fall  0.9240 0.0000 0.0220                      1.55423                                                   | 
|    i_0_4/i_125/ZN     NOR4_X1       Rise  1.0890 0.1650 0.1150             2.14212  7.1575   9.29962           4       100                    | 
|    i_0_4/i_65/B1      AOI21_X1      Rise  1.0890 0.0000 0.1150                      1.647                                                     | 
|    i_0_4/i_65/ZN      AOI21_X1      Fall  1.1250 0.0360 0.0330             0.907186 3.80404  4.71122           2       100                    | 
|    i_0_4/i_64/B2      OAI21_X1      Fall  1.1250 0.0000 0.0330                      1.55833                                                   | 
|    i_0_4/i_64/ZN      OAI21_X1      Rise  1.1670 0.0420 0.0210             0.337297 1.70023  2.03753           1       100                    | 
|    i_0_4/i_63/A       INV_X1        Rise  1.1670 0.0000 0.0210                      1.70023                                                   | 
|    i_0_4/i_63/ZN      INV_X1        Fall  1.1820 0.0150 0.0090             0.825493 3.80404  4.62953           2       100                    | 
|    i_0_4/i_58/A       XOR2_X1       Fall  1.1820 0.0000 0.0090                      2.18123                                                   | 
|    i_0_4/i_58/Z       XOR2_X1       Fall  1.2320 0.0500 0.0120             0.311308 1.62192  1.93323           1       100                    | 
|    i_0_4/p_0[22]                    Fall  1.2320 0.0000                                                                                       | 
|    i_0_0_43/B2        AOI222_X1     Fall  1.2320 0.0000 0.0120                      1.45057                                                   | 
|    i_0_0_43/ZN        AOI222_X1     Rise  1.3230 0.0910 0.0540             0.916315 1.70023  2.61655           1       100                    | 
|    i_0_0_42/A         INV_X1        Rise  1.3230 0.0000 0.0540                      1.70023                                                   | 
|    i_0_0_42/ZN        INV_X1        Fall  1.3320 0.0090 0.0120             0.361916 1.14029  1.50221           1       100                    | 
|    A_reg[21]/D        DFF_X1        Fall  1.3320 0.0000 0.0120                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[21]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0270 2.1220 | 
| data required time                       |  2.1220        | 
|                                          |                | 
| data required time                       |  2.1220        | 
| data arrival time                        | -1.3320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7900        | 
-------------------------------------------------------------


 Timing Path to A_reg[20]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_83/A1      OAI22_X1      Rise  1.1030 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_83/ZN      OAI22_X1      Fall  1.1350 0.0320 0.0190 0.415926 3.92027  4.33619           2       100                    | 
|    i_0_3/i_85/A       XNOR2_X1      Fall  1.1350 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_85/ZN      XNOR2_X1      Fall  1.1780 0.0430 0.0150 0.395947 1.58671  1.98266           1       100                    | 
|    i_0_3/p_0[21]                    Fall  1.1780 0.0000                                                                           | 
|    i_0_0_41/C2        AOI222_X1     Fall  1.1780 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_41/ZN        AOI222_X1     Rise  1.2760 0.0980 0.0510 0.484062 1.70023  2.18429           1       100                    | 
|    i_0_0_40/A         INV_X1        Rise  1.2760 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_40/ZN        INV_X1        Fall  1.2840 0.0080 0.0110 0.229478 1.14029  1.36977           1       100                    | 
|    A_reg[20]/D        DFF_X1        Fall  1.2840 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[20]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -1.2840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8390        | 
-------------------------------------------------------------


 Timing Path to A_reg[19]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190 0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_79/A1      AOI22_X1      Fall  1.0540 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_79/ZN      AOI22_X1      Rise  1.1030 0.0490 0.0380 0.569143 3.9038   4.47294           2       100                    | 
|    i_0_3/i_81/A       XNOR2_X1      Rise  1.1030 0.0000 0.0380          2.23275                                                   | 
|    i_0_3/i_81/ZN      XNOR2_X1      Fall  1.1240 0.0210 0.0150 0.635721 1.58671  2.22244           1       100                    | 
|    i_0_3/p_0[20]                    Fall  1.1240 0.0000                                                                           | 
|    i_0_0_39/C2        AOI222_X1     Fall  1.1240 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_39/ZN        AOI222_X1     Rise  1.2220 0.0980 0.0500 0.449598 1.70023  2.14983           1       100                    | 
|    i_0_0_38/A         INV_X1        Rise  1.2220 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_38/ZN        INV_X1        Fall  1.2310 0.0090 0.0110 0.449343 1.14029  1.58963           1       100                    | 
|    A_reg[19]/D        DFF_X1        Fall  1.2310 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[19]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -1.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8920        | 
-------------------------------------------------------------


 Timing Path to A_reg[18]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000             3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000                      1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160             0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160                      7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060             3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510             25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510                      0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240             1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                                       | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240                      1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090             0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090                      1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220             1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220                      1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070             0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070                      1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370             0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370                      1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190             0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190                      1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370             0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370                      1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190             0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190                      1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370             0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370                      1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190             0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190                      1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380             0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380                      1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190             0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190                      1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370             0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370                      1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190             0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190                      1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370             0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370                      1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190             0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190                      1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370             0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370                      1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190             0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190                      1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380             0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380                      1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190             0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190                      1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370             0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_75/A1      OAI22_X1      Rise  1.0230 0.0000 0.0370                      1.67104                                                   | 
|    i_0_3/i_75/ZN      OAI22_X1      Fall  1.0540 0.0310 0.0190             0.41253  3.92027  4.3328            2       100                    | 
|    i_0_3/i_77/A       XNOR2_X1      Fall  1.0540 0.0000 0.0190                      2.12585                                                   | 
|    i_0_3/i_77/ZN      XNOR2_X1      Fall  1.0980 0.0440 0.0160             0.829956 1.58671  2.41667           1       100                    | 
|    i_0_3/p_0[19]                    Fall  1.0980 0.0000                                                                                       | 
|    i_0_0_37/C2        AOI222_X1     Fall  1.0980 0.0000 0.0160                      1.50088                                                   | 
|    i_0_0_37/ZN        AOI222_X1     Rise  1.1970 0.0990 0.0510             0.52143  1.70023  2.22166           1       100                    | 
|    i_0_0_36/A         INV_X1        Rise  1.2010 0.0040 0.0510    0.0040            1.70023                                                   | 
|    i_0_0_36/ZN        INV_X1        Fall  1.2100 0.0090 0.0110             0.325102 1.14029  1.46539           1       100                    | 
|    A_reg[18]/D        DFF_X1        Fall  1.2100 0.0000 0.0110                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[18]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -1.2100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9130        | 
-------------------------------------------------------------


 Timing Path to A_reg[17]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_71/A1      AOI22_X1      Fall  0.9740 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_71/ZN      AOI22_X1      Rise  1.0230 0.0490 0.0370 0.544411 3.9038   4.44821           2       100                    | 
|    i_0_3/i_73/A       XNOR2_X1      Rise  1.0230 0.0000 0.0370          2.23275                                                   | 
|    i_0_3/i_73/ZN      XNOR2_X1      Fall  1.0460 0.0230 0.0160 1.25335  1.58671  2.84007           1       100                    | 
|    i_0_3/p_0[18]                    Fall  1.0460 0.0000                                                                           | 
|    i_0_0_35/C2        AOI222_X1     Fall  1.0460 0.0000 0.0160          1.50088                                                   | 
|    i_0_0_35/ZN        AOI222_X1     Rise  1.1440 0.0980 0.0500 0.400417 1.70023  2.10065           1       100                    | 
|    i_0_0_34/A         INV_X1        Rise  1.1440 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_34/ZN        INV_X1        Fall  1.1520 0.0080 0.0110 0.160142 1.14029  1.30043           1       100                    | 
|    A_reg[17]/D        DFF_X1        Fall  1.1520 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[17]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1500 2.1500 | 
| library setup check                      | -0.0260 2.1240 | 
| data required time                       |  2.1240        | 
|                                          |                | 
| data required time                       |  2.1240        | 
| data arrival time                        | -1.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9720        | 
-------------------------------------------------------------


 Timing Path to A_reg[16]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_67/A1      OAI22_X1      Rise  0.9420 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_67/ZN      OAI22_X1      Fall  0.9740 0.0320 0.0190 0.427835 3.92027  4.3481            2       100                    | 
|    i_0_3/i_69/A       XNOR2_X1      Fall  0.9740 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_69/ZN      XNOR2_X1      Fall  1.0180 0.0440 0.0160 0.959715 1.58671  2.54643           1       100                    | 
|    i_0_3/p_0[17]                    Fall  1.0180 0.0000                                                                           | 
|    i_0_0_33/C2        AOI222_X1     Fall  1.0180 0.0000 0.0160          1.50088                                                   | 
|    i_0_0_33/ZN        AOI222_X1     Rise  1.1170 0.0990 0.0500 0.465989 1.70023  2.16622           1       100                    | 
|    i_0_0_32/A         INV_X1        Rise  1.1170 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_32/ZN        INV_X1        Fall  1.1250 0.0080 0.0110 0.250816 1.14029  1.39111           1       100                    | 
|    A_reg[16]/D        DFF_X1        Fall  1.1250 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[16]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1500 2.1500 | 
| library setup check                      | -0.0260 2.1240 | 
| data required time                       |  2.1240        | 
|                                          |                | 
| data required time                       |  2.1240        | 
| data arrival time                        | -1.1250        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9990        | 
-------------------------------------------------------------


 Timing Path to A_reg[15]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_63/A1      AOI22_X1      Fall  0.8920 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_63/ZN      AOI22_X1      Rise  0.9420 0.0500 0.0380 0.661624 3.9038   4.56542           2       100                    | 
|    i_0_3/i_65/A       XNOR2_X1      Rise  0.9420 0.0000 0.0380          2.23275                                                   | 
|    i_0_3/i_65/ZN      XNOR2_X1      Fall  0.9630 0.0210 0.0150 0.587572 1.58671  2.17429           1       100                    | 
|    i_0_3/p_0[16]                    Fall  0.9630 0.0000                                                                           | 
|    i_0_0_31/C2        AOI222_X1     Fall  0.9630 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_31/ZN        AOI222_X1     Rise  1.0610 0.0980 0.0500 0.464864 1.70023  2.16509           1       100                    | 
|    i_0_0_30/A         INV_X1        Rise  1.0610 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_30/ZN        INV_X1        Fall  1.0700 0.0090 0.0120 0.465041 1.14029  1.60533           1       100                    | 
|    A_reg[15]/D        DFF_X1        Fall  1.0700 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[15]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1500 2.1500 | 
| library setup check                      | -0.0270 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -1.0700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0530        | 
-------------------------------------------------------------


 Timing Path to A_reg[14]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_59/A1      OAI22_X1      Rise  0.8600 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_59/ZN      OAI22_X1      Fall  0.8920 0.0320 0.0190 0.498414 3.92027  4.41868           2       100                    | 
|    i_0_3/i_61/A       XNOR2_X1      Fall  0.8920 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_61/ZN      XNOR2_X1      Fall  0.9350 0.0430 0.0150 0.540052 1.58671  2.12677           1       100                    | 
|    i_0_3/p_0[15]                    Fall  0.9350 0.0000                                                                           | 
|    i_0_0_29/C2        AOI222_X1     Fall  0.9350 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_29/ZN        AOI222_X1     Rise  1.0320 0.0970 0.0490 0.301587 1.70023  2.00182           1       100                    | 
|    i_0_0_28/A         INV_X1        Rise  1.0320 0.0000 0.0490          1.70023                                                   | 
|    i_0_0_28/ZN        INV_X1        Fall  1.0410 0.0090 0.0110 0.34607  1.14029  1.48636           1       100                    | 
|    A_reg[14]/D        DFF_X1        Fall  1.0410 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[14]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -1.0410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0820        | 
-------------------------------------------------------------


 Timing Path to A_reg[13]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_55/A1      AOI22_X1      Fall  0.8110 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_55/ZN      AOI22_X1      Rise  0.8600 0.0490 0.0370 0.448156 3.9038   4.35195           2       100                    | 
|    i_0_3/i_57/A       XNOR2_X1      Rise  0.8600 0.0000 0.0370          2.23275                                                   | 
|    i_0_3/i_57/ZN      XNOR2_X1      Fall  0.8810 0.0210 0.0150 0.44184  1.58671  2.02856           1       100                    | 
|    i_0_3/p_0[14]                    Fall  0.8810 0.0000                                                                           | 
|    i_0_0_27/C2        AOI222_X1     Fall  0.8810 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_27/ZN        AOI222_X1     Rise  0.9800 0.0990 0.0510 0.506041 1.70023  2.20627           1       100                    | 
|    i_0_0_26/A         INV_X1        Rise  0.9800 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_26/ZN        INV_X1        Fall  0.9910 0.0110 0.0130 1.05681  1.14029  2.1971            1       100                    | 
|    A_reg[13]/D        DFF_X1        Fall  0.9910 0.0000 0.0130          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[13]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1500 2.1500 | 
| library setup check                      | -0.0270 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.9910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.1320        | 
-------------------------------------------------------------


 Timing Path to A_reg[12]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_51/A1      OAI22_X1      Rise  0.7790 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_51/ZN      OAI22_X1      Fall  0.8110 0.0320 0.0190 0.591109 3.92027  4.51138           2       100                    | 
|    i_0_3/i_53/A       XNOR2_X1      Fall  0.8110 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_53/ZN      XNOR2_X1      Fall  0.8540 0.0430 0.0150 0.591545 1.58671  2.17826           1       100                    | 
|    i_0_3/p_0[13]                    Fall  0.8540 0.0000                                                                           | 
|    i_0_0_25/C2        AOI222_X1     Fall  0.8540 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_25/ZN        AOI222_X1     Rise  0.9540 0.1000 0.0520 0.67335  1.70023  2.37358           1       100                    | 
|    i_0_0_24/A         INV_X1        Rise  0.9540 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_24/ZN        INV_X1        Fall  0.9630 0.0090 0.0120 0.395495 1.14029  1.53578           1       100                    | 
|    A_reg[12]/D        DFF_X1        Fall  0.9630 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[12]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1500 2.1500 | 
| library setup check                      | -0.0270 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.9630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.1600        | 
-------------------------------------------------------------


 Timing Path to P[63] 
  
 Path Start Point : P_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[63]/CK       DFF_X1        Rise  0.1570 0.0130 0.0920          0.949653                                    F             | 
|    P_reg[63]/Q        DFF_X1        Rise  0.3040 0.1470 0.0500 0.89784  20       20.8978           2       100      F             | 
|    P[63]                            Rise  0.3050 0.0010 0.0500          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.3050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.1950        | 
-------------------------------------------------------------


 Timing Path to P[62] 
  
 Path Start Point : P_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[63]/CK       DFF_X1        Rise  0.1570 0.0130 0.0920          0.949653                                    F             | 
|    P_reg[63]/Q        DFF_X1        Rise  0.3040 0.1470 0.0500 0.89784  20       20.8978           2       100      F             | 
|    P[62]                            Rise  0.3050 0.0010 0.0500          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.3050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.1950        | 
-------------------------------------------------------------


 Timing Path to A_reg[11]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_47/A1      AOI22_X1      Fall  0.7300 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_47/ZN      AOI22_X1      Rise  0.7790 0.0490 0.0370 0.530856 3.9038   4.43465           2       100                    | 
|    i_0_3/i_49/A       XNOR2_X1      Rise  0.7790 0.0000 0.0370          2.23275                                                   | 
|    i_0_3/i_49/ZN      XNOR2_X1      Fall  0.8010 0.0220 0.0150 0.751703 1.58671  2.33842           1       100                    | 
|    i_0_3/p_0[12]                    Fall  0.8010 0.0000                                                                           | 
|    i_0_0_23/C2        AOI222_X1     Fall  0.8010 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_23/ZN        AOI222_X1     Rise  0.8990 0.0980 0.0500 0.388206 1.70023  2.08844           1       100                    | 
|    i_0_0_22/A         INV_X1        Rise  0.8990 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_22/ZN        INV_X1        Fall  0.9080 0.0090 0.0110 0.411796 1.14029  1.55209           1       100                    | 
|    A_reg[11]/D        DFF_X1        Fall  0.9080 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[11]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1500 2.1500 | 
| library setup check                      | -0.0260 2.1240 | 
| data required time                       |  2.1240        | 
|                                          |                | 
| data required time                       |  2.1240        | 
| data arrival time                        | -0.9080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2160        | 
-------------------------------------------------------------


 Timing Path to P[33] 
  
 Path Start Point : P_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[33]/CK       DFF_X1        Rise  0.1570 0.0130 0.0920          0.949653                                    F             | 
|    P_reg[33]/Q        DFF_X1        Rise  0.2830 0.1260 0.0300 1.69469  10       11.6947           1       100      F             | 
|    P[33]                            Rise  0.2840 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2160        | 
-------------------------------------------------------------


 Timing Path to P[61] 
  
 Path Start Point : P_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[61]/CK       DFF_X1        Rise  0.1570 0.0130 0.0920          0.949653                                    F             | 
|    P_reg[61]/Q        DFF_X1        Rise  0.2820 0.1250 0.0280 1.12348  10       11.1235           1       100      F             | 
|    P[61]                            Rise  0.2820 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2180        | 
-------------------------------------------------------------


 Timing Path to P[48] 
  
 Path Start Point : P_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[48]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[48]/Q        DFF_X1        Rise  0.2820 0.1240 0.0280 0.805406 10       10.8054           1       100      F             | 
|    P[48]                            Rise  0.2820 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2180        | 
-------------------------------------------------------------


 Timing Path to P[46] 
  
 Path Start Point : P_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[46]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[46]/Q        DFF_X1        Rise  0.2820 0.1240 0.0270 0.681623 10       10.6816           1       100      F             | 
|    P[46]                            Rise  0.2820 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2180        | 
-------------------------------------------------------------


 Timing Path to P[44] 
  
 Path Start Point : P_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[44]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[44]/Q        DFF_X1        Rise  0.2820 0.1240 0.0280 0.904641 10       10.9046           1       100      F             | 
|    P[44]                            Rise  0.2820 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2180        | 
-------------------------------------------------------------


 Timing Path to P[54] 
  
 Path Start Point : P_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[54]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[54]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.475829 10       10.4758           1       100      F             | 
|    P[54]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[47] 
  
 Path Start Point : P_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[47]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[47]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.442968 10       10.443            1       100      F             | 
|    P[47]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[45] 
  
 Path Start Point : P_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[45]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[45]/Q        DFF_X1        Rise  0.2810 0.1230 0.0260 0.268182 10       10.2682           1       100      F             | 
|    P[45]                            Rise  0.2810 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[43] 
  
 Path Start Point : P_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[43]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[43]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.424653 10       10.4247           1       100      F             | 
|    P[43]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[41] 
  
 Path Start Point : P_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[41]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[41]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.425465 10       10.4255           1       100      F             | 
|    P[41]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[40] 
  
 Path Start Point : P_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[40]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[40]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.542559 10       10.5426           1       100      F             | 
|    P[40]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[39] 
  
 Path Start Point : P_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[39] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[39]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[39]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.475451 10       10.4755           1       100      F             | 
|    P[39]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[38] 
  
 Path Start Point : P_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[38]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[38]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.423442 10       10.4234           1       100      F             | 
|    P[38]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[37] 
  
 Path Start Point : P_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[37]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[37]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.497817 10       10.4978           1       100      F             | 
|    P[37]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[36] 
  
 Path Start Point : P_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[36]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[36]/Q        DFF_X1        Rise  0.2810 0.1230 0.0260 0.19861  10       10.1986           1       100      F             | 
|    P[36]                            Rise  0.2810 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[35] 
  
 Path Start Point : P_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[35]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[35]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.41107  10       10.4111           1       100      F             | 
|    P[35]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[34] 
  
 Path Start Point : P_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[34]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[34]/Q        DFF_X1        Rise  0.2810 0.1230 0.0270 0.551826 10       10.5518           1       100      F             | 
|    P[34]                            Rise  0.2810 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2190        | 
-------------------------------------------------------------


 Timing Path to P[42] 
  
 Path Start Point : P_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[42] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[42]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
|    P_reg[42]/Q        DFF_X1        Rise  0.2800 0.1220 0.0260 0.152386 10       10.1524           1       100      F             | 
|    P[42]                            Rise  0.2800 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2200        | 
-------------------------------------------------------------


 Timing Path to P[56] 
  
 Path Start Point : P_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[56]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[56]/Q        DFF_X1        Rise  0.2790 0.1250 0.0280 1.16721  10       11.1672           1       100      F             | 
|    P[56]                            Rise  0.2790 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2210        | 
-------------------------------------------------------------


 Timing Path to P[53] 
  
 Path Start Point : P_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[53]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[53]/Q        DFF_X1        Rise  0.2790 0.1250 0.0290 1.44085  10       11.4408           1       100      F             | 
|    P[53]                            Rise  0.2790 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2210        | 
-------------------------------------------------------------


 Timing Path to P[60] 
  
 Path Start Point : P_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[60]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[60]/Q        DFF_X1        Rise  0.2790 0.1240 0.0280 0.923152 10       10.9232           1       100      F             | 
|    P[60]                            Rise  0.2790 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2210        | 
-------------------------------------------------------------


 Timing Path to P[59] 
  
 Path Start Point : P_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[59]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[59]/Q        DFF_X1        Rise  0.2790 0.1240 0.0280 0.837673 10       10.8377           1       100      F             | 
|    P[59]                            Rise  0.2790 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2210        | 
-------------------------------------------------------------


 Timing Path to P[32] 
  
 Path Start Point : P_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[32]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[32]/Q        DFF_X1        Rise  0.2790 0.1240 0.0280 0.994687 10       10.9947           1       100      F             | 
|    P[32]                            Rise  0.2790 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2210        | 
-------------------------------------------------------------


 Timing Path to P[31] 
  
 Path Start Point : P_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[31]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[31]/Q        DFF_X1        Rise  0.2790 0.1240 0.0280 0.844983 10       10.845            1       100      F             | 
|    P[31]                            Rise  0.2790 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2210        | 
-------------------------------------------------------------


 Timing Path to P[30] 
  
 Path Start Point : P_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[30]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[30]/Q        DFF_X1        Rise  0.2790 0.1240 0.0270 0.656256 10       10.6563           1       100      F             | 
|    P[30]                            Rise  0.2790 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2210        | 
-------------------------------------------------------------


 Timing Path to P[28] 
  
 Path Start Point : P_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[28]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[28]/Q        DFF_X1        Rise  0.2790 0.1240 0.0270 0.670979 10       10.671            1       100      F             | 
|    P[28]                            Rise  0.2790 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2210        | 
-------------------------------------------------------------


 Timing Path to P[58] 
  
 Path Start Point : P_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[58]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[58]/Q        DFF_X1        Rise  0.2780 0.1240 0.0280 1.00685  10       11.0068           1       100      F             | 
|    P[58]                            Rise  0.2780 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[55] 
  
 Path Start Point : P_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[55]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[55]/Q        DFF_X1        Rise  0.2780 0.1240 0.0270 0.670379 10       10.6704           1       100      F             | 
|    P[55]                            Rise  0.2780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[52] 
  
 Path Start Point : P_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[52]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[52]/Q        DFF_X1        Rise  0.2780 0.1240 0.0280 0.871874 10       10.8719           1       100      F             | 
|    P[52]                            Rise  0.2780 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[51] 
  
 Path Start Point : P_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[51]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[51]/Q        DFF_X1        Rise  0.2780 0.1240 0.0270 0.689985 10       10.69             1       100      F             | 
|    P[51]                            Rise  0.2780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[50] 
  
 Path Start Point : P_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[50]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[50]/Q        DFF_X1        Rise  0.2780 0.1240 0.0270 0.655952 10       10.656            1       100      F             | 
|    P[50]                            Rise  0.2780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[22] 
  
 Path Start Point : P_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[22]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[22]/Q        DFF_X1        Rise  0.2780 0.1240 0.0270 0.715195 10       10.7152           1       100      F             | 
|    P[22]                            Rise  0.2780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[29] 
  
 Path Start Point : P_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[29]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[29]/Q        DFF_X1        Rise  0.2780 0.1230 0.0270 0.367184 10       10.3672           1       100      F             | 
|    P[29]                            Rise  0.2780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[27] 
  
 Path Start Point : P_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[27]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[27]/Q        DFF_X1        Rise  0.2780 0.1230 0.0260 0.216023 10       10.216            1       100      F             | 
|    P[27]                            Rise  0.2780 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[26] 
  
 Path Start Point : P_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[26]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[26]/Q        DFF_X1        Rise  0.2780 0.1230 0.0270 0.428793 10       10.4288           1       100      F             | 
|    P[26]                            Rise  0.2780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[19] 
  
 Path Start Point : P_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[19]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[19]/Q        DFF_X1        Rise  0.2780 0.1230 0.0260 0.35322  10       10.3532           1       100      F             | 
|    P[19]                            Rise  0.2780 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[0] 
  
 Path Start Point : P_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[0]/CK        DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[0]/Q         DFF_X1        Rise  0.2780 0.1230 0.0270 0.585339 10       10.5853           1       100      F             | 
|    P[0]                             Rise  0.2780 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2220        | 
-------------------------------------------------------------


 Timing Path to P[25] 
  
 Path Start Point : P_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[25]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[25]/Q        DFF_X1        Rise  0.2770 0.1230 0.0260 0.225473 10       10.2255           1       100      F             | 
|    P[25]                            Rise  0.2770 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[23] 
  
 Path Start Point : P_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[23]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[23]/Q        DFF_X1        Rise  0.2770 0.1230 0.0270 0.586144 10       10.5861           1       100      F             | 
|    P[23]                            Rise  0.2770 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[13] 
  
 Path Start Point : P_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[13]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[13]/Q        DFF_X1        Rise  0.2770 0.1230 0.0260 0.283298 10       10.2833           1       100      F             | 
|    P[13]                            Rise  0.2770 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[12] 
  
 Path Start Point : P_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[12]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[12]/Q        DFF_X1        Rise  0.2770 0.1230 0.0270 0.420025 10       10.42             1       100      F             | 
|    P[12]                            Rise  0.2770 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[11] 
  
 Path Start Point : P_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[11]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[11]/Q        DFF_X1        Rise  0.2770 0.1230 0.0270 0.457391 10       10.4574           1       100      F             | 
|    P[11]                            Rise  0.2770 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[10] 
  
 Path Start Point : P_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[10]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[10]/Q        DFF_X1        Rise  0.2770 0.1230 0.0270 0.428283 10       10.4283           1       100      F             | 
|    P[10]                            Rise  0.2770 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[7] 
  
 Path Start Point : P_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[7]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[7]/Q         DFF_X1        Rise  0.2770 0.1230 0.0260 0.226655 10       10.2267           1       100      F             | 
|    P[7]                             Rise  0.2770 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[6] 
  
 Path Start Point : P_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[6]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[6]/Q         DFF_X1        Rise  0.2770 0.1230 0.0270 0.454065 10       10.4541           1       100      F             | 
|    P[6]                             Rise  0.2770 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[5] 
  
 Path Start Point : P_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[5]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[5]/Q         DFF_X1        Rise  0.2770 0.1230 0.0260 0.212323 10       10.2123           1       100      F             | 
|    P[5]                             Rise  0.2770 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[4] 
  
 Path Start Point : P_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[4]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[4]/Q         DFF_X1        Rise  0.2770 0.1230 0.0260 0.19478  10       10.1948           1       100      F             | 
|    P[4]                             Rise  0.2770 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[2] 
  
 Path Start Point : P_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[2]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[2]/Q         DFF_X1        Rise  0.2770 0.1230 0.0260 0.306695 10       10.3067           1       100      F             | 
|    P[2]                             Rise  0.2770 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[1] 
  
 Path Start Point : P_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[1]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[1]/Q         DFF_X1        Rise  0.2770 0.1230 0.0270 0.43953  10       10.4395           1       100      F             | 
|    P[1]                             Rise  0.2770 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[20] 
  
 Path Start Point : P_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[20]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[20]/Q        DFF_X1        Rise  0.2770 0.1220 0.0260 0.181734 10       10.1817           1       100      F             | 
|    P[20]                            Rise  0.2770 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[18] 
  
 Path Start Point : P_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[18]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
|    P_reg[18]/Q        DFF_X1        Rise  0.2770 0.1220 0.0260 0.122231 10       10.1222           1       100      F             | 
|    P[18]                            Rise  0.2770 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2230        | 
-------------------------------------------------------------


 Timing Path to P[15] 
  
 Path Start Point : P_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[15]/CK       DFF_X1        Rise  0.1530 0.0090 0.0920          0.949653                                    F             | 
|    P_reg[15]/Q        DFF_X1        Rise  0.2760 0.1230 0.0270 0.360257 10       10.3603           1       100      F             | 
|    P[15]                            Rise  0.2760 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[14] 
  
 Path Start Point : P_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[14]/CK       DFF_X1        Rise  0.1530 0.0090 0.0920          0.949653                                    F             | 
|    P_reg[14]/Q        DFF_X1        Rise  0.2760 0.1230 0.0270 0.611597 10       10.6116           1       100      F             | 
|    P[14]                            Rise  0.2760 0.0000 0.0270          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[49] 
  
 Path Start Point : P_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[49]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[49]/Q        DFF_X1        Rise  0.2760 0.1220 0.0260 0.153715 10       10.1537           1       100      F             | 
|    P[49]                            Rise  0.2760 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[24] 
  
 Path Start Point : P_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[24]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[24]/Q        DFF_X1        Rise  0.2760 0.1220 0.0260 0.181882 10       10.1819           1       100      F             | 
|    P[24]                            Rise  0.2760 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[21] 
  
 Path Start Point : P_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[21]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[21]/Q        DFF_X1        Rise  0.2760 0.1220 0.0260 0.118988 10       10.119            1       100      F             | 
|    P[21]                            Rise  0.2760 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[17] 
  
 Path Start Point : P_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[17]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[17]/Q        DFF_X1        Rise  0.2760 0.1220 0.0260 0.156511 10       10.1565           1       100      F             | 
|    P[17]                            Rise  0.2760 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[16] 
  
 Path Start Point : P_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[16]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[16]/Q        DFF_X1        Rise  0.2760 0.1220 0.0260 0.172213 10       10.1722           1       100      F             | 
|    P[16]                            Rise  0.2760 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[9] 
  
 Path Start Point : P_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[9]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[9]/Q         DFF_X1        Rise  0.2760 0.1220 0.0260 0.151819 10       10.1518           1       100      F             | 
|    P[9]                             Rise  0.2760 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[8] 
  
 Path Start Point : P_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[8]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[8]/Q         DFF_X1        Rise  0.2760 0.1220 0.0260 0.122256 10       10.1223           1       100      F             | 
|    P[8]                             Rise  0.2760 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[3] 
  
 Path Start Point : P_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[3]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
|    P_reg[3]/Q         DFF_X1        Rise  0.2760 0.1220 0.0260 0.192106 10       10.1921           1       100      F             | 
|    P[3]                             Rise  0.2760 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2240        | 
-------------------------------------------------------------


 Timing Path to P[57] 
  
 Path Start Point : P_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
| Data Path:                                                                                                                        | 
|    P_reg[57]/CK       DFF_X1        Rise  0.1490 0.0050 0.0930          0.949653                                    F             | 
|    P_reg[57]/Q        DFF_X1        Rise  0.2730 0.1240 0.0280 0.907783 10       10.9078           1       100      F             | 
|    P[57]                            Rise  0.2730 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.5000 1.5000 | 
| data required time                       |  1.5000        | 
|                                          |                | 
| data required time                       |  1.5000        | 
| data arrival time                        | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2270        | 
-------------------------------------------------------------


 Timing Path to A_reg[10]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_43/A1      OAI22_X1      Rise  0.6990 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_43/ZN      OAI22_X1      Fall  0.7300 0.0310 0.0190 0.410958 3.92027  4.33122           2       100                    | 
|    i_0_3/i_45/A       XNOR2_X1      Fall  0.7300 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_45/ZN      XNOR2_X1      Fall  0.7730 0.0430 0.0150 0.50124  1.58671  2.08795           1       100                    | 
|    i_0_3/p_0[11]                    Fall  0.7730 0.0000                                                                           | 
|    i_0_0_21/C2        AOI222_X1     Fall  0.7730 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_21/ZN        AOI222_X1     Rise  0.8740 0.1010 0.0530 0.841138 1.70023  2.54137           1       100                    | 
|    i_0_0_20/A         INV_X1        Rise  0.8740 0.0000 0.0530          1.70023                                                   | 
|    i_0_0_20/ZN        INV_X1        Fall  0.8830 0.0090 0.0120 0.372126 1.14029  1.51242           1       100                    | 
|    A_reg[10]/D        DFF_X1        Fall  0.8830 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[10]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1500 2.1500 | 
| library setup check                      | -0.0270 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.8830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2400        | 
-------------------------------------------------------------


 Timing Path to A_reg[9]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_39/A1      AOI22_X1      Fall  0.6500 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_39/ZN      AOI22_X1      Rise  0.6990 0.0490 0.0370 0.439596 3.9038   4.34339           2       100                    | 
|    i_0_3/i_41/A       XNOR2_X1      Rise  0.6990 0.0000 0.0370          2.23275                                                   | 
|    i_0_3/i_41/ZN      XNOR2_X1      Fall  0.7220 0.0230 0.0160 1.08836  1.58671  2.67507           1       100                    | 
|    i_0_3/p_0[10]                    Fall  0.7220 0.0000                                                                           | 
|    i_0_0_19/C2        AOI222_X1     Fall  0.7220 0.0000 0.0160          1.50088                                                   | 
|    i_0_0_19/ZN        AOI222_X1     Rise  0.8220 0.1000 0.0520 0.651578 1.70023  2.35181           1       100                    | 
|    i_0_0_18/A         INV_X1        Rise  0.8220 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_18/ZN        INV_X1        Fall  0.8310 0.0090 0.0120 0.392598 1.14029  1.53289           1       100                    | 
|    A_reg[9]/D         DFF_X1        Fall  0.8310 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[9]/CK        DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1500 2.1500 | 
| library setup check                      | -0.0270 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.8310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2920        | 
-------------------------------------------------------------


 Timing Path to clk_gate_P_reg/E 
  
 Path Start Point : n_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : clk_gate_P_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000             3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000                      1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160             0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160                      7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060             3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510             25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    n_reg[0]/CK        DFF_X1        Rise  0.1590 0.0020 0.0510                      0.949653                                    F             | 
|    n_reg[0]/Q         DFF_X1        Fall  0.2620 0.1030 0.0120             0.827253 6.61938  7.44663           4       100      F             | 
|    i_0_0_115/A3       OR3_X1        Fall  0.2620 0.0000 0.0120                      0.895841                                                  | 
|    i_0_0_115/ZN       OR3_X1        Fall  0.3590 0.0970 0.0200             1.01053  6.67956  7.69008           4       100                    | 
|    i_0_0_114/A1       OR3_X1        Fall  0.3590 0.0000 0.0200                      0.775543                                                  | 
|    i_0_0_114/ZN       OR3_X1        Fall  0.4440 0.0850 0.0200             1.30579  6.71963  8.02541           4       100                    | 
|    i_0_0_113/A1       NOR3_X1       Fall  0.4440 0.0000 0.0200                      1.4005                                                    | 
|    i_0_0_113/ZN       NOR3_X1       Rise  0.4960 0.0520 0.0470             0.94269  2.60174  3.54443           2       100                    | 
|    clk_gate_P_reg/E   CLKGATETST_X8 Rise  0.5000 0.0040 0.0470    0.0040            0.901507                                    FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk_gate_P_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
|    clk_gate_P_reg/CK CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                    FA            | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| library setup check                      | -0.2070 1.7930 | 
| data required time                       |  1.7930        | 
|                                          |                | 
| data required time                       |  1.7930        | 
| data arrival time                        | -0.5000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2930        | 
-------------------------------------------------------------


 Timing Path to A_reg[8]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_35/A1      OAI22_X1      Rise  0.6180 0.0000 0.0380          1.67104                                                   | 
|    i_0_3/i_35/ZN      OAI22_X1      Fall  0.6500 0.0320 0.0190 0.620687 3.92027  4.54095           2       100                    | 
|    i_0_3/i_37/A       XNOR2_X1      Fall  0.6500 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_37/ZN      XNOR2_X1      Fall  0.6930 0.0430 0.0160 0.649831 1.58671  2.23655           1       100                    | 
|    i_0_3/p_0[9]                     Fall  0.6930 0.0000                                                                           | 
|    i_0_0_17/C2        AOI222_X1     Fall  0.6930 0.0000 0.0160          1.50088                                                   | 
|    i_0_0_17/ZN        AOI222_X1     Rise  0.7930 0.1000 0.0520 0.611266 1.70023  2.3115            1       100                    | 
|    i_0_0_16/A         INV_X1        Rise  0.7930 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_16/ZN        INV_X1        Fall  0.8020 0.0090 0.0120 0.397169 1.14029  1.53746           1       100                    | 
|    A_reg[8]/D         DFF_X1        Fall  0.8020 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[8]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0270 2.1220 | 
| data required time                       |  2.1220        | 
|                                          |                | 
| data required time                       |  2.1220        | 
| data arrival time                        | -0.8020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.3200        | 
-------------------------------------------------------------


 Timing Path to A_reg[7]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_23/A1      AOI22_X1      Fall  0.4880 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_23/ZN      AOI22_X1      Rise  0.5370 0.0490 0.0370 0.430858 3.9038   4.33465           2       100                    | 
|    i_0_3/i_27/A1      OAI22_X1      Rise  0.5370 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_27/ZN      OAI22_X1      Fall  0.5690 0.0320 0.0190 0.518569 3.92027  4.43883           2       100                    | 
|    i_0_3/i_31/A1      AOI22_X1      Fall  0.5690 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_31/ZN      AOI22_X1      Rise  0.6180 0.0490 0.0380 0.575306 3.9038   4.4791            2       100                    | 
|    i_0_3/i_33/A       XNOR2_X1      Rise  0.6180 0.0000 0.0380          2.23275                                                   | 
|    i_0_3/i_33/ZN      XNOR2_X1      Fall  0.6380 0.0200 0.0140 0.327779 1.58671  1.91449           1       100                    | 
|    i_0_3/p_0[8]                     Fall  0.6380 0.0000                                                                           | 
|    i_0_0_15/C2        AOI222_X1     Fall  0.6380 0.0000 0.0140          1.50088                                                   | 
|    i_0_0_15/ZN        AOI222_X1     Rise  0.7340 0.0960 0.0490 0.254751 1.70023  1.95498           1       100                    | 
|    i_0_0_14/A         INV_X1        Rise  0.7340 0.0000 0.0490          1.70023                                                   | 
|    i_0_0_14/ZN        INV_X1        Fall  0.7430 0.0090 0.0110 0.288906 1.14029  1.4292            1       100                    | 
|    A_reg[7]/D         DFF_X1        Fall  0.7430 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[7]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.7430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.3800        | 
-------------------------------------------------------------


 Timing Path to A_reg[6]/D 
  
 Path Start Point : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[1]/CK        DFF_X1        Rise  0.1590 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[1]/Q         DFF_X1        Rise  0.2850 0.1260 0.0340 2.18225  11.5974  13.7796           7       100      F             | 
|    i_0_4/A[1]                       Rise  0.2850 0.0000                                                                           | 
|    i_0_4/i_185/A2     NAND2_X1      Rise  0.2850 0.0000 0.0340          1.6642                                                    | 
|    i_0_4/i_185/ZN     NAND2_X1      Fall  0.3090 0.0240 0.0140 0.431753 3.34757  3.77932           2       100                    | 
|    i_0_4/i_184/B2     AOI21_X1      Fall  0.3090 0.0000 0.0140          1.40993                                                   | 
|    i_0_4/i_184/ZN     AOI21_X1      Rise  0.3600 0.0510 0.0380 1.3154   3.84836  5.16377           2       100                    | 
|    i_0_4/i_183/B2     OAI22_X1      Rise  0.3600 0.0000 0.0380          1.61561                                                   | 
|    i_0_4/i_183/ZN     OAI22_X1      Fall  0.3960 0.0360 0.0190 0.559593 3.90286  4.46245           2       100                    | 
|    i_0_4/i_182/A      OAI21_X1      Fall  0.3960 0.0000 0.0190          1.51857                                                   | 
|    i_0_4/i_182/ZN     OAI21_X1      Rise  0.4220 0.0260 0.0200 0.488999 1.6642   2.1532            1       100                    | 
|    i_0_4/i_181/A2     NAND2_X1      Rise  0.4220 0.0000 0.0200          1.6642                                                    | 
|    i_0_4/i_181/ZN     NAND2_X1      Fall  0.4490 0.0270 0.0150 1.05535  5.49545  6.55079           3       100                    | 
|    i_0_4/i_17/B1      AOI21_X1      Fall  0.4490 0.0000 0.0150          1.44682                                                   | 
|    i_0_4/i_17/ZN      AOI21_X1      Rise  0.4920 0.0430 0.0350 0.693724 3.93237  4.6261            2       100                    | 
|    i_0_4/i_16/A       INV_X1        Rise  0.4920 0.0000 0.0350          1.70023                                                   | 
|    i_0_4/i_16/ZN      INV_X1        Fall  0.5030 0.0110 0.0100 0.283078 1.67685  1.95993           1       100                    | 
|    i_0_4/i_15/B2      AOI21_X1      Fall  0.5030 0.0000 0.0100          1.40993                                                   | 
|    i_0_4/i_15/ZN      AOI21_X1      Rise  0.5490 0.0460 0.0350 0.756138 3.84775  4.60389           2       100                    | 
|    i_0_4/i_13/B2      OAI22_X1      Rise  0.5490 0.0000 0.0350          1.61561                                                   | 
|    i_0_4/i_13/ZN      OAI22_X1      Fall  0.5800 0.0310 0.0160 0.1915   2.57361  2.76511           1       100                    | 
|    i_0_4/i_12/B       XNOR2_X1      Fall  0.5800 0.0000 0.0160          2.36817                                                   | 
|    i_0_4/i_12/ZN      XNOR2_X1      Fall  0.6230 0.0430 0.0150 0.666734 1.62192  2.28866           1       100                    | 
|    i_0_4/p_0[7]                     Fall  0.6230 0.0000                                                                           | 
|    i_0_0_13/B2        AOI222_X1     Fall  0.6230 0.0000 0.0150          1.45057                                                   | 
|    i_0_0_13/ZN        AOI222_X1     Rise  0.7110 0.0880 0.0500 0.410463 1.70023  2.11069           1       100                    | 
|    i_0_0_12/A         INV_X1        Rise  0.7110 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_12/ZN        INV_X1        Fall  0.7190 0.0080 0.0110 0.235553 1.14029  1.37584           1       100                    | 
|    A_reg[6]/D         DFF_X1        Fall  0.7190 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[6]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.7190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.4040        | 
-------------------------------------------------------------


 Timing Path to clk_gate_A_reg/E 
  
 Path Start Point : n_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : clk_gate_A_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000             3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000                      1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160             0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160                      7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060             3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510             25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    n_reg[0]/CK        DFF_X1        Rise  0.1590 0.0020 0.0510                      0.949653                                    F             | 
|    n_reg[0]/Q         DFF_X1        Rise  0.2710 0.1120 0.0200             0.827253 6.61938  7.44663           4       100      F             | 
|    i_0_0_115/A3       OR3_X1        Rise  0.2710 0.0000 0.0200                      0.921561                                                  | 
|    i_0_0_115/ZN       OR3_X1        Rise  0.3170 0.0460 0.0210             1.01053  6.67956  7.69008           4       100                    | 
|    i_0_0_114/A1       OR3_X1        Rise  0.3170 0.0000 0.0210                      0.959052                                                  | 
|    i_0_0_114/ZN       OR3_X1        Rise  0.3610 0.0440 0.0220             1.30579  6.71963  8.02541           4       100                    | 
|    i_0_0_113/A1       NOR3_X1       Rise  0.3610 0.0000 0.0220                      1.76357                                                   | 
|    i_0_0_113/ZN       NOR3_X1       Fall  0.3760 0.0150 0.0240             0.94269  2.60174  3.54443           2       100                    | 
|    i_0_12/A           INV_X1        Fall  0.3760 0.0000 0.0240                      1.54936                                                   | 
|    i_0_12/ZN          INV_X1        Rise  0.3960 0.0200 0.0110             1.17556  0.901507 2.07706           1       100                    | 
|    clk_gate_A_reg/E   CLKGATETST_X8 Rise  0.3970 0.0010 0.0110    0.0010            0.901507                                    FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk_gate_A_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 3.05988  9.14148 12.2014           3       100      c    K        | 
|    CTS_L1_c142/A     CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                    F             | 
|    CTS_L1_c142/Z     CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041  7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                    FA            | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0530 2.0530 | 
| library setup check                      | -0.2050 1.8480 | 
| data required time                       |  1.8480        | 
|                                          |                | 
| data required time                       |  1.8480        | 
| data arrival time                        | -0.3970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.4510        | 
-------------------------------------------------------------


 Timing Path to A_reg[5]/D 
  
 Path Start Point : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[1]/CK        DFF_X1        Rise  0.1590 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[1]/Q         DFF_X1        Rise  0.2850 0.1260 0.0340 2.18225  11.5974  13.7796           7       100      F             | 
|    i_0_4/A[1]                       Rise  0.2850 0.0000                                                                           | 
|    i_0_4/i_185/A2     NAND2_X1      Rise  0.2850 0.0000 0.0340          1.6642                                                    | 
|    i_0_4/i_185/ZN     NAND2_X1      Fall  0.3090 0.0240 0.0140 0.431753 3.34757  3.77932           2       100                    | 
|    i_0_4/i_184/B2     AOI21_X1      Fall  0.3090 0.0000 0.0140          1.40993                                                   | 
|    i_0_4/i_184/ZN     AOI21_X1      Rise  0.3600 0.0510 0.0380 1.3154   3.84836  5.16377           2       100                    | 
|    i_0_4/i_183/B2     OAI22_X1      Rise  0.3600 0.0000 0.0380          1.61561                                                   | 
|    i_0_4/i_183/ZN     OAI22_X1      Fall  0.3960 0.0360 0.0190 0.559593 3.90286  4.46245           2       100                    | 
|    i_0_4/i_182/A      OAI21_X1      Fall  0.3960 0.0000 0.0190          1.51857                                                   | 
|    i_0_4/i_182/ZN     OAI21_X1      Rise  0.4220 0.0260 0.0200 0.488999 1.6642   2.1532            1       100                    | 
|    i_0_4/i_181/A2     NAND2_X1      Rise  0.4220 0.0000 0.0200          1.6642                                                    | 
|    i_0_4/i_181/ZN     NAND2_X1      Fall  0.4490 0.0270 0.0150 1.05535  5.49545  6.55079           3       100                    | 
|    i_0_4/i_17/B1      AOI21_X1      Fall  0.4490 0.0000 0.0150          1.44682                                                   | 
|    i_0_4/i_17/ZN      AOI21_X1      Rise  0.4920 0.0430 0.0350 0.693724 3.93237  4.6261            2       100                    | 
|    i_0_4/i_16/A       INV_X1        Rise  0.4920 0.0000 0.0350          1.70023                                                   | 
|    i_0_4/i_16/ZN      INV_X1        Fall  0.5030 0.0110 0.0100 0.283078 1.67685  1.95993           1       100                    | 
|    i_0_4/i_15/B2      AOI21_X1      Fall  0.5030 0.0000 0.0100          1.40993                                                   | 
|    i_0_4/i_15/ZN      AOI21_X1      Rise  0.5490 0.0460 0.0350 0.756138 3.84775  4.60389           2       100                    | 
|    i_0_4/i_10/A       XOR2_X1       Rise  0.5490 0.0000 0.0350          2.23214                                                   | 
|    i_0_4/i_10/Z       XOR2_X1       Fall  0.5690 0.0200 0.0130 0.423037 1.62192  2.04496           1       100                    | 
|    i_0_4/p_0[6]                     Fall  0.5690 0.0000                                                                           | 
|    i_0_0_11/B2        AOI222_X1     Fall  0.5690 0.0000 0.0130          1.45057                                                   | 
|    i_0_0_11/ZN        AOI222_X1     Rise  0.6550 0.0860 0.0490 0.221977 1.70023  1.92221           1       100                    | 
|    i_0_0_10/A         INV_X1        Rise  0.6550 0.0000 0.0490          1.70023                                                   | 
|    i_0_0_10/ZN        INV_X1        Fall  0.6630 0.0080 0.0110 0.192769 1.14029  1.33306           1       100                    | 
|    A_reg[5]/D         DFF_X1        Fall  0.6630 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[5]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.6630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.4600        | 
-------------------------------------------------------------


 Timing Path to A_reg[4]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240 1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                           | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240          1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090 0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090          1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220 1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070 0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070          1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370 0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190 0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_15/A1      AOI22_X1      Fall  0.4070 0.0000 0.0190          1.50384                                                   | 
|    i_0_3/i_15/ZN      AOI22_X1      Rise  0.4560 0.0490 0.0370 0.534931 3.9038   4.43873           2       100                    | 
|    i_0_3/i_19/A1      OAI22_X1      Rise  0.4560 0.0000 0.0370          1.67104                                                   | 
|    i_0_3/i_19/ZN      OAI22_X1      Fall  0.4880 0.0320 0.0190 0.66889  3.92027  4.58916           2       100                    | 
|    i_0_3/i_21/A       XNOR2_X1      Fall  0.4880 0.0000 0.0190          2.12585                                                   | 
|    i_0_3/i_21/ZN      XNOR2_X1      Fall  0.5310 0.0430 0.0150 0.245301 1.58671  1.83202           1       100                    | 
|    i_0_3/p_0[5]                     Fall  0.5310 0.0000                                                                           | 
|    i_0_0_9/C2         AOI222_X1     Fall  0.5310 0.0000 0.0150          1.50088                                                   | 
|    i_0_0_9/ZN         AOI222_X1     Rise  0.6280 0.0970 0.0500 0.347399 1.70023  2.04763           1       100                    | 
|    i_0_0_8/A          INV_X1        Rise  0.6280 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_8/ZN         INV_X1        Fall  0.6370 0.0090 0.0110 0.269856 1.14029  1.41015           1       100                    | 
|    A_reg[4]/D         DFF_X1        Fall  0.6370 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
|    A_reg[4]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1490 2.1490 | 
| library setup check                      | -0.0260 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.6370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.4860        | 
-------------------------------------------------------------


 Timing Path to A_reg[3]/D 
  
 Path Start Point : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[1]/CK        DFF_X1        Rise  0.1590 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[1]/Q         DFF_X1        Rise  0.2850 0.1260 0.0340 2.18225  11.5974  13.7796           7       100      F             | 
|    i_0_4/A[1]                       Rise  0.2850 0.0000                                                                           | 
|    i_0_4/i_185/A2     NAND2_X1      Rise  0.2850 0.0000 0.0340          1.6642                                                    | 
|    i_0_4/i_185/ZN     NAND2_X1      Fall  0.3090 0.0240 0.0140 0.431753 3.34757  3.77932           2       100                    | 
|    i_0_4/i_184/B2     AOI21_X1      Fall  0.3090 0.0000 0.0140          1.40993                                                   | 
|    i_0_4/i_184/ZN     AOI21_X1      Rise  0.3600 0.0510 0.0380 1.3154   3.84836  5.16377           2       100                    | 
|    i_0_4/i_183/B2     OAI22_X1      Rise  0.3600 0.0000 0.0380          1.61561                                                   | 
|    i_0_4/i_183/ZN     OAI22_X1      Fall  0.3960 0.0360 0.0190 0.559593 3.90286  4.46245           2       100                    | 
|    i_0_4/i_182/A      OAI21_X1      Fall  0.3960 0.0000 0.0190          1.51857                                                   | 
|    i_0_4/i_182/ZN     OAI21_X1      Rise  0.4220 0.0260 0.0200 0.488999 1.6642   2.1532            1       100                    | 
|    i_0_4/i_181/A2     NAND2_X1      Rise  0.4220 0.0000 0.0200          1.6642                                                    | 
|    i_0_4/i_181/ZN     NAND2_X1      Fall  0.4490 0.0270 0.0150 1.05535  5.49545  6.55079           3       100                    | 
|    i_0_4/i_8/A        XOR2_X1       Fall  0.4490 0.0000 0.0150          2.18123                                                   | 
|    i_0_4/i_8/Z        XOR2_X1       Fall  0.5030 0.0540 0.0120 0.631428 1.62192  2.25335           1       100                    | 
|    i_0_4/p_0[4]                     Fall  0.5030 0.0000                                                                           | 
|    i_0_0_7/B2         AOI222_X1     Fall  0.5030 0.0000 0.0120          1.45057                                                   | 
|    i_0_0_7/ZN         AOI222_X1     Rise  0.5890 0.0860 0.0490 0.291335 1.70023  1.99156           1       100                    | 
|    i_0_0_6/A          INV_X1        Rise  0.5890 0.0000 0.0490          1.70023                                                   | 
|    i_0_0_6/ZN         INV_X1        Fall  0.5970 0.0080 0.0110 0.237913 1.14029  1.3782            1       100                    | 
|    A_reg[3]/D         DFF_X1        Fall  0.5970 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[3]/CK        DFF_X1        Rise  0.1540 0.0020 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1540 2.1540 | 
| library setup check                      | -0.0260 2.1280 | 
| data required time                       |  2.1280        | 
|                                          |                | 
| data required time                       |  2.1280        | 
| data arrival time                        | -0.5970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.5310        | 
-------------------------------------------------------------


 Timing Path to A_reg[2]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000             3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000                      1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160             0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160                      7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060             3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510             25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510                      0.949653                                    F             | 
|    A_reg[0]/Q         DFF_X1        Rise  0.2740 0.1160 0.0240             1.56824  7.67564  9.24389           5       100      F             | 
|    i_0_3/A[0]                       Rise  0.2740 0.0000                                                                                       | 
|    i_0_3/i_0/A        INV_X1        Rise  0.2740 0.0000 0.0240                      1.70023                                                   | 
|    i_0_3/i_0/ZN       INV_X1        Fall  0.2880 0.0140 0.0090             0.424505 3.17093  3.59543           2       100                    | 
|    i_0_3/i_1/A1       NAND2_X1      Fall  0.2880 0.0000 0.0090                      1.5292                                                    | 
|    i_0_3/i_1/ZN       NAND2_X1      Rise  0.3160 0.0280 0.0220             1.43798  5.7824   7.22038           3       100                    | 
|    i_0_3/i_5/A        INV_X1        Rise  0.3160 0.0000 0.0220                      1.70023                                                   | 
|    i_0_3/i_5/ZN       INV_X1        Fall  0.3270 0.0110 0.0070             0.64158  1.68975  2.33133           1       100                    | 
|    i_0_3/i_7/A2       AOI22_X1      Fall  0.3270 0.0000 0.0070                      1.43339                                                   | 
|    i_0_3/i_7/ZN       AOI22_X1      Rise  0.3750 0.0480 0.0370             0.397801 3.9038   4.3016            2       100                    | 
|    i_0_3/i_11/A1      OAI22_X1      Rise  0.3750 0.0000 0.0370                      1.67104                                                   | 
|    i_0_3/i_11/ZN      OAI22_X1      Fall  0.4070 0.0320 0.0190             0.535648 3.92027  4.45591           2       100                    | 
|    i_0_3/i_13/A       XNOR2_X1      Fall  0.4070 0.0000 0.0190                      2.12585                                                   | 
|    i_0_3/i_13/ZN      XNOR2_X1      Fall  0.4500 0.0430 0.0150             0.463887 1.58671  2.0506            1       100                    | 
|    i_0_3/p_0[3]                     Fall  0.4500 0.0000                                                                                       | 
|    i_0_0_5/C2         AOI222_X1     Fall  0.4500 0.0000 0.0150                      1.50088                                                   | 
|    i_0_0_5/ZN         AOI222_X1     Rise  0.5500 0.1000 0.0520             0.709368 1.70023  2.4096            1       100                    | 
|    i_0_0_4/A          INV_X1        Rise  0.5530 0.0030 0.0520    0.0030            1.70023                                                   | 
|    i_0_0_4/ZN         INV_X1        Fall  0.5620 0.0090 0.0120             0.304355 1.14029  1.44464           1       100                    | 
|    A_reg[2]/D         DFF_X1        Fall  0.5620 0.0000 0.0120                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[2]/CK        DFF_X1        Rise  0.1540 0.0020 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1540 2.1540 | 
| library setup check                      | -0.0260 2.1280 | 
| data required time                       |  2.1280        | 
|                                          |                | 
| data required time                       |  2.1280        | 
| data arrival time                        | -0.5620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.5660        | 
-------------------------------------------------------------


 Timing Path to Q_reg[31]/D 
  
 Path Start Point : Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    Q_reg[0]/Q         DFF_X1        Fall  0.2620 0.1040 0.0130 1.41616  7.07797  8.49413           4       100      F             | 
|    i_0_0_116/A        INV_X1        Fall  0.2620 0.0000 0.0130          1.54936                                                   | 
|    i_0_0_116/ZN       INV_X1        Rise  0.2820 0.0200 0.0120 0.394122 3.47804  3.87216           2       100                    | 
|    i_0_0_96/A1        NOR3_X1       Rise  0.2820 0.0000 0.0120          1.76357                                                   | 
|    i_0_0_96/ZN        NOR3_X1       Fall  0.2920 0.0100 0.0230 0.284869 1.40591  1.69078           1       100                    | 
|    drc_ipo_c6/A       CLKBUF_X2     Fall  0.2920 0.0000 0.0230          1.23817                                                   | 
|    drc_ipo_c6/Z       CLKBUF_X2     Fall  0.4140 0.1220 0.0810 19.7617  49.5843  69.3459           32      100                    | 
|    i_0_0_95/C1        AOI222_X1     Fall  0.4200 0.0060 0.0810          1.5329                                                    | 
|    i_0_0_95/ZN        AOI222_X1     Rise  0.5320 0.1120 0.0540 0.509748 1.59903  2.10878           1       100                    | 
|    i_0_0_94/A1        NAND2_X1      Rise  0.5320 0.0000 0.0540          1.59903                                                   | 
|    i_0_0_94/ZN        NAND2_X1      Fall  0.5500 0.0180 0.0150 0.423143 1.14029  1.56343           1       100                    | 
|    Q_reg[31]/D        DFF_X1        Fall  0.5500 0.0000 0.0150          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    Q_reg[31]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1530 2.1530 | 
| library setup check                      | -0.0280 2.1250 | 
| data required time                       |  2.1250        | 
|                                          |                | 
| data required time                       |  2.1250        | 
| data arrival time                        | -0.5500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.5750        | 
-------------------------------------------------------------


 Timing Path to A_reg[0]/D 
  
 Path Start Point : Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    Q_reg[0]/Q         DFF_X1        Fall  0.2620 0.1040 0.0130 1.41616  7.07797  8.49413           4       100      F             | 
|    i_0_0_116/A        INV_X1        Fall  0.2620 0.0000 0.0130          1.54936                                                   | 
|    i_0_0_116/ZN       INV_X1        Rise  0.2820 0.0200 0.0120 0.394122 3.47804  3.87216           2       100                    | 
|    i_0_0_96/A1        NOR3_X1       Rise  0.2820 0.0000 0.0120          1.76357                                                   | 
|    i_0_0_96/ZN        NOR3_X1       Fall  0.2920 0.0100 0.0230 0.284869 1.40591  1.69078           1       100                    | 
|    drc_ipo_c6/A       CLKBUF_X2     Fall  0.2920 0.0000 0.0230          1.23817                                                   | 
|    drc_ipo_c6/Z       CLKBUF_X2     Fall  0.4140 0.1220 0.0810 19.7617  49.5843  69.3459           32      100                    | 
|    i_0_0_1/C1         AOI222_X1     Fall  0.4200 0.0060 0.0810          1.5329                                                    | 
|    i_0_0_1/ZN         AOI222_X1     Rise  0.5340 0.1140 0.0530 0.749273 1.70023  2.4495            1       100                    | 
|    i_0_0_0/A          INV_X1        Rise  0.5340 0.0000 0.0530          1.70023                                                   | 
|    i_0_0_0/ZN         INV_X1        Fall  0.5440 0.0100 0.0120 0.644544 1.14029  1.78483           1       100                    | 
|    A_reg[0]/D         DFF_X1        Fall  0.5440 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[0]/CK        DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1530 2.1530 | 
| library setup check                      | -0.0260 2.1270 | 
| data required time                       |  2.1270        | 
|                                          |                | 
| data required time                       |  2.1270        | 
| data arrival time                        | -0.5440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.5830        | 
-------------------------------------------------------------


 Timing Path to A_reg[1]/D 
  
 Path Start Point : Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
|    Q_reg[0]/Q         DFF_X1        Fall  0.2620 0.1040 0.0130 1.41616  7.07797  8.49413           4       100      F             | 
|    i_0_0_116/A        INV_X1        Fall  0.2620 0.0000 0.0130          1.54936                                                   | 
|    i_0_0_116/ZN       INV_X1        Rise  0.2820 0.0200 0.0120 0.394122 3.47804  3.87216           2       100                    | 
|    i_0_0_96/A1        NOR3_X1       Rise  0.2820 0.0000 0.0120          1.76357                                                   | 
|    i_0_0_96/ZN        NOR3_X1       Fall  0.2920 0.0100 0.0230 0.284869 1.40591  1.69078           1       100                    | 
|    drc_ipo_c6/A       CLKBUF_X2     Fall  0.2920 0.0000 0.0230          1.23817                                                   | 
|    drc_ipo_c6/Z       CLKBUF_X2     Fall  0.4140 0.1220 0.0810 19.7617  49.5843  69.3459           32      100                    | 
|    i_0_0_3/C1         AOI222_X1     Fall  0.4200 0.0060 0.0810          1.5329                                                    | 
|    i_0_0_3/ZN         AOI222_X1     Rise  0.5310 0.1110 0.0500 0.359048 1.70023  2.05928           1       100                    | 
|    i_0_0_2/A          INV_X1        Rise  0.5310 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_2/ZN         INV_X1        Fall  0.5400 0.0090 0.0110 0.377416 1.14029  1.51771           1       100                    | 
|    A_reg[1]/D         DFF_X1        Fall  0.5400 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    A_reg[1]/CK        DFF_X1        Rise  0.1540 0.0020 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1540 2.1540 | 
| library setup check                      | -0.0260 2.1280 | 
| data required time                       |  2.1280        | 
|                                          |                | 
| data required time                       |  2.1280        | 
| data arrival time                        | -0.5400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.5880        | 
-------------------------------------------------------------


 Timing Path to n_reg[5]/D 
  
 Path Start Point : n_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : n_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    n_reg[0]/CK        DFF_X1        Rise  0.1590 0.0020 0.0510          0.949653                                    F             | 
|    n_reg[0]/Q         DFF_X1        Fall  0.2620 0.1030 0.0120 0.827253 6.61938  7.44663           4       100      F             | 
|    i_0_0_115/A3       OR3_X1        Fall  0.2620 0.0000 0.0120          0.895841                                                  | 
|    i_0_0_115/ZN       OR3_X1        Fall  0.3590 0.0970 0.0200 1.01053  6.67956  7.69008           4       100                    | 
|    i_0_0_114/A1       OR3_X1        Fall  0.3590 0.0000 0.0200          0.775543                                                  | 
|    i_0_0_114/ZN       OR3_X1        Fall  0.4440 0.0850 0.0200 1.30579  6.71963  8.02541           4       100                    | 
|    i_0_0_111/B1       AOI21_X1      Fall  0.4440 0.0000 0.0200          1.44682                                                   | 
|    i_0_0_111/ZN       AOI21_X1      Rise  0.4760 0.0320 0.0310 0.247237 1.67072  1.91795           1       100                    | 
|    i_0_0_110/A        OAI21_X1      Rise  0.4760 0.0000 0.0310          1.67072                                                   | 
|    i_0_0_110/ZN       OAI21_X1      Fall  0.4990 0.0230 0.0100 0.411342 1.14029  1.55163           1       100                    | 
|    n_reg[5]/D         DFF_X1        Fall  0.4990 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to n_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    n_reg[5]/CK        DFF_X1        Rise  0.1540 0.0020 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1540 2.1540 | 
| library setup check                      | -0.0260 2.1280 | 
| data required time                       |  2.1280        | 
|                                          |                | 
| data required time                       |  2.1280        | 
| data arrival time                        | -0.4990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.6290        | 
-------------------------------------------------------------


 Timing Path to n_reg[4]/D 
  
 Path Start Point : n_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : n_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    n_reg[0]/CK        DFF_X1        Rise  0.1590 0.0020 0.0510          0.949653                                    F             | 
|    n_reg[0]/Q         DFF_X1        Fall  0.2620 0.1030 0.0120 0.827253 6.61938  7.44663           4       100      F             | 
|    i_0_0_115/A3       OR3_X1        Fall  0.2620 0.0000 0.0120          0.895841                                                  | 
|    i_0_0_115/ZN       OR3_X1        Fall  0.3590 0.0970 0.0200 1.01053  6.67956  7.69008           4       100                    | 
|    i_0_0_114/A1       OR3_X1        Fall  0.3590 0.0000 0.0200          0.775543                                                  | 
|    i_0_0_114/ZN       OR3_X1        Fall  0.4440 0.0850 0.0200 1.30579  6.71963  8.02541           4       100                    | 
|    i_0_0_108/B1       AOI21_X1      Fall  0.4440 0.0000 0.0200          1.44682                                                   | 
|    i_0_0_108/ZN       AOI21_X1      Rise  0.4730 0.0290 0.0290 0.342445 1.14029  1.48273           1       100                    | 
|    n_reg[4]/D         DFF_X1        Rise  0.4730 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to n_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
|    n_reg[4]/CK        DFF_X1        Rise  0.1540 0.0020 0.0480          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1540 2.1540 | 
| library setup check                      | -0.0310 2.1230 | 
| data required time                       |  2.1230        | 
|                                          |                | 
| data required time                       |  2.1230        | 
| data arrival time                        | -0.4730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.6500        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 293M, CVMEM - 1691M, PVMEM - 1843M)
