
*** Running vivado
    with args -log bd_d10d_vfb_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_d10d_vfb_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_d10d_vfb_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_vfb_0_0
Command: synth_design -top bd_d10d_vfb_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10163
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'i_axis_tlast', assumed default net type 'wire' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0/src/verilog/bd_d10d_vfb_0_0_YUV420_vc16_demux.v:337]
INFO: [Synth 8-11241] undeclared symbol 'odd_lines_hold', assumed default net type 'wire' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7e76/hdl/vfb_v1_0_syn_rfs.v:610]
INFO: [Synth 8-11241] undeclared symbol 's_yuv_detector_vc13', assumed default net type 'wire' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0_core.v:1211]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2920.527 ; gain = 237.801 ; free physical = 2304 ; free virtual = 4608
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3916.816; parent = 2929.438; children = 987.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_vfb_0_0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_vfb_0_0_core' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0_core.v:52]
INFO: [Synth 8-6157] synthesizing module 'vfb_v1_0_21_reorder' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7e76/hdl/vfb_v1_0_syn_rfs.v:985]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TUSER_WIDTH bound to: 96 - type: integer 
	Parameter AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter VFB_TU_WIDTH bound to: 1 - type: integer 
	Parameter VFB_TSB0_WIDTH bound to: 32 - type: integer 
	Parameter VFB_TSB1_WIDTH bound to: 0 - type: integer 
	Parameter VFB_TSB2_WIDTH bound to: 3 - type: integer 
	Parameter VFB_OP_DWIDTH bound to: 16 - type: integer 
	Parameter VFB_DATA_TYPE bound to: 43 - type: integer 
	Parameter VFB_VC bound to: 0 - type: integer 
	Parameter VFB_FILTER_VC bound to: 0 - type: integer 
	Parameter VFB_REQ_BUFFER bound to: 1 - type: integer 
	Parameter VFB_REQ_REORDER bound to: 1 - type: integer 
	Parameter VFB_FIFO_WIDTH bound to: 64 - type: integer 
	Parameter VFB_DCONV_TUW bound to: 24 - type: integer 
	Parameter VFB_4PXL_W bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vfb_v1_0_21_reorder' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7e76/hdl/vfb_v1_0_syn_rfs.v:985]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_vfb_0_0_axis_dconverter' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0/src/verilog/bd_d10d_vfb_0_0_axis_dconverter.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_vfb_0_0_axis_converter' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/ip_0/synth/bd_d10d_vfb_0_0_axis_converter.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_26_axis_dwidth_converter' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/f536/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_26_axisc_downsizer' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/f536/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_26_axisc_downsizer' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/f536/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_27_axis_register_slice' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_27_axisc_register_slice' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_27_axisc_register_slice' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_27_axis_register_slice' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_27_axis_register_slice__parameterized0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_27_axisc_register_slice__parameterized0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_27_axisc_register_slice__parameterized0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_27_axis_register_slice__parameterized0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/6ba3/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_26_axis_dwidth_converter' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/f536/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_vfb_0_0_axis_converter' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/ip_0/synth/bd_d10d_vfb_0_0_axis_converter.v:53]
WARNING: [Synth 8-689] width (3) of port connection 'm_axis_tuser' does not match port width (6) of module 'bd_d10d_vfb_0_0_axis_converter' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0/src/verilog/bd_d10d_vfb_0_0_axis_dconverter.v:75]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_vfb_0_0_axis_dconverter' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0/src/verilog/bd_d10d_vfb_0_0_axis_dconverter.v:47]
INFO: [Synth 8-6157] synthesizing module 'vfb_v1_0_21_op_inf' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7e76/hdl/vfb_v1_0_syn_rfs.v:3841]
	Parameter VFB_TU_WIDTH bound to: 1 - type: integer 
	Parameter VFB_TSB0_WIDTH bound to: 32 - type: integer 
	Parameter VFB_TSB1_WIDTH bound to: 0 - type: integer 
	Parameter VFB_TSB2_WIDTH bound to: 3 - type: integer 
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter VFB_PXL_W bound to: 10 - type: integer 
	Parameter VFB_PXL_W_BB bound to: 16 - type: integer 
	Parameter VFB_DCONV_OWIDTH bound to: 16 - type: integer 
	Parameter VFB_OP_DWIDTH bound to: 16 - type: integer 
	Parameter VFB_OP_PIXELS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vfb_v1_0_21_op_inf' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7e76/hdl/vfb_v1_0_syn_rfs.v:3841]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_vfb_0_0_core' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0_core.v:52]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_vfb_0_0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0.v:52]
WARNING: [Synth 8-6014] Unused sequential element REQ_BUFFER_RAW10.buff_tk_i_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7e76/hdl/vfb_v1_0_syn_rfs.v:2227]
WARNING: [Synth 8-6014] Unused sequential element REQ_BUFFER_RAW10.liv_tk_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7e76/hdl/vfb_v1_0_syn_rfs.v:2228]
WARNING: [Synth 8-6014] Unused sequential element first_beat_rcvd_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7e76/hdl/vfb_v1_0_syn_rfs.v:3673]
WARNING: [Synth 8-3848] Net m_axis_tdest in module/entity bd_d10d_vfb_0_0_core does not have driver. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0_core.v:138]
WARNING: [Synth 8-7129] Port s_axis_tdata[15] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[14] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[13] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[12] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[11] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[10] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[31] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[30] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[29] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[28] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[27] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[26] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[25] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[24] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[23] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[22] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[21] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[20] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[19] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[18] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[17] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[16] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[15] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[14] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[13] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[12] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[11] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[10] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[31] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[30] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[29] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[28] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[27] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[26] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[25] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[24] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[23] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[22] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[21] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[20] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[19] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[18] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[17] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[16] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[15] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[14] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[13] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[12] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[11] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[10] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[9] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[8] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[2] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[1] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port sband_te in module vfb_v1_0_21_op_inf is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_27_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_27_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_27_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_27_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_27_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_27_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_27_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_27_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_men_vfb in module bd_d10d_vfb_0_0_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3005.402 ; gain = 322.676 ; free physical = 2073 ; free virtual = 4378
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3992.785; parent = 3005.406; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3023.215 ; gain = 340.488 ; free physical = 2072 ; free virtual = 4377
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4010.598; parent = 3023.219; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3023.215 ; gain = 340.488 ; free physical = 2071 ; free virtual = 4376
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4010.598; parent = 3023.219; children = 987.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3023.215 ; gain = 0.000 ; free physical = 2065 ; free virtual = 4370
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/bd_d10d_vfb_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/bd_d10d_vfb_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.965 ; gain = 0.000 ; free physical = 4308 ; free virtual = 6615
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3191.965 ; gain = 0.000 ; free physical = 4308 ; free virtual = 6616
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.965 ; gain = 509.238 ; free physical = 2964 ; free virtual = 5284
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4147.332; parent = 3159.953; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.965 ; gain = 509.238 ; free physical = 2956 ; free virtual = 5276
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4147.332; parent = 3159.953; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/bd_d10d_vfb_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dconverter/axis_conv_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.965 ; gain = 509.238 ; free physical = 2956 ; free virtual = 5276
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4147.332; parent = 3159.953; children = 987.379
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3191.965 ; gain = 509.238 ; free physical = 2865 ; free virtual = 5187
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4147.332; parent = 3159.953; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	  10 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              180 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               41 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input  180 Bit        Muxes := 4     
	   4 Input  176 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 39    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port core_men_vfb in module bd_d10d_vfb_0_0_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3191.965 ; gain = 509.238 ; free physical = 2121 ; free virtual = 4447
Synthesis current peak Physical Memory [PSS] (MB): peak = 2171.599; parent = 2027.488; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4147.332; parent = 3159.953; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3553.652 ; gain = 870.926 ; free physical = 261 ; free virtual = 2271
Synthesis current peak Physical Memory [PSS] (MB): peak = 2703.258; parent = 2564.812; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4541.035; parent = 3553.656; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3613.262 ; gain = 930.535 ; free physical = 285 ; free virtual = 1981
Synthesis current peak Physical Memory [PSS] (MB): peak = 2734.315; parent = 2595.890; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4600.645; parent = 3613.266; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3621.270 ; gain = 938.543 ; free physical = 315 ; free virtual = 2019
Synthesis current peak Physical Memory [PSS] (MB): peak = 2737.969; parent = 2596.988; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4608.652; parent = 3621.273; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3621.270 ; gain = 938.543 ; free physical = 514 ; free virtual = 2139
Synthesis current peak Physical Memory [PSS] (MB): peak = 2737.969; parent = 2596.988; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4608.652; parent = 3621.273; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3621.270 ; gain = 938.543 ; free physical = 514 ; free virtual = 2142
Synthesis current peak Physical Memory [PSS] (MB): peak = 2737.969; parent = 2596.988; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4608.652; parent = 3621.273; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3621.270 ; gain = 938.543 ; free physical = 514 ; free virtual = 2142
Synthesis current peak Physical Memory [PSS] (MB): peak = 2737.969; parent = 2596.988; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4608.652; parent = 3621.273; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3621.270 ; gain = 938.543 ; free physical = 513 ; free virtual = 2141
Synthesis current peak Physical Memory [PSS] (MB): peak = 2737.969; parent = 2596.988; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4608.652; parent = 3621.273; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3621.270 ; gain = 938.543 ; free physical = 512 ; free virtual = 2143
Synthesis current peak Physical Memory [PSS] (MB): peak = 2737.969; parent = 2596.988; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4608.652; parent = 3621.273; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3621.270 ; gain = 938.543 ; free physical = 512 ; free virtual = 2143
Synthesis current peak Physical Memory [PSS] (MB): peak = 2737.969; parent = 2596.988; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4608.652; parent = 3621.273; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     7|
|2     |LUT2  |    21|
|3     |LUT3  |    76|
|4     |LUT4  |    18|
|5     |LUT5  |   134|
|6     |LUT6  |   211|
|7     |MUXF7 |    40|
|8     |FDRE  |   630|
|9     |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3621.270 ; gain = 938.543 ; free physical = 512 ; free virtual = 2143
Synthesis current peak Physical Memory [PSS] (MB): peak = 2737.969; parent = 2596.988; children = 144.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4608.652; parent = 3621.273; children = 987.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3621.270 ; gain = 769.793 ; free physical = 509 ; free virtual = 2140
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3621.277 ; gain = 938.543 ; free physical = 509 ; free virtual = 2140
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3629.270 ; gain = 0.000 ; free physical = 586 ; free virtual = 2220
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3667.156 ; gain = 0.000 ; free physical = 604 ; free virtual = 2240
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 13a88af5
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3667.156 ; gain = 1894.984 ; free physical = 737 ; free virtual = 2374
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/bd_d10d_vfb_0_0_synth_1/bd_d10d_vfb_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_d10d_vfb_0_0, cache-ID = 498df406c45fd1c1
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/bd_d10d_vfb_0_0_synth_1/bd_d10d_vfb_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_d10d_vfb_0_0_utilization_synth.rpt -pb bd_d10d_vfb_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 17:39:24 2025...
