#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_027849f8 .scope module, "memory" "memory" 2 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "branchSrc"
    .port_info 1 /OUTPUT 32 "arithmeticOut"
    .port_info 2 /OUTPUT 32 "readData"
    .port_info 3 /OUTPUT 32 "addressOut"
    .port_info 4 /OUTPUT 5 "regWriteSelOut"
    .port_info 5 /INPUT 1 "branchCtrl"
    .port_info 6 /INPUT 1 "zeroFlag"
    .port_info 7 /INPUT 1 "memWrite"
    .port_info 8 /INPUT 1 "memRead"
    .port_info 9 /INPUT 32 "addressIn"
    .port_info 10 /INPUT 5 "regWriteSel"
    .port_info 11 /INPUT 32 "writeData"
    .port_info 12 /INPUT 1 "clock"
o02794064 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_02784530 .functor BUFZ 32, o02794064, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o027944cc .functor BUFZ 1, C4<z>; HiZ drive
o02794544 .functor BUFZ 1, C4<z>; HiZ drive
L_02784848 .functor AND 1, o027944cc, o02794544, C4<1>, C4<1>;
v02790d60_0 .net "addressIn", 31 0, o02794064;  0 drivers
v02790c00_0 .net "addressOut", 31 0, L_02784530;  1 drivers
v027906d8_0 .var "arithmeticOut", 31 0;
v027907e0_0 .net "branchCtrl", 0 0, o027944cc;  0 drivers
v02790838_0 .net "branchSrc", 0 0, L_02784848;  1 drivers
o0279407c .functor BUFZ 1, C4<z>; HiZ drive
v02790998_0 .net "clock", 0 0, o0279407c;  0 drivers
o027940ac .functor BUFZ 1, C4<z>; HiZ drive
v027908e8_0 .net "memRead", 0 0, o027940ac;  0 drivers
o027940c4 .functor BUFZ 1, C4<z>; HiZ drive
v02790628_0 .net "memWrite", 0 0, o027940c4;  0 drivers
v02790940_0 .net "memoryOut", 31 0, L_027bda28;  1 drivers
v027909f0_0 .var "readData", 31 0;
o02794514 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v02790680_0 .net "regWriteSel", 4 0, o02794514;  0 drivers
v02790ba8_0 .var "regWriteSelOut", 4 0;
o027943f4 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v02790a48_0 .net "writeData", 31 0, o027943f4;  0 drivers
v02790aa0_0 .net "zeroFlag", 0 0, o02794544;  0 drivers
E_011ce250 .event posedge, v02790890_0;
S_011cc0b0 .scope module, "dataMemory" "SRAM" 2 21, 3 24 0, S_027849f8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "writeData"
    .port_info 1 /OUTPUT 32 "readData"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "memWrite"
    .port_info 4 /INPUT 1 "memRead"
    .port_info 5 /INPUT 1 "clock"
v011cc180_0 .net *"_s0", 31 0, L_02790c58;  1 drivers
v011c3aa0_0 .net *"_s3", 4 0, L_027bdad8;  1 drivers
v011c3af8_0 .net *"_s4", 6 0, L_027bdb30;  1 drivers
L_027bdcf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v011c3b50_0 .net *"_s7", 1 0, L_027bdcf8;  1 drivers
o0279404c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v027bcc38_0 name=_s8
v027bcc90_0 .net "address", 31 0, o02794064;  alias, 0 drivers
v02790890_0 .net "clock", 0 0, o0279407c;  alias, 0 drivers
v02790d08_0 .var/i "i", 31 0;
v02790730_0 .net "memRead", 0 0, o027940ac;  alias, 0 drivers
v02790b50_0 .net "memWrite", 0 0, o027940c4;  alias, 0 drivers
v02790cb0 .array "memory", 0 31, 31 0;
v02790788_0 .net "readData", 31 0, L_027bda28;  alias, 1 drivers
v02790af8_0 .net "writeData", 31 0, o027943f4;  alias, 0 drivers
v02790cb0_0 .array/port v02790cb0, 0;
E_011ce020/0 .event edge, v02790b50_0, v02790af8_0, v027bcc90_0, v02790cb0_0;
v02790cb0_1 .array/port v02790cb0, 1;
v02790cb0_2 .array/port v02790cb0, 2;
v02790cb0_3 .array/port v02790cb0, 3;
v02790cb0_4 .array/port v02790cb0, 4;
E_011ce020/1 .event edge, v02790cb0_1, v02790cb0_2, v02790cb0_3, v02790cb0_4;
v02790cb0_5 .array/port v02790cb0, 5;
v02790cb0_6 .array/port v02790cb0, 6;
v02790cb0_7 .array/port v02790cb0, 7;
v02790cb0_8 .array/port v02790cb0, 8;
E_011ce020/2 .event edge, v02790cb0_5, v02790cb0_6, v02790cb0_7, v02790cb0_8;
v02790cb0_9 .array/port v02790cb0, 9;
v02790cb0_10 .array/port v02790cb0, 10;
v02790cb0_11 .array/port v02790cb0, 11;
v02790cb0_12 .array/port v02790cb0, 12;
E_011ce020/3 .event edge, v02790cb0_9, v02790cb0_10, v02790cb0_11, v02790cb0_12;
v02790cb0_13 .array/port v02790cb0, 13;
v02790cb0_14 .array/port v02790cb0, 14;
v02790cb0_15 .array/port v02790cb0, 15;
v02790cb0_16 .array/port v02790cb0, 16;
E_011ce020/4 .event edge, v02790cb0_13, v02790cb0_14, v02790cb0_15, v02790cb0_16;
v02790cb0_17 .array/port v02790cb0, 17;
v02790cb0_18 .array/port v02790cb0, 18;
v02790cb0_19 .array/port v02790cb0, 19;
v02790cb0_20 .array/port v02790cb0, 20;
E_011ce020/5 .event edge, v02790cb0_17, v02790cb0_18, v02790cb0_19, v02790cb0_20;
v02790cb0_21 .array/port v02790cb0, 21;
v02790cb0_22 .array/port v02790cb0, 22;
v02790cb0_23 .array/port v02790cb0, 23;
v02790cb0_24 .array/port v02790cb0, 24;
E_011ce020/6 .event edge, v02790cb0_21, v02790cb0_22, v02790cb0_23, v02790cb0_24;
v02790cb0_25 .array/port v02790cb0, 25;
v02790cb0_26 .array/port v02790cb0, 26;
v02790cb0_27 .array/port v02790cb0, 27;
v02790cb0_28 .array/port v02790cb0, 28;
E_011ce020/7 .event edge, v02790cb0_25, v02790cb0_26, v02790cb0_27, v02790cb0_28;
v02790cb0_29 .array/port v02790cb0, 29;
v02790cb0_30 .array/port v02790cb0, 30;
v02790cb0_31 .array/port v02790cb0, 31;
E_011ce020/8 .event edge, v02790cb0_29, v02790cb0_30, v02790cb0_31;
E_011ce020 .event/or E_011ce020/0, E_011ce020/1, E_011ce020/2, E_011ce020/3, E_011ce020/4, E_011ce020/5, E_011ce020/6, E_011ce020/7, E_011ce020/8;
L_02790c58 .array/port v02790cb0, L_027bdb30;
L_027bdad8 .part o02794064, 0, 5;
L_027bdb30 .concat [ 5 2 0 0], L_027bdad8, L_027bdcf8;
L_027bda28 .functor MUXZ 32, o0279404c, L_02790c58, o027940ac, C4<>;
    .scope S_011cc0b0;
T_0 ;
    %wait E_011ce020;
    %load/vec4 v02790b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v02790af8_0;
    %load/vec4 v027bcc90_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v02790cb0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v027bcc90_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v02790cb0, 4;
    %load/vec4 v027bcc90_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v02790cb0, 4, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_011cc0b0;
T_1 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v02790cb0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v02790cb0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v02790cb0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v02790cb0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v02790cb0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v02790cb0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v02790d08_0, 0, 32;
T_1.0 ;
    %load/vec4 v02790d08_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v02790d08_0;
    %addi 1, 0, 32;
    %store/vec4 v02790d08_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v02790d08_0;
    %store/vec4a v02790cb0, 4, 0;
    %end;
    .thread T_1;
    .scope S_027849f8;
T_2 ;
    %wait E_011ce250;
    %load/vec4 v02790940_0;
    %assign/vec4 v027909f0_0, 0;
    %load/vec4 v02790d60_0;
    %assign/vec4 v027906d8_0, 0;
    %load/vec4 v02790680_0;
    %assign/vec4 v02790ba8_0, 0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory.v";
    "./SRAM.v";
