Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Nov 10 16:26:24 2024
| Host         : RSC-Precision-T3600 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -file ./EnhancedCRO/post_route_tsummary.rpt
| Design       : enhancedCROwrap
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[10]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[11]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[12]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[13]/Q (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[6]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: crores/sela_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: crores/sela_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: crores/sela_reg[2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: crores/sela_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 160 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 33 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.788        0.000                      0                  502        0.082        0.000                      0                  502        4.500        0.000                       0                   274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
extclk     {0.000 5.000}      10.000          100.000         
  uartclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extclk              1.788        0.000                      0                  223        0.189        0.000                      0                  223        4.500        0.000                       0                   119  
  uartclk           5.121        0.000                      0                  279        0.183        0.000                      0                  279        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
extclk        uartclk             8.373        0.000                      0                    1        0.082        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  extclk

Setup :            0  Failing Endpoints,  Worst Slack        1.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.177%)  route 2.035ns (77.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 10.080 - 5.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.788     5.391    clk_IBUF_BUFG
    SLICE_X59Y167        FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_fdre_C_Q)         0.456     5.847 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=7, routed)           1.073     6.920    p_1_in1_in
    SLICE_X62Y166        LUT4 (Prop_lut4_I2_O)        0.124     7.044 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.962     8.006    teni[16]_i_1_n_1
    SLICE_X62Y170        FDRE                                         r  teni_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.658    10.080    clk_IBUF_BUFG
    SLICE_X62Y170        FDRE                                         r  teni_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.268    10.349    
                         clock uncertainty           -0.035    10.313    
    SLICE_X62Y170        FDRE (Setup_fdre_C_R)       -0.519     9.794    teni_reg[11]
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  1.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.755%)  route 0.125ns (43.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.635     1.555    sevensegm/ctworo/countforss/clk
    SLICE_X54Y166        FDRE                                         r  sevensegm/ctworo/countforss/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.164     1.719 r  sevensegm/ctworo/countforss/count_reg[18]/Q
                         net (fo=3, routed)           0.125     1.844    sevensegm/ctworo/countforss/count_reg[18]
    SLICE_X56Y165        FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.909     2.074    sevensegm/ctworo/countforss/clk
    SLICE_X56Y165        FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[18]/C
                         clock pessimism             -0.483     1.591    
    SLICE_X56Y165        FDRE (Hold_fdre_C_D)         0.064     1.655    sevensegm/ctworo/countforss/rcounto_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y167   jr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y162   sevensegm/ctworo/countforss/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  uartclk
  To Clock:  uartclk

Setup :            0  Failing Endpoints,  Worst Slack        5.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.867%)  route 3.561ns (81.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.785     5.388    uart64/transmit/uartclk
    SLICE_X53Y165        FDRE                                         r  uart64/transmit/bitTmr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y165        FDRE (Prop_fdre_C_Q)         0.456     5.844 f  uart64/transmit/bitTmr_reg[3]/Q
                         net (fo=2, routed)           0.828     6.671    uart64/transmit/bitTmr_reg[3]
    SLICE_X52Y166        LUT4 (Prop_lut4_I0_O)        0.124     6.795 f  uart64/transmit/FSM_sequential_txState[1]_i_3/O
                         net (fo=2, routed)           0.647     7.442    uart64/transmit/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X55Y167        LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           1.147     8.712    uart64/transmit/eqOp__12
    SLICE_X56Y165        LUT3 (Prop_lut3_I0_O)        0.124     8.836 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.940     9.776    uart64/transmit/bitTmr
    SLICE_X53Y167        FDRE                                         r  uart64/transmit/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.654    15.076    uart64/transmit/uartclk
    SLICE_X53Y167        FDRE                                         r  uart64/transmit/bitTmr_reg[10]/C
                         clock pessimism              0.285    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X53Y167        FDRE (Setup_fdre_C_R)       -0.429    14.897    uart64/transmit/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart64/uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.640     1.560    uart64/uartclk
    SLICE_X63Y164        FDRE                                         r  uart64/uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  uart64/uartData_reg[2]/Q
                         net (fo=1, routed)           0.103     1.804    uart64/transmit/D[2]
    SLICE_X63Y165        FDRE                                         r  uart64/transmit/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.913     2.078    uart64/transmit/uartclk
    SLICE_X63Y165        FDRE                                         r  uart64/transmit/txData_reg[3]/C
                         clock pessimism             -0.504     1.574    
    SLICE_X63Y165        FDRE (Hold_fdre_C_D)         0.047     1.621    uart64/transmit/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uartclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uartbuf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y163  uart64/reset_cntr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y161  uart64/reset_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y162  uart64/reset_cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  uartclk

Setup :            0  Failing Endpoints,  Worst Slack        8.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - extclk rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.766ns (55.220%)  route 0.621ns (44.780%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.784     5.387    clk_IBUF_BUFG
    SLICE_X56Y167        FDRE                                         r  FSM_onehot_PS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDRE (Prop_fdre_C_Q)         0.518     5.905 f  FSM_onehot_PS_reg[12]/Q
                         net (fo=6, routed)           0.470     6.375    uart64/gosen
    SLICE_X57Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.499 r  uart64/FSM_sequential_uartState[2]_i_2/O
                         net (fo=1, routed)           0.151     6.650    uart64/transmit/FSM_sequential_uartState_reg[2]_0
    SLICE_X57Y163        LUT5 (Prop_lut5_I0_O)        0.124     6.774 r  uart64/transmit/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     6.774    uart64/transmit_n_3
    SLICE_X57Y163        FDRE                                         r  uart64/FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.658    15.080    uart64/uartclk
    SLICE_X57Y163        FDRE                                         r  uart64/FSM_sequential_uartState_reg[2]/C
                         clock pessimism              0.071    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X57Y163        FDRE (Setup_fdre_C_D)        0.031    15.147    uart64/FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  8.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 FSM_onehot_PS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.254ns (50.180%)  route 0.252ns (49.820%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.635     1.555    clk_IBUF_BUFG
    SLICE_X56Y167        FDRE                                         r  FSM_onehot_PS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDRE (Prop_fdre_C_Q)         0.164     1.719 f  FSM_onehot_PS_reg[12]/Q
                         net (fo=6, routed)           0.202     1.921    uart64/gosen
    SLICE_X57Y163        LUT5 (Prop_lut5_I4_O)        0.045     1.966 r  uart64/FSM_sequential_uartState[2]_i_2/O
                         net (fo=1, routed)           0.050     2.016    uart64/transmit/FSM_sequential_uartState_reg[2]_0
    SLICE_X57Y163        LUT5 (Prop_lut5_I0_O)        0.045     2.061 r  uart64/transmit/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     2.061    uart64/transmit_n_3
    SLICE_X57Y163        FDRE                                         r  uart64/FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.910     2.075    uart64/uartclk
    SLICE_X57Y163        FDRE                                         r  uart64/FSM_sequential_uartState_reg[2]/C
                         clock pessimism             -0.188     1.887    
    SLICE_X57Y163        FDRE (Hold_fdre_C_D)         0.092     1.979    uart64/FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.082    





