{
  "module_name": "clk-mt8188-mfg.c",
  "hash_id": "e636bac4527b2189396b44ed028890f9b5b0389e3734cf0395f1c92a06292863",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-mfg.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs mfgcfg_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_MFG(_id, _name, _parent, _shift)\t\t\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &mfgcfg_cg_regs, _shift,\t\\\n\t\t       &mtk_clk_gate_ops_setclr, CLK_SET_RATE_PARENT)\n\nstatic const struct mtk_gate mfgcfg_clks[] = {\n\tGATE_MFG(CLK_MFGCFG_BG3D, \"mfgcfg_bg3d\", \"mfg_ck_fast_ref\", 0),\n};\n\nstatic const struct mtk_clk_desc mfgcfg_desc = {\n\t.clks = mfgcfg_clks,\n\t.num_clks = ARRAY_SIZE(mfgcfg_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8188_mfgcfg[] = {\n\t{ .compatible = \"mediatek,mt8188-mfgcfg\", .data = &mfgcfg_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8188_mfgcfg);\n\nstatic struct platform_driver clk_mt8188_mfgcfg_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-mfgcfg\",\n\t\t.of_match_table = of_match_clk_mt8188_mfgcfg,\n\t},\n};\n\nmodule_platform_driver(clk_mt8188_mfgcfg_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}