// Seed: 2682495866
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output id_6
);
  logic id_7;
  logic id_8;
  assign id_2 = 1 == 1;
  logic id_9;
  always #1 if (id_8) id_6 <= 1;
endmodule
