<<<<<<< Updated upstream
Analysis & Synthesis Status : Successful - Tue Mar 23 15:54:04 2021
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : FPGA_RAM_test
Top-level Entity Name : FPGA_LEDRAM
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 19
Total pins : 42
=======
<<<<<<< HEAD
Analysis & Synthesis Status : Successful - Wed Mar 24 11:31:27 2021
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : FPGA_RAM_test
Top-level Entity Name : Arduino_RAM_reader
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 19
Total pins : 40
=======
Analysis & Synthesis Status : Successful - Tue Mar 23 15:54:04 2021
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : FPGA_RAM_test
Top-level Entity Name : FPGA_LEDRAM
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 19
Total pins : 42
>>>>>>> ecfe7ed449569dbf4516c698b280886dfc203147
>>>>>>> Stashed changes
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
