// Seed: 3681326906
module module_0 (
    input wire id_0,
    output id_1,
    output id_2,
    output id_3,
    output logic id_4,
    output logic id_5
);
  logic id_6 = 1;
  type_11(
      id_4, 1'h0, id_0[1 : ""]
  );
  assign id_2 = 1;
endmodule
