/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [2:0] _03_;
  wire [36:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_12z[8] & celloutsig_0_36z[3]);
  assign celloutsig_1_18z = ~(celloutsig_1_0z & celloutsig_1_8z);
  assign celloutsig_0_9z = ~(celloutsig_0_2z & in_data[72]);
  assign celloutsig_0_16z = ~(celloutsig_0_7z & celloutsig_0_11z);
  assign celloutsig_0_19z = ~(celloutsig_0_3z[3] & _00_);
  assign celloutsig_0_41z = ~celloutsig_0_19z;
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_0_6z = ~celloutsig_0_5z[2];
  assign celloutsig_0_10z = ~celloutsig_0_7z;
  assign celloutsig_0_1z = ~in_data[89];
  reg [8:0] _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 9'h000;
    else _14_ <= { in_data[173:166], celloutsig_1_1z };
  assign { _02_[8:7], _01_, _02_[5:0] } = _14_;
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _15_ <= 3'h0;
    else _15_ <= { in_data[59:58], celloutsig_0_1z };
  assign { _03_[2:1], _00_ } = _15_;
  assign celloutsig_1_14z = in_data[124:118] >= { celloutsig_1_10z[5:1], celloutsig_1_10z[1], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[161:157], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } && { _02_[8:7], _01_, _02_[5:3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[3:1], _02_[8:7], _01_, _02_[5:0] } && { _02_[5:1], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z[3:1], celloutsig_1_0z } && { in_data[158:156], celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[184:180] < in_data[177:173];
  assign celloutsig_0_7z = in_data[95:93] < celloutsig_0_5z[8:6];
  assign celloutsig_0_23z = { celloutsig_0_22z[9:1], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_9z } < { celloutsig_0_18z[9:7], celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[105:101] !== in_data[135:131];
  assign celloutsig_0_4z = { celloutsig_0_0z[16:10], celloutsig_0_1z } !== celloutsig_0_3z[8:1];
  assign celloutsig_0_2z = in_data[86:66] !== { in_data[63:44], celloutsig_0_1z };
  assign celloutsig_0_11z = | celloutsig_0_3z[8:3];
  assign celloutsig_0_36z = { celloutsig_0_26z[2:1], celloutsig_0_2z, celloutsig_0_4z } >> in_data[89:86];
  assign celloutsig_1_5z = { in_data[138:136], celloutsig_1_1z, celloutsig_1_1z } >> in_data[161:157];
  assign celloutsig_1_6z = { _02_[5:3], celloutsig_1_1z } >> { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_10z[4:2], celloutsig_1_10z[6:1], celloutsig_1_10z[1] } >> { celloutsig_1_5z[3:1], celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_0z[7:0], celloutsig_0_9z } >> celloutsig_0_5z;
  assign celloutsig_0_18z = { celloutsig_0_0z[9:2], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, _03_[2:1], _00_ } >> { celloutsig_0_5z[8], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_12z[1:0], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z } >> { celloutsig_0_0z[26:16], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_5z[2] };
  assign celloutsig_0_26z = celloutsig_0_5z[6:2] >> { celloutsig_0_24z[4:1], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[56:20] ~^ in_data[45:9];
  assign celloutsig_0_5z = celloutsig_0_3z ~^ { in_data[12:5], celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_3z[7:3], celloutsig_0_23z } ~^ { celloutsig_0_3z[6:2], celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[56:50], celloutsig_0_2z, celloutsig_0_1z } ~^ in_data[27:19];
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_5z[3]) | (_02_[2] & celloutsig_1_5z[0]));
  assign { celloutsig_1_10z[5:2], celloutsig_1_10z[6], celloutsig_1_10z[1] } = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z } ~^ { celloutsig_1_6z[2:0], celloutsig_1_4z, celloutsig_1_6z[3], celloutsig_1_0z };
  assign _02_[6] = _01_;
  assign _03_[0] = _00_;
  assign celloutsig_1_10z[0] = celloutsig_1_10z[1];
  assign { out_data[128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
