# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do gestion_verin_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:50 on Nov 27,2023
# vcom -reportprogress 300 -93 -work work E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity Gestion_MCP
# -- Compiling architecture BHV of Gestion_MCP
# End time: 12:18:50 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/simulation/modelsim/TEST.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:50 on Nov 27,2023
# vcom -reportprogress 300 -93 -work work E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/simulation/modelsim/TEST.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TEST
# -- Compiling architecture TEST_arch of TEST
# End time: 12:18:50 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  TEST
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" TEST 
# Start time: 12:18:51 on Nov 27,2023
# Loading std.standard
# Loading ieee.math_real(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test(test_arch)
# Loading work.gestion_mcp(bhv)
# ** Warning: (vsim-8683) Uninitialized out port /test/DUT/Clk_adc has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /test/DUT/Cs_n has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error:  test case failed
#    Time: 0 ps  Iteration: 0  Instance: /test
# ** Error:  test case failed
#    Time: 0 ps  Iteration: 0  Instance: /test
run
run
run
run -continue
run -all
run
run -all
# End time: 12:21:29 on Nov 27,2023, Elapsed time: 0:02:38
# Errors: 2, Warnings: 2
