-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Sat Jan  1 02:56:53 2022
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__0\ : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair33";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => Rc_addr(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Rc_addr(2),
      DI(1) => Rc_addr(1),
      DI(0) => Rc_addr(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => Rc_addr(0),
      I3 => Rc_addr(3),
      I4 => Rc_addr(2),
      I5 => Rc_addr(1),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => Rc_addr(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => Rc_addr(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => Rc_addr(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => Rc_addr(3),
      I1 => Q(3),
      I2 => Rc_addr(0),
      I3 => Q(0),
      I4 => \^rc_data_exists\,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \Addr_Counters[3].FDRE_I_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Q(1),
      I2 => Rc_addr(2),
      I3 => Q(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    callingReadAccess : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair39";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair39";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(2),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(3),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => Tx_addr_0(1),
      I1 => Tx_addr_0(3),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(2),
      I4 => Tx_fifo_wr_d,
      I5 => Tx_fifo_wr,
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20202"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555555D5"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \^tx_fifo_data_0\(0),
      I2 => dynamic_MSMS(1),
      I3 => dynamic_MSMS(0),
      I4 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FFFFFF"
    )
        port map (
      I0 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I1 => dynamic_MSMS(0),
      I2 => \^tx_fifo_data_0\(0),
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => \data_int_reg[0]\,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => callingReadAccess,
      I2 => earlyAckHdr,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[1].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair37";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair37";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[3].FDRE_I_n_0\,
      I3 => \Addr_Counters[1].FDRE_I_n_0\,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_1\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_8_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair52";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_WrAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888BBB8B88"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => \cr_i_reg[2]\(0),
      I3 => \cr_i_reg[2]_0\(1),
      I4 => firstDynStartSeen,
      I5 => \cr_i_reg[2]_1\,
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \cr_i_reg[2]_0\(0),
      I4 => cr_txModeSelect_set,
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888F888F888F8"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[0]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(0),
      O => D(0)
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD5D0000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[1]\,
      I1 => \s_axi_rdata_i_reg[1]_0\,
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[7]_i_3_n_0\,
      I5 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[2]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in13_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(2),
      O => D(2)
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0200AAAA8A88"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_3_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in7_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(4),
      O => D(4)
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[5]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in4_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(5),
      O => D(5)
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(6),
      O => D(6)
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_0\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(7),
      O => D(7)
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \s_axi_rdata_i[7]_i_8_n_0\,
      I2 => p_17_in,
      I3 => p_1_in_0,
      I4 => p_9_in,
      I5 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_15_in,
      I1 => p_7_in,
      I2 => p_6_in,
      I3 => p_8_in,
      I4 => p_14_in,
      I5 => p_16_in,
      O => \s_axi_rdata_i[7]_i_8_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_18_in,
      I3 => s_axi_wdata(1),
      I4 => s_axi_wdata(2),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair4";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of scl_rising_edge_i_1 : label is "soft_lutpair4";
begin
  scndry_out <= \^scndry_out\;
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => Q(0),
      O => D(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    callingReadAccess_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal \^callingreadaccess_reg_0\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdByteCntr[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rxCntDone_i_2 : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  callingReadAccess_reg_0 <= \^callingreadaccess_reg_0\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => \rdByteCntr[0]_i_3_n_0\,
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdByteCntr[2]_i_2_n_0\,
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(2),
      O => \rdByteCntr[0]_i_3_n_0\
    );
\rdByteCntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => \rdByteCntr[0]_i_4_n_0\
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(3),
      I3 => \rdByteCntr[3]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^callingreadaccess_reg_0\,
      I1 => ackDataState,
      I2 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rdByteCntr_reg(2),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[2]_i_2_n_0\,
      O => \^callingreadaccess_reg_0\
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair72";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEAEFE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => \FSM_sequential_cState_reg[1]_0\,
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => \FSM_sequential_cState_reg[0]\(0)
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D0FF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_6_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_1\,
      I2 => Q(1),
      I3 => wr_ack,
      I4 => \FSM_sequential_cState_reg[1]_2\,
      I5 => \FSM_sequential_cState_reg[1]_3\,
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFABAFAAAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_8_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => \FSM_sequential_cState[1]_i_9_n_0\,
      I5 => \FSM_sequential_cState_reg[1]_4\,
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_2_0\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5_0\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_sequential_cState[1]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5_0\(0),
      I3 => Q(4),
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    firstDynStartSeen_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i[0]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_2 : in STD_LOGIC;
    Rc_Data_Exists : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^timing_param_thddat_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_5\ : label is "soft_lutpair35";
begin
  D(0) <= \^d\(0);
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3 downto 0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3 downto 0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[7]_1\(6 downto 0) <= \^timing_param_thddat_i_reg[7]_1\(6 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_2,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => Data_Exists_DFF_1,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_0\,
      Q => Dtre,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => earlyAckDataState,
      O => \cr_i_reg[3]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_0\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(6),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[7]_1\(5),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(4),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[7]_1\(2),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[7]_1\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(2),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(2),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => \sr_i_reg[1]_0\(4),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[7]_1\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => \^timing_param_thddat_i_reg[7]_1\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[7]_1\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[7]_1\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => \^timing_param_thddat_i_reg[7]_1\(4),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => \^timing_param_thddat_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    \data_reg[1][6]_0\ : out STD_LOGIC;
    \data_reg[4][0]_0\ : out STD_LOGIC;
    \data_reg[4][7]_0\ : out STD_LOGIC;
    \data_reg[4][6]_0\ : out STD_LOGIC;
    \data_reg[4][5]_0\ : out STD_LOGIC;
    \data_reg[4][4]_0\ : out STD_LOGIC;
    \data_reg[1][0]_0\ : out STD_LOGIC;
    \data_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]_0\ : out STD_LOGIC;
    \data_reg[2][7]_0\ : out STD_LOGIC;
    \data_reg[2][6]_0\ : out STD_LOGIC;
    \data_reg[2][5]_0\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \data_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \data_reg[5][7]_0\ : out STD_LOGIC;
    \data_reg[5][6]_0\ : out STD_LOGIC;
    \data_reg[5][5]_0\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \data_reg[3][2]_0\ : out STD_LOGIC;
    \data_reg[3][1]_0\ : out STD_LOGIC;
    \data_reg[3][0]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]_0\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_5 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_1\ : out STD_LOGIC;
    \refresh_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]_0\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_1\ : out STD_LOGIC;
    \data_reg[2][2]_0\ : out STD_LOGIC;
    \data_reg[2][1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_6 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_1\ : in STD_LOGIC;
    \data_reg[4][7]_1\ : in STD_LOGIC;
    \data_reg[4][6]_1\ : in STD_LOGIC;
    \data_reg[4][5]_1\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[1][7]_1\ : in STD_LOGIC;
    \data_reg[1][6]_1\ : in STD_LOGIC;
    \data_reg[1][5]_1\ : in STD_LOGIC;
    \data_reg[1][4]_0\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[2][7]_1\ : in STD_LOGIC;
    \data_reg[2][6]_1\ : in STD_LOGIC;
    \data_reg[2][5]_1\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][3]_0\ : in STD_LOGIC;
    \data_reg[0][0]_3\ : in STD_LOGIC;
    \data_reg[0][7]_1\ : in STD_LOGIC;
    \data_reg[0][6]_0\ : in STD_LOGIC;
    \data_reg[0][5]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[5][0]_2\ : in STD_LOGIC;
    \data_reg[5][7]_1\ : in STD_LOGIC;
    \data_reg[5][6]_1\ : in STD_LOGIC;
    \data_reg[5][5]_1\ : in STD_LOGIC;
    \data_reg[5][4]_2\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_1\ : in STD_LOGIC;
    \data_reg[3][1]_1\ : in STD_LOGIC;
    \data_reg[3][0]_1\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[6][0]_0\ : in STD_LOGIC;
    \data_reg[5][3]_0\ : in STD_LOGIC;
    \data_reg[4][2]_0\ : in STD_LOGIC;
    \data_reg[1][3]_0\ : in STD_LOGIC;
    \data_reg[4][1]_0\ : in STD_LOGIC;
    \data_reg[4][4]_2\ : in STD_LOGIC;
    \data_reg[28][0]_0\ : in STD_LOGIC;
    \data_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]_0\ : in STD_LOGIC;
    \data_reg[6][6]_1\ : in STD_LOGIC;
    \data_reg[0][4]_1\ : in STD_LOGIC;
    \data_reg[2][4]_3\ : in STD_LOGIC;
    \data_reg[2][0]_2\ : in STD_LOGIC;
    \data_reg[1][0]_2\ : in STD_LOGIC;
    \data_reg[4][3]_0\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_inferred__24/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \data[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_6_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_14_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_15_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_16_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_17_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_18_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_19_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_20_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_10_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_8_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_7_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_8_n_0\ : STD_LOGIC;
  signal \^data_reg[0][0]_0\ : STD_LOGIC;
  signal \^data_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[10]_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[11]_56\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[12]_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[13]_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[14]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[15]_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[16]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[17]_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[18]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[19]_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[1][0]_0\ : STD_LOGIC;
  signal \^data_reg[1][6]_0\ : STD_LOGIC;
  signal \^data_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[20]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[21]_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[22]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[23]_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[24]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[25]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[26]0\ : STD_LOGIC;
  signal \data_reg[26]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[27]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[28]0\ : STD_LOGIC;
  signal \data_reg[28]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[29]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[2][0]_0\ : STD_LOGIC;
  signal \^data_reg[2][2]_0\ : STD_LOGIC;
  signal \^data_reg[2][4]_0\ : STD_LOGIC;
  signal \^data_reg[2][5]_0\ : STD_LOGIC;
  signal \^data_reg[2][6]_0\ : STD_LOGIC;
  signal \^data_reg[2][7]_0\ : STD_LOGIC;
  signal \data_reg[30]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[31]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[32]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[33]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[34]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[35]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[36]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[37]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[38]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[39]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[3][0]_0\ : STD_LOGIC;
  signal \^data_reg[3][1]_0\ : STD_LOGIC;
  signal \^data_reg[3][2]_0\ : STD_LOGIC;
  signal \data_reg[3]_3\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \data_reg[40]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[41]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[42]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[43]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[44]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[45]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[46]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[47]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[48]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[49]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[4][0]_0\ : STD_LOGIC;
  signal \^data_reg[4][4]_0\ : STD_LOGIC;
  signal \^data_reg[4][5]_0\ : STD_LOGIC;
  signal \^data_reg[4][6]_0\ : STD_LOGIC;
  signal \^data_reg[4][7]_0\ : STD_LOGIC;
  signal \data_reg[50]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[51]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[52]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[53]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[54]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[55]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[56]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[57]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[58]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[59]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[5][0]_0\ : STD_LOGIC;
  signal \^data_reg[5][0]_1\ : STD_LOGIC;
  signal \^data_reg[5][2]_0\ : STD_LOGIC;
  signal \^data_reg[5][4]_0\ : STD_LOGIC;
  signal \^data_reg[5][5]_0\ : STD_LOGIC;
  signal \^data_reg[5][6]_0\ : STD_LOGIC;
  signal \^data_reg[5][7]_0\ : STD_LOGIC;
  signal \data_reg[60]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[61]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[62]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[63]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[6][4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \data_reg[7]_60\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[8]_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[9]_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[10]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[9]_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_2\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rd_data_o[0]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_30_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_31_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_32_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_7_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[1]_0\ : STD_LOGIC;
  signal \^refresh_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal registers_0_rd_data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_12_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal \^update_i_reg_2\ : STD_LOGIC;
  signal \^update_i_reg_5\ : STD_LOGIC;
  signal \wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \NLW__inferred__24/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__24/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data[0][1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[0][5]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[11][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[14][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[15][7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[16][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[17][7]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[18][7]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[19][7]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[1][3]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[1][5]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[21][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[22][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[22][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[26][7]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[2][0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[2][3]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[2][4]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[2][5]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[30][7]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[36][7]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[36][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[38][7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[3][7]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[3][7]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[40][7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[42][7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[45][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \data[47][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[48][7]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[49][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[4][1]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][2]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data[4][3]_i_12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[4][3]_i_14\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[4][3]_i_15\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data[4][3]_i_17\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[4][3]_i_6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[4][3]_i_9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][5]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[4][5]_i_7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[50][7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[52][7]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[53][7]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[54][7]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[55][7]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[56][7]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[56][7]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[57][7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[58][7]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[58][7]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[59][7]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[59][7]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[5][3]_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[5][3]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[5][3]_i_12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[5][3]_i_13\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[5][3]_i_8\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][3]_i_9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[5][4]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[61][7]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[61][7]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[62][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[62][7]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[63][7]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[63][7]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[6][5]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data[8][7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \refresh[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair104";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \wr_data[14]_i_2\ : label is "soft_lutpair121";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \data_reg[0][0]_0\ <= \^data_reg[0][0]_0\;
  \data_reg[0][7]_0\(3 downto 0) <= \^data_reg[0][7]_0\(3 downto 0);
  \data_reg[1][0]_0\ <= \^data_reg[1][0]_0\;
  \data_reg[1][6]_0\ <= \^data_reg[1][6]_0\;
  \data_reg[1][7]_0\(3 downto 0) <= \^data_reg[1][7]_0\(3 downto 0);
  \data_reg[2][0]_0\ <= \^data_reg[2][0]_0\;
  \data_reg[2][2]_0\ <= \^data_reg[2][2]_0\;
  \data_reg[2][4]_0\ <= \^data_reg[2][4]_0\;
  \data_reg[2][5]_0\ <= \^data_reg[2][5]_0\;
  \data_reg[2][6]_0\ <= \^data_reg[2][6]_0\;
  \data_reg[2][7]_0\ <= \^data_reg[2][7]_0\;
  \data_reg[3][0]_0\ <= \^data_reg[3][0]_0\;
  \data_reg[3][1]_0\ <= \^data_reg[3][1]_0\;
  \data_reg[3][2]_0\ <= \^data_reg[3][2]_0\;
  \data_reg[4][0]_0\ <= \^data_reg[4][0]_0\;
  \data_reg[4][4]_0\ <= \^data_reg[4][4]_0\;
  \data_reg[4][5]_0\ <= \^data_reg[4][5]_0\;
  \data_reg[4][6]_0\ <= \^data_reg[4][6]_0\;
  \data_reg[4][7]_0\ <= \^data_reg[4][7]_0\;
  \data_reg[5][0]_0\ <= \^data_reg[5][0]_0\;
  \data_reg[5][0]_1\ <= \^data_reg[5][0]_1\;
  \data_reg[5][2]_0\ <= \^data_reg[5][2]_0\;
  \data_reg[5][4]_0\ <= \^data_reg[5][4]_0\;
  \data_reg[5][5]_0\ <= \^data_reg[5][5]_0\;
  \data_reg[5][6]_0\ <= \^data_reg[5][6]_0\;
  \data_reg[5][7]_0\ <= \^data_reg[5][7]_0\;
  \data_reg[6][4]_0\(1 downto 0) <= \^data_reg[6][4]_0\(1 downto 0);
  \goreg_bm.dout_i_reg[10]\ <= \^goreg_bm.dout_i_reg[10]\;
  \goreg_bm.dout_i_reg[11]\ <= \^goreg_bm.dout_i_reg[11]\;
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[12]_1\ <= \^goreg_bm.dout_i_reg[12]_1\;
  \goreg_bm.dout_i_reg[9]_0\ <= \^goreg_bm.dout_i_reg[9]_0\;
  \guf.guf1.underflow_i_reg_0\ <= \^guf.guf1.underflow_i_reg_0\;
  \guf.guf1.underflow_i_reg_2\ <= \^guf.guf1.underflow_i_reg_2\;
  \refresh_reg[1]_0\ <= \^refresh_reg[1]_0\;
  \refresh_reg[3]_0\(0) <= \^refresh_reg[3]_0\(0);
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
  update_i_reg_2 <= \^update_i_reg_2\;
  update_i_reg_5 <= \^update_i_reg_5\;
\_inferred__24/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__24/i__carry_n_0\,
      CO(2) => \_inferred__24/i__carry_n_1\,
      CO(1) => \_inferred__24/i__carry_n_2\,
      CO(0) => \_inferred__24/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\_inferred__24/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry_n_0\,
      CO(3 downto 2) => \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__24/i__carry__0_n_2\,
      CO(0) => \_inferred__24/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_1_n_0\,
      S(0) => \i__carry__0_i_2_n_0\
    );
\data[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => underflow,
      O => \data[0][1]_i_1_n_0\
    );
\data[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[0][0]_0\,
      I1 => \data_reg[0]_1\(1),
      I2 => \data_reg[0]_1\(3),
      I3 => \data_reg[0]_1\(2),
      O => \data[0][1]_i_2_n_0\
    );
\data[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[0]_1\(2),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[0][2]_i_1_n_0\
    );
\data[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCCC0CAAAAAAAA"
    )
        port map (
      I0 => dout(0),
      I1 => \data_reg[0]_1\(3),
      I2 => \^data_reg[0][0]_0\,
      I3 => \data_reg[0]_1\(1),
      I4 => \data_reg[0]_1\(2),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[3]\
    );
\data[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_0\
    );
\data[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[0][7]_0\(1),
      O => update_i_reg_4
    );
\data[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^refresh_reg[1]_0\,
      I1 => \^data_reg[0][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \data_reg[0]_1\(3),
      I4 => \data_reg[0]_1\(2),
      I5 => \data_reg[0][4]_1\,
      O => \data_reg[0][0]_1\
    );
\data[11][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_5\
    );
\data[13][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => dout(4),
      I1 => dout(6),
      I2 => dout(5),
      I3 => dout(9),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_0\
    );
\data[14][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \^guf.guf1.underflow_i_reg_0\
    );
\data[15][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_2\
    );
\data[16][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dout(9),
      I1 => dout(4),
      I2 => dout(7),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[13]_0\
    );
\data[17][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      I2 => dout(9),
      I3 => dout(5),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[8]_4\
    );
\data[18][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(9),
      O => \^goreg_bm.dout_i_reg[9]_0\
    );
\data[19][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      O => \goreg_bm.dout_i_reg[8]_6\
    );
\data[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAABAAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[1][0]_0\,
      I2 => \data_reg[1]_0\(1),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[1]_0\(2),
      I5 => \data_reg[1]_0\(3),
      O => \data[1][1]_i_1_n_0\
    );
\data[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[1]_0\(2),
      I2 => \data_reg[1]_0\(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[1][2]_i_1_n_0\
    );
\data[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^data_reg[0][7]_0\(1),
      I2 => \^data_reg[0][7]_0\(0),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => \data[1][3]_i_4_n_0\,
      O => \data[1][3]_i_1_n_0\
    );
\data[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEEAEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[1]_0\(3),
      I2 => \^data_reg[1][0]_0\,
      I3 => \data_reg[1]_0\(1),
      I4 => \data_reg[1]_0\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[1][3]_i_2_n_0\
    );
\data[1][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \data_reg[0]_1\(2),
      I1 => \data_reg[0]_1\(3),
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      I4 => \^refresh_reg[1]_0\,
      O => \data[1][3]_i_4_n_0\
    );
\data[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_1\
    );
\data[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000009000000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => underflow,
      I5 => \^data_reg[1][7]_0\(1),
      O => update_i_reg_3
    );
\data[1][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \data_reg[1][0]_2\,
      I1 => \^refresh_reg[1]_0\,
      I2 => \data[2][3]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[21][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[13]_1\
    );
\data[22][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_4\
    );
\data[22][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[8]_3\
    );
\data[26][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[10]\,
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(4),
      I4 => \^goreg_bm.dout_i_reg[11]_0\,
      I5 => \data_reg[26][0]_0\,
      O => \data_reg[26]0\
    );
\data[26][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \^goreg_bm.dout_i_reg[10]\
    );
\data[27][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^update_i_reg_5\,
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(6),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_1\
    );
\data[28][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(6),
      I4 => \^update_i_reg_2\,
      I5 => \data_reg[28][0]_0\,
      O => \data_reg[28]0\
    );
\data[2][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \data_reg_n_0_[2][2]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][3]\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \^data_reg[2][2]_0\
    );
\data[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09900000"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \^data_reg[2][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][1]_0\,
      O => \data[2][1]_i_1_n_0\
    );
\data[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00780000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[2][3]_i_8_n_0\,
      I5 => \data_reg[4][2]_0\,
      O => \data[2][2]_i_1_n_0\
    );
\data[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[2][0]_2\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data[2][3]_i_1_n_0\
    );
\data[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(0),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][3]_i_6_n_0\,
      I3 => \data_reg_n_0_[2][3]\,
      I4 => \data[2][3]_i_7_n_0\,
      I5 => \data[2][3]_i_8_n_0\,
      O => \data[2][3]_i_2_n_0\
    );
\data[2][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \data[4][3]_i_13_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(0),
      I4 => \^data_reg[0][7]_0\(2),
      O => \data[2][3]_i_4_n_0\
    );
\data[2][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_15_n_0\,
      I1 => \^q\(1),
      I2 => refresh_reg(3),
      I3 => refresh_reg(2),
      I4 => update_i_reg_6,
      I5 => \^update_i_reg_0\,
      O => \^refresh_reg[1]_0\
    );
\data[2][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(0),
      I1 => underflow,
      O => \data[2][3]_i_6_n_0\
    );
\data[2][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      O => \data[2][3]_i_7_n_0\
    );
\data[2][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002220"
    )
        port map (
      I0 => underflow,
      I1 => \data[4][3]_i_5_n_0\,
      I2 => \data[4][3]_i_16_n_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \^data_reg[2][2]_0\,
      O => \data[2][3]_i_8_n_0\
    );
\data[2][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(1),
      I1 => underflow,
      O => \goreg_bm.dout_i_reg[4]_0\
    );
\data[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \data_reg_n_0_[2][3]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][2]\,
      I4 => underflow,
      I5 => \^data_reg[2][4]_0\,
      O => \data_reg[2][1]_0\
    );
\data[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D05FFFF3D050000"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][4]_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][2]_0\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_reg[2][4]_1\
    );
\data[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FF50FF50FF50"
    )
        port map (
      I0 => \data[5][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[2][5]_i_4_n_0\,
      I3 => \data_reg[2][4]_3\,
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => \^goreg_bm.dout_i_reg[9]_0\,
      O => update_t_reg
    );
\data[2][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[2][2]_0\,
      I1 => \data[2][5]_i_6_n_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][4]_0\,
      I4 => \^data_reg[2][6]_0\,
      I5 => \data[4][3]_i_16_n_0\,
      O => \data[2][5]_i_4_n_0\
    );
\data[2][5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \data[2][5]_i_6_n_0\
    );
\data[30][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[11]_0\
    );
\data[32][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[12]_1\,
      I1 => dout(9),
      I2 => dout(7),
      I3 => dout(4),
      I4 => dout(5),
      I5 => dout(6),
      O => \goreg_bm.dout_i_reg[13]\
    );
\data[34][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \data[34][7]_i_4_n_0\,
      I1 => dout(4),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(8),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_8\
    );
\data[34][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      O => \data[34][7]_i_4_n_0\
    );
\data[35][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[8]_5\
    );
\data[36][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[8]_2\
    );
\data[36][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => underflow,
      I4 => dout(8),
      O => \goreg_bm.dout_i_reg[11]_1\
    );
\data[37][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(5),
      I5 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_2\
    );
\data[38][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \goreg_bm.dout_i_reg[12]\
    );
\data[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000090909090"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][2]_0\,
      I4 => \^data_reg[3][1]_0\,
      I5 => \^data_reg[3][0]_0\,
      O => update_t_reg_0
    );
\data[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909090000000"
    )
        port map (
      I0 => update_i_reg_6,
      I1 => \^update_i_reg_0\,
      I2 => underflow,
      I3 => \^data_reg[3][1]_0\,
      I4 => \^data_reg[3][0]_0\,
      I5 => \^data_reg[3][2]_0\,
      O => update_t_reg_1
    );
\data[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \data[4][3]_i_5_n_0\,
      I1 => \data[2][3]_i_4_n_0\,
      I2 => \^refresh_reg[1]_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(0),
      I5 => \^data_reg[1][7]_0\(2),
      O => \data_reg[1][5]_0\
    );
\data[3][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => underflow,
      I1 => dout(4),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(7),
      O => \guf.guf1.underflow_i_reg_1\
    );
\data[3][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => dout(9),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \goreg_bm.dout_i_reg[12]_0\
    );
\data[40][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(5),
      O => \goreg_bm.dout_i_reg[12]_3\
    );
\data[42][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(4),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[8]\
    );
\data[45][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_2\
    );
\data[46][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_1\
    );
\data[47][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_6,
      O => \^goreg_bm.dout_i_reg[12]_1\
    );
\data[48][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => underflow,
      I1 => dout(5),
      I2 => dout(4),
      O => \guf.guf1.underflow_i_reg_4\
    );
\data[49][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(6),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_1\
    );
\data[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAAAAAABAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data[4][1]_i_3_n_0\,
      I2 => \data_reg[6][0]_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      I5 => \data[4][3]_i_9_n_0\,
      O => \data[4][1]_i_1_n_0\
    );
\data[4][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][1]_i_3_n_0\
    );
\data[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \^guf.guf1.underflow_i_reg_2\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][1]\,
      I4 => \data_reg_n_0_[4][2]\,
      I5 => \^data_reg[5][2]_0\,
      O => \data[4][2]_i_1_n_0\
    );
\data[4][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \^guf.guf1.underflow_i_reg_2\
    );
\data[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[4][3]_0\,
      I1 => \^data_reg[1][7]_0\(2),
      I2 => \^data_reg[1][7]_0\(0),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \data[4][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \^data_reg[1][6]_0\
    );
\data[4][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[0][7]_0\(1),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(2),
      O => \data[4][3]_i_12_n_0\
    );
\data[4][3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[1][0]_0\,
      I1 => \data_reg[1]_0\(1),
      I2 => \data_reg[1]_0\(3),
      I3 => \data_reg[1]_0\(2),
      O => \data[4][3]_i_13_n_0\
    );
\data[4][3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => refresh_reg(3),
      I2 => refresh_reg(2),
      O => \data[4][3]_i_14_n_0\
    );
\data[4][3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => underflow,
      O => \data[4][3]_i_15_n_0\
    );
\data[4][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \^data_reg[2][6]_0\,
      I4 => \^data_reg[2][4]_0\,
      I5 => \^data_reg[2][0]_0\,
      O => \data[4][3]_i_16_n_0\
    );
\data[4][3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[4][3]_i_17_n_0\
    );
\data[4][3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \data[5][3]_i_8_n_0\,
      I1 => \^data_reg[5][5]_0\,
      I2 => \^data_reg[5][6]_0\,
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[4][3]_i_18_n_0\
    );
\data[4][3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \^data_reg[4][0]_0\,
      I1 => \data[5][3]_i_11_n_0\,
      I2 => \data[5][3]_i_10_n_0\,
      I3 => \^data_reg[5][7]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \data[4][3]_i_19_n_0\
    );
\data[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10100010"
    )
        port map (
      I0 => \data[4][3]_i_6_n_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \^data_reg[5][2]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => \data[4][3]_i_9_n_0\,
      I5 => \data_reg[1][3]_0\,
      O => \data[4][3]_i_2_n_0\
    );
\data[4][3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^data_reg[4][6]_0\,
      I1 => \^data_reg[4][7]_0\,
      I2 => \^data_reg[4][5]_0\,
      I3 => \^data_reg[4][4]_0\,
      I4 => \data_reg_n_0_[4][3]\,
      O => \data[4][3]_i_20_n_0\
    );
\data[4][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[4][3]_i_12_n_0\,
      I1 => \data[0][1]_i_2_n_0\,
      I2 => \data[4][3]_i_13_n_0\,
      I3 => \data_reg[6][0]_0\,
      I4 => \data[4][3]_i_14_n_0\,
      I5 => \data[4][3]_i_15_n_0\,
      O => \data[4][3]_i_4_n_0\
    );
\data[4][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005530"
    )
        port map (
      I0 => \data[4][3]_i_16_n_0\,
      I1 => \^data_reg[2][6]_0\,
      I2 => \^data_reg[2][4]_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \data_reg_n_0_[2][3]\,
      I5 => \data[2][3]_i_7_n_0\,
      O => \data[4][3]_i_5_n_0\
    );
\data[4][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807FFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][3]\,
      I4 => underflow,
      O => \data[4][3]_i_6_n_0\
    );
\data[4][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15005555"
    )
        port map (
      I0 => \_inferred__24/i__carry__0_n_2\,
      I1 => \data[4][3]_i_17_n_0\,
      I2 => \data[4][3]_i_18_n_0\,
      I3 => \data[4][3]_i_19_n_0\,
      I4 => \data[4][3]_i_20_n_0\,
      O => \^data_reg[5][2]_0\
    );
\data[4][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[4][1]\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][3]_i_9_n_0\
    );
\data[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A3A0A0A"
    )
        port map (
      I0 => dout(1),
      I1 => \^data_reg[4][4]_0\,
      I2 => underflow,
      I3 => \_inferred__24/i__carry__0_n_2\,
      I4 => \data[5][3]_i_4_n_0\,
      I5 => \data[5][3]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[4]\
    );
\data[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABAAABAA"
    )
        port map (
      I0 => \data[6][5]_i_3_n_0\,
      I1 => \data[4][5]_i_4_n_0\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[4][3]_i_19_n_0\,
      I5 => \data[4][3]_i_20_n_0\,
      O => \goreg_bm.dout_i_reg[5]\
    );
\data[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \data[4][5]_i_5_n_0\,
      I1 => \data_reg[4][4]_2\,
      I2 => \_inferred__24/i__carry__0_n_2\,
      I3 => \data[5][3]_i_4_n_0\,
      I4 => \data[5][3]_i_5_n_0\,
      I5 => \data[4][5]_i_7_n_0\,
      O => \goreg_bm.dout_i_reg[9]\
    );
\data[4][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \^data_reg[4][4]_0\,
      I2 => \^data_reg[4][5]_0\,
      O => \data[4][5]_i_4_n_0\
    );
\data[4][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(5),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(9),
      I5 => dout(4),
      O => \data[4][5]_i_5_n_0\
    );
\data[4][5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][0]_0\,
      I2 => \data_reg_n_0_[4][2]\,
      I3 => \data_reg_n_0_[4][1]\,
      O => \data[4][5]_i_7_n_0\
    );
\data[50][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[10]_4\
    );
\data[52][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(6),
      I1 => dout(9),
      O => \goreg_bm.dout_i_reg[10]_5\
    );
\data[53][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dout(8),
      I1 => underflow,
      I2 => dout(6),
      O => \goreg_bm.dout_i_reg[12]_4\
    );
\data[54][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_2\
    );
\data[55][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(7),
      I1 => dout(5),
      I2 => dout(9),
      I3 => dout(4),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[56][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => dout(4),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_9\
    );
\data[56][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => dout(5),
      I1 => dout(8),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[9]_5\
    );
\data[57][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(4),
      I3 => dout(7),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[10]_0\
    );
\data[58][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_6,
      O => \guf.guf1.underflow_i_reg\
    );
\data[58][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(6),
      I1 => dout(4),
      I2 => dout(8),
      I3 => dout(7),
      O => \goreg_bm.dout_i_reg[10]_6\
    );
\data[59][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => dout(5),
      I1 => dout(9),
      I2 => dout(6),
      I3 => dout(7),
      I4 => dout(4),
      O => \goreg_bm.dout_i_reg[9]_6\
    );
\data[59][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => dout(8),
      I3 => underflow,
      O => \^update_i_reg_5\
    );
\data[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEAEAAAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \data[5][1]_i_2_n_0\,
      I4 => \data[5][1]_i_3_n_0\,
      O => \data[5][1]_i_1_n_0\
    );
\data[5][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_reg_n_0_[5][3]\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][4]_0\,
      O => \data[5][1]_i_2_n_0\
    );
\data[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[5][1]_i_3_n_0\
    );
\data[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg_n_0_[5][2]\,
      I2 => \^data_reg[5][0]_0\,
      I3 => \data_reg_n_0_[5][1]\,
      I4 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][2]_i_1_n_0\
    );
\data[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAAA"
    )
        port map (
      I0 => \data_reg[5][3]_0\,
      I1 => \_inferred__24/i__carry__0_n_2\,
      I2 => \data[5][3]_i_4_n_0\,
      I3 => \data[5][3]_i_5_n_0\,
      I4 => \data[4][3]_i_5_n_0\,
      I5 => \data[5][3]_i_6_n_0\,
      O => \^goreg_bm.dout_i_reg[11]\
    );
\data[5][3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_10_n_0\
    );
\data[5][3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_reg[5][5]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][6]_0\,
      O => \data[5][3]_i_11_n_0\
    );
\data[5][3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(1),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(2),
      O => \data[5][3]_i_12_n_0\
    );
\data[5][3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => refresh_reg(2),
      I3 => refresh_reg(3),
      I4 => \^q\(1),
      O => \data[5][3]_i_13_n_0\
    );
\data[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \^data_reg[5][0]_0\,
      I4 => \data_reg_n_0_[5][2]\,
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[5][3]_i_2_n_0\
    );
\data[5][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEBFFFFFFFFFF"
    )
        port map (
      I0 => \data_reg_n_0_[5][2]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][4]_0\,
      I3 => \data[4][3]_i_20_n_0\,
      I4 => \data[5][3]_i_7_n_0\,
      I5 => \data[5][3]_i_8_n_0\,
      O => \data[5][3]_i_4_n_0\
    );
\data[5][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200000002"
    )
        port map (
      I0 => \data[4][3]_i_20_n_0\,
      I1 => \data[5][3]_i_9_n_0\,
      I2 => \^data_reg[5][7]_0\,
      I3 => \data[5][3]_i_10_n_0\,
      I4 => \data[5][3]_i_11_n_0\,
      I5 => \^data_reg[4][0]_0\,
      O => \data[5][3]_i_5_n_0\
    );
\data[5][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data[5][3]_i_12_n_0\,
      I1 => \data[4][3]_i_15_n_0\,
      I2 => \data[5][3]_i_13_n_0\,
      I3 => \data[4][3]_i_13_n_0\,
      I4 => \data[0][1]_i_2_n_0\,
      I5 => \data[4][3]_i_12_n_0\,
      O => \data[5][3]_i_6_n_0\
    );
\data[5][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \^data_reg[5][6]_0\,
      I4 => \^data_reg[5][5]_0\,
      O => \data[5][3]_i_7_n_0\
    );
\data[5][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \data_reg_n_0_[4][2]\,
      O => \data[5][3]_i_8_n_0\
    );
\data[5][3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      O => \data[5][3]_i_9_n_0\
    );
\data[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555505555515555"
    )
        port map (
      I0 => \data[5][4]_i_6_n_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \data_reg_n_0_[5][2]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data_reg[5][4]_1\
    );
\data[5][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \data_reg_n_0_[5][2]\,
      O => \^data_reg[5][0]_1\
    );
\data[5][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^guf.guf1.underflow_i_reg_0\,
      I1 => dout(9),
      I2 => dout(5),
      I3 => dout(6),
      I4 => dout(4),
      I5 => dout(7),
      O => \data[5][4]_i_6_n_0\
    );
\data[61][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(4),
      I1 => dout(7),
      O => \goreg_bm.dout_i_reg[8]_7\
    );
\data[61][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(5),
      O => update_i_reg_1
    );
\data[62][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      I2 => underflow,
      I3 => dout(8),
      I4 => dout(4),
      O => \^update_i_reg_2\
    );
\data[62][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(9),
      I3 => dout(5),
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[63][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dout(6),
      I1 => dout(5),
      I2 => dout(7),
      I3 => dout(4),
      O => \goreg_bm.dout_i_reg[10]_3\
    );
\data[63][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      O => \guf.guf1.underflow_i_reg_3\
    );
\data[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAEAABEAABEAA"
    )
        port map (
      I0 => \data_reg[4][1]_0\,
      I1 => \data_reg[6]_2\(1),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data_reg[6]_2\(2),
      I5 => \data_reg[6]_2\(3),
      O => \data[6][1]_i_1_n_0\
    );
\data[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[4][2]_0\,
      I1 => \data_reg[6]_2\(2),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][2]_i_1_n_0\
    );
\data[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \data[6][3]_i_3_n_0\,
      I4 => \^data_reg[5][2]_0\,
      I5 => \data[6][7]_i_5_n_0\,
      O => \data[6][3]_i_1_n_0\
    );
\data[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][3]_0\,
      I1 => \data_reg[6]_2\(3),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[6][4]_0\(0),
      I4 => \data_reg[6]_2\(2),
      I5 => \^guf.guf1.underflow_i_reg_2\,
      O => \data[6][3]_i_2_n_0\
    );
\data[6][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^q\(0),
      I4 => \^data_reg[5][0]_1\,
      I5 => underflow,
      O => \data[6][3]_i_3_n_0\
    );
\data[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF606060FF60"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(1),
      I1 => \data_reg[6]_2\(5),
      I2 => \data[6][5]_i_2_n_0\,
      I3 => \data[6][5]_i_3_n_0\,
      I4 => \data_reg[6][0]_0\,
      I5 => \data_reg[6][7]_0\(1),
      O => \data[6][5]_i_1_n_0\
    );
\data[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => underflow,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(7),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(5),
      O => \data[6][5]_i_2_n_0\
    );
\data[6][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(2),
      I1 => underflow,
      O => \data[6][5]_i_3_n_0\
    );
\data[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEAAAA"
    )
        port map (
      I0 => \data_reg[6][6]_1\,
      I1 => \data_reg[6]_2\(6),
      I2 => \data_reg[6]_2\(5),
      I3 => \^data_reg[6][4]_0\(1),
      I4 => underflow,
      I5 => \data_reg[6][0]_0\,
      O => \data[6][6]_i_1_n_0\
    );
\data[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \data[6][7]_i_5_n_0\,
      I5 => \data[6][7]_i_6_n_0\,
      O => \data[6][7]_i_1_n_0\
    );
\data[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFAEFFEAAAAEAAE"
    )
        port map (
      I0 => \data[6][7]_i_7_n_0\,
      I1 => dout(3),
      I2 => update_i_reg_6,
      I3 => \^update_i_reg_0\,
      I4 => underflow,
      I5 => \data_reg[6][7]_0\(2),
      O => \data[6][7]_i_2_n_0\
    );
\data[6][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => dout(7),
      I1 => dout(6),
      I2 => dout(5),
      I3 => \^guf.guf1.underflow_i_reg_0\,
      I4 => dout(9),
      I5 => dout(4),
      O => \data[6][7]_i_4_n_0\
    );
\data[6][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data[5][1]_i_2_n_0\,
      I3 => \data[6][7]_i_8_n_0\,
      I4 => \data[2][3]_i_4_n_0\,
      I5 => \data[4][3]_i_5_n_0\,
      O => \data[6][7]_i_5_n_0\
    );
\data[6][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \data_reg[6]_2\(2),
      I1 => \data_reg[6]_2\(3),
      I2 => \^data_reg[6][4]_0\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => \data[4][3]_i_15_n_0\,
      O => \data[6][7]_i_6_n_0\
    );
\data[6][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220222220000000"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg[6][0]_0\,
      I2 => \data_reg[6]_2\(6),
      I3 => \data_reg[6]_2\(5),
      I4 => \^data_reg[6][4]_0\(1),
      I5 => \data_reg[6]_2\(7),
      O => \data[6][7]_i_7_n_0\
    );
\data[6][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(2),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => refresh_reg(2),
      I4 => refresh_reg(3),
      I5 => \^q\(1),
      O => \data[6][7]_i_8_n_0\
    );
\data[8][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      I2 => dout(8),
      I3 => dout(9),
      I4 => dout(6),
      O => \goreg_bm.dout_i_reg[9]_3\
    );
\data_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][0]_3\,
      Q => \^data_reg[0][0]_0\,
      R => '0'
    );
\data_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][1]_i_1_n_0\,
      Q => \data_reg[0]_1\(1),
      R => '0'
    );
\data_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data[0][2]_i_1_n_0\,
      Q => \data_reg[0]_1\(2),
      R => '0'
    );
\data_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[0][0]_2\,
      D => \data_reg[0][3]_0\,
      Q => \data_reg[0]_1\(3),
      R => '0'
    );
\data_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][4]_0\,
      Q => \^data_reg[0][7]_0\(0),
      R => '0'
    );
\data_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][5]_0\,
      Q => \^data_reg[0][7]_0\(1),
      R => '0'
    );
\data_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][6]_0\,
      Q => \^data_reg[0][7]_0\(2),
      R => '0'
    );
\data_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][7]_1\,
      Q => \^data_reg[0][7]_0\(3),
      R => '0'
    );
\data_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(0),
      Q => \data_reg[10]_57\(0),
      R => '0'
    );
\data_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(1),
      Q => \data_reg[10]_57\(1),
      R => '0'
    );
\data_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(2),
      Q => \data_reg[10]_57\(2),
      R => '0'
    );
\data_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(3),
      Q => \data_reg[10]_57\(3),
      R => '0'
    );
\data_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(4),
      Q => \data_reg[10]_57\(4),
      R => '0'
    );
\data_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(5),
      Q => \data_reg[10]_57\(5),
      R => '0'
    );
\data_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(6),
      Q => \data_reg[10]_57\(6),
      R => '0'
    );
\data_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(7),
      Q => \data_reg[10]_57\(7),
      R => '0'
    );
\data_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(0),
      Q => \data_reg[11]_56\(0),
      R => '0'
    );
\data_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(1),
      Q => \data_reg[11]_56\(1),
      R => '0'
    );
\data_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(2),
      Q => \data_reg[11]_56\(2),
      R => '0'
    );
\data_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(3),
      Q => \data_reg[11]_56\(3),
      R => '0'
    );
\data_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(4),
      Q => \data_reg[11]_56\(4),
      R => '0'
    );
\data_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(5),
      Q => \data_reg[11]_56\(5),
      R => '0'
    );
\data_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(6),
      Q => \data_reg[11]_56\(6),
      R => '0'
    );
\data_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(7),
      Q => \data_reg[11]_56\(7),
      R => '0'
    );
\data_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(0),
      Q => \data_reg[12]_55\(0),
      R => '0'
    );
\data_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(1),
      Q => \data_reg[12]_55\(1),
      R => '0'
    );
\data_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(2),
      Q => \data_reg[12]_55\(2),
      R => '0'
    );
\data_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(3),
      Q => \data_reg[12]_55\(3),
      R => '0'
    );
\data_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(4),
      Q => \data_reg[12]_55\(4),
      R => '0'
    );
\data_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(5),
      Q => \data_reg[12]_55\(5),
      R => '0'
    );
\data_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(6),
      Q => \data_reg[12]_55\(6),
      R => '0'
    );
\data_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(7),
      Q => \data_reg[12]_55\(7),
      R => '0'
    );
\data_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(0),
      Q => \data_reg[13]_54\(0),
      R => '0'
    );
\data_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(1),
      Q => \data_reg[13]_54\(1),
      R => '0'
    );
\data_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(2),
      Q => \data_reg[13]_54\(2),
      R => '0'
    );
\data_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(3),
      Q => \data_reg[13]_54\(3),
      R => '0'
    );
\data_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(4),
      Q => \data_reg[13]_54\(4),
      R => '0'
    );
\data_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(5),
      Q => \data_reg[13]_54\(5),
      R => '0'
    );
\data_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(6),
      Q => \data_reg[13]_54\(6),
      R => '0'
    );
\data_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(7),
      Q => \data_reg[13]_54\(7),
      R => '0'
    );
\data_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(0),
      Q => \data_reg[14]_53\(0),
      R => '0'
    );
\data_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(1),
      Q => \data_reg[14]_53\(1),
      R => '0'
    );
\data_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(2),
      Q => \data_reg[14]_53\(2),
      R => '0'
    );
\data_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(3),
      Q => \data_reg[14]_53\(3),
      R => '0'
    );
\data_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(4),
      Q => \data_reg[14]_53\(4),
      R => '0'
    );
\data_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(5),
      Q => \data_reg[14]_53\(5),
      R => '0'
    );
\data_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(6),
      Q => \data_reg[14]_53\(6),
      R => '0'
    );
\data_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(7),
      Q => \data_reg[14]_53\(7),
      R => '0'
    );
\data_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(0),
      Q => \data_reg[15]_52\(0),
      R => '0'
    );
\data_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(1),
      Q => \data_reg[15]_52\(1),
      R => '0'
    );
\data_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(2),
      Q => \data_reg[15]_52\(2),
      R => '0'
    );
\data_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(3),
      Q => \data_reg[15]_52\(3),
      R => '0'
    );
\data_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(4),
      Q => \data_reg[15]_52\(4),
      R => '0'
    );
\data_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(5),
      Q => \data_reg[15]_52\(5),
      R => '0'
    );
\data_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(6),
      Q => \data_reg[15]_52\(6),
      R => '0'
    );
\data_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(7),
      Q => \data_reg[15]_52\(7),
      R => '0'
    );
\data_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(0),
      Q => \data_reg[16]_51\(0),
      R => '0'
    );
\data_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(1),
      Q => \data_reg[16]_51\(1),
      R => '0'
    );
\data_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(2),
      Q => \data_reg[16]_51\(2),
      R => '0'
    );
\data_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(3),
      Q => \data_reg[16]_51\(3),
      R => '0'
    );
\data_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(4),
      Q => \data_reg[16]_51\(4),
      R => '0'
    );
\data_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(5),
      Q => \data_reg[16]_51\(5),
      R => '0'
    );
\data_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(6),
      Q => \data_reg[16]_51\(6),
      R => '0'
    );
\data_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(7),
      Q => \data_reg[16]_51\(7),
      R => '0'
    );
\data_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(0),
      Q => \data_reg[17]_50\(0),
      R => '0'
    );
\data_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(1),
      Q => \data_reg[17]_50\(1),
      R => '0'
    );
\data_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(2),
      Q => \data_reg[17]_50\(2),
      R => '0'
    );
\data_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(3),
      Q => \data_reg[17]_50\(3),
      R => '0'
    );
\data_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(4),
      Q => \data_reg[17]_50\(4),
      R => '0'
    );
\data_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(5),
      Q => \data_reg[17]_50\(5),
      R => '0'
    );
\data_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(6),
      Q => \data_reg[17]_50\(6),
      R => '0'
    );
\data_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(7),
      Q => \data_reg[17]_50\(7),
      R => '0'
    );
\data_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(0),
      Q => \data_reg[18]_49\(0),
      R => '0'
    );
\data_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(1),
      Q => \data_reg[18]_49\(1),
      R => '0'
    );
\data_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(2),
      Q => \data_reg[18]_49\(2),
      R => '0'
    );
\data_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(3),
      Q => \data_reg[18]_49\(3),
      R => '0'
    );
\data_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(4),
      Q => \data_reg[18]_49\(4),
      R => '0'
    );
\data_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(5),
      Q => \data_reg[18]_49\(5),
      R => '0'
    );
\data_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(6),
      Q => \data_reg[18]_49\(6),
      R => '0'
    );
\data_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(7),
      Q => \data_reg[18]_49\(7),
      R => '0'
    );
\data_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(0),
      Q => \data_reg[19]_48\(0),
      R => '0'
    );
\data_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(1),
      Q => \data_reg[19]_48\(1),
      R => '0'
    );
\data_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(2),
      Q => \data_reg[19]_48\(2),
      R => '0'
    );
\data_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(3),
      Q => \data_reg[19]_48\(3),
      R => '0'
    );
\data_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(4),
      Q => \data_reg[19]_48\(4),
      R => '0'
    );
\data_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(5),
      Q => \data_reg[19]_48\(5),
      R => '0'
    );
\data_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(6),
      Q => \data_reg[19]_48\(6),
      R => '0'
    );
\data_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(7),
      Q => \data_reg[19]_48\(7),
      R => '0'
    );
\data_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data_reg[1][0]_1\,
      Q => \^data_reg[1][0]_0\,
      R => '0'
    );
\data_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][1]_i_1_n_0\,
      Q => \data_reg[1]_0\(1),
      R => '0'
    );
\data_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][2]_i_1_n_0\,
      Q => \data_reg[1]_0\(2),
      R => '0'
    );
\data_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][3]_i_2_n_0\,
      Q => \data_reg[1]_0\(3),
      R => '0'
    );
\data_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][4]_0\,
      Q => \^data_reg[1][7]_0\(0),
      R => '0'
    );
\data_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][5]_1\,
      Q => \^data_reg[1][7]_0\(1),
      R => '0'
    );
\data_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][6]_1\,
      Q => \^data_reg[1][7]_0\(2),
      R => '0'
    );
\data_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][7]_1\,
      Q => \^data_reg[1][7]_0\(3),
      R => '0'
    );
\data_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(0),
      Q => \data_reg[20]_47\(0),
      R => '0'
    );
\data_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(1),
      Q => \data_reg[20]_47\(1),
      R => '0'
    );
\data_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(2),
      Q => \data_reg[20]_47\(2),
      R => '0'
    );
\data_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(3),
      Q => \data_reg[20]_47\(3),
      R => '0'
    );
\data_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(4),
      Q => \data_reg[20]_47\(4),
      R => '0'
    );
\data_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(5),
      Q => \data_reg[20]_47\(5),
      R => '0'
    );
\data_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(6),
      Q => \data_reg[20]_47\(6),
      R => '0'
    );
\data_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(7),
      Q => \data_reg[20]_47\(7),
      R => '0'
    );
\data_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(0),
      Q => \data_reg[21]_46\(0),
      R => '0'
    );
\data_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(1),
      Q => \data_reg[21]_46\(1),
      R => '0'
    );
\data_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(2),
      Q => \data_reg[21]_46\(2),
      R => '0'
    );
\data_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(3),
      Q => \data_reg[21]_46\(3),
      R => '0'
    );
\data_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(4),
      Q => \data_reg[21]_46\(4),
      R => '0'
    );
\data_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(5),
      Q => \data_reg[21]_46\(5),
      R => '0'
    );
\data_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(6),
      Q => \data_reg[21]_46\(6),
      R => '0'
    );
\data_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(7),
      Q => \data_reg[21]_46\(7),
      R => '0'
    );
\data_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(0),
      Q => \data_reg[22]_45\(0),
      R => '0'
    );
\data_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(1),
      Q => \data_reg[22]_45\(1),
      R => '0'
    );
\data_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(2),
      Q => \data_reg[22]_45\(2),
      R => '0'
    );
\data_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(3),
      Q => \data_reg[22]_45\(3),
      R => '0'
    );
\data_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(4),
      Q => \data_reg[22]_45\(4),
      R => '0'
    );
\data_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(5),
      Q => \data_reg[22]_45\(5),
      R => '0'
    );
\data_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(6),
      Q => \data_reg[22]_45\(6),
      R => '0'
    );
\data_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(7),
      Q => \data_reg[22]_45\(7),
      R => '0'
    );
\data_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(0),
      Q => \data_reg[23]_44\(0),
      R => '0'
    );
\data_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(1),
      Q => \data_reg[23]_44\(1),
      R => '0'
    );
\data_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(2),
      Q => \data_reg[23]_44\(2),
      R => '0'
    );
\data_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(3),
      Q => \data_reg[23]_44\(3),
      R => '0'
    );
\data_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(4),
      Q => \data_reg[23]_44\(4),
      R => '0'
    );
\data_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(5),
      Q => \data_reg[23]_44\(5),
      R => '0'
    );
\data_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(6),
      Q => \data_reg[23]_44\(6),
      R => '0'
    );
\data_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23][0]_0\(0),
      D => D(7),
      Q => \data_reg[23]_44\(7),
      R => '0'
    );
\data_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(0),
      Q => \data_reg[24]_43\(0),
      R => '0'
    );
\data_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(1),
      Q => \data_reg[24]_43\(1),
      R => '0'
    );
\data_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(2),
      Q => \data_reg[24]_43\(2),
      R => '0'
    );
\data_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(3),
      Q => \data_reg[24]_43\(3),
      R => '0'
    );
\data_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(4),
      Q => \data_reg[24]_43\(4),
      R => '0'
    );
\data_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(5),
      Q => \data_reg[24]_43\(5),
      R => '0'
    );
\data_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(6),
      Q => \data_reg[24]_43\(6),
      R => '0'
    );
\data_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(7),
      Q => \data_reg[24]_43\(7),
      R => '0'
    );
\data_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(0),
      Q => \data_reg[25]_42\(0),
      R => '0'
    );
\data_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(1),
      Q => \data_reg[25]_42\(1),
      R => '0'
    );
\data_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(2),
      Q => \data_reg[25]_42\(2),
      R => '0'
    );
\data_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(3),
      Q => \data_reg[25]_42\(3),
      R => '0'
    );
\data_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(4),
      Q => \data_reg[25]_42\(4),
      R => '0'
    );
\data_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(5),
      Q => \data_reg[25]_42\(5),
      R => '0'
    );
\data_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(6),
      Q => \data_reg[25]_42\(6),
      R => '0'
    );
\data_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(7),
      Q => \data_reg[25]_42\(7),
      R => '0'
    );
\data_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(0),
      Q => \data_reg[26]_41\(0),
      R => '0'
    );
\data_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(1),
      Q => \data_reg[26]_41\(1),
      R => '0'
    );
\data_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(2),
      Q => \data_reg[26]_41\(2),
      R => '0'
    );
\data_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(3),
      Q => \data_reg[26]_41\(3),
      R => '0'
    );
\data_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(4),
      Q => \data_reg[26]_41\(4),
      R => '0'
    );
\data_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(5),
      Q => \data_reg[26]_41\(5),
      R => '0'
    );
\data_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(6),
      Q => \data_reg[26]_41\(6),
      R => '0'
    );
\data_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26]0\,
      D => D(7),
      Q => \data_reg[26]_41\(7),
      R => '0'
    );
\data_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(0),
      Q => \data_reg[27]_40\(0),
      R => '0'
    );
\data_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(1),
      Q => \data_reg[27]_40\(1),
      R => '0'
    );
\data_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(2),
      Q => \data_reg[27]_40\(2),
      R => '0'
    );
\data_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(3),
      Q => \data_reg[27]_40\(3),
      R => '0'
    );
\data_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(4),
      Q => \data_reg[27]_40\(4),
      R => '0'
    );
\data_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(5),
      Q => \data_reg[27]_40\(5),
      R => '0'
    );
\data_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(6),
      Q => \data_reg[27]_40\(6),
      R => '0'
    );
\data_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(7),
      Q => \data_reg[27]_40\(7),
      R => '0'
    );
\data_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(0),
      Q => \data_reg[28]_39\(0),
      R => '0'
    );
\data_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(1),
      Q => \data_reg[28]_39\(1),
      R => '0'
    );
\data_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(2),
      Q => \data_reg[28]_39\(2),
      R => '0'
    );
\data_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(3),
      Q => \data_reg[28]_39\(3),
      R => '0'
    );
\data_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(4),
      Q => \data_reg[28]_39\(4),
      R => '0'
    );
\data_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(5),
      Q => \data_reg[28]_39\(5),
      R => '0'
    );
\data_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(6),
      Q => \data_reg[28]_39\(6),
      R => '0'
    );
\data_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(7),
      Q => \data_reg[28]_39\(7),
      R => '0'
    );
\data_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(0),
      Q => \data_reg[29]_38\(0),
      R => '0'
    );
\data_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(1),
      Q => \data_reg[29]_38\(1),
      R => '0'
    );
\data_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(2),
      Q => \data_reg[29]_38\(2),
      R => '0'
    );
\data_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(3),
      Q => \data_reg[29]_38\(3),
      R => '0'
    );
\data_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(4),
      Q => \data_reg[29]_38\(4),
      R => '0'
    );
\data_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(5),
      Q => \data_reg[29]_38\(5),
      R => '0'
    );
\data_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(6),
      Q => \data_reg[29]_38\(6),
      R => '0'
    );
\data_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(7),
      Q => \data_reg[29]_38\(7),
      R => '0'
    );
\data_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][0]_1\,
      Q => \^data_reg[2][0]_0\,
      R => '0'
    );
\data_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][1]_i_1_n_0\,
      Q => \data_reg_n_0_[2][1]\,
      R => '0'
    );
\data_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][2]_i_1_n_0\,
      Q => \data_reg_n_0_[2][2]\,
      R => '0'
    );
\data_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data[2][3]_i_2_n_0\,
      Q => \data_reg_n_0_[2][3]\,
      R => '0'
    );
\data_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][4]_2\,
      Q => \^data_reg[2][4]_0\,
      R => '0'
    );
\data_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][5]_1\,
      Q => \^data_reg[2][5]_0\,
      R => '0'
    );
\data_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][6]_1\,
      Q => \^data_reg[2][6]_0\,
      R => '0'
    );
\data_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][7]_1\,
      Q => \^data_reg[2][7]_0\,
      R => '0'
    );
\data_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(0),
      Q => \data_reg[30]_37\(0),
      R => '0'
    );
\data_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(1),
      Q => \data_reg[30]_37\(1),
      R => '0'
    );
\data_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(2),
      Q => \data_reg[30]_37\(2),
      R => '0'
    );
\data_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(3),
      Q => \data_reg[30]_37\(3),
      R => '0'
    );
\data_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(4),
      Q => \data_reg[30]_37\(4),
      R => '0'
    );
\data_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(5),
      Q => \data_reg[30]_37\(5),
      R => '0'
    );
\data_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(6),
      Q => \data_reg[30]_37\(6),
      R => '0'
    );
\data_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(7),
      Q => \data_reg[30]_37\(7),
      R => '0'
    );
\data_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(0),
      Q => \data_reg[31]_36\(0),
      R => '0'
    );
\data_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(1),
      Q => \data_reg[31]_36\(1),
      R => '0'
    );
\data_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(2),
      Q => \data_reg[31]_36\(2),
      R => '0'
    );
\data_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(3),
      Q => \data_reg[31]_36\(3),
      R => '0'
    );
\data_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(4),
      Q => \data_reg[31]_36\(4),
      R => '0'
    );
\data_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(5),
      Q => \data_reg[31]_36\(5),
      R => '0'
    );
\data_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(6),
      Q => \data_reg[31]_36\(6),
      R => '0'
    );
\data_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(7),
      Q => \data_reg[31]_36\(7),
      R => '0'
    );
\data_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(0),
      Q => \data_reg[32]_35\(0),
      R => '0'
    );
\data_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(1),
      Q => \data_reg[32]_35\(1),
      R => '0'
    );
\data_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(2),
      Q => \data_reg[32]_35\(2),
      R => '0'
    );
\data_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(3),
      Q => \data_reg[32]_35\(3),
      R => '0'
    );
\data_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(4),
      Q => \data_reg[32]_35\(4),
      R => '0'
    );
\data_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(5),
      Q => \data_reg[32]_35\(5),
      R => '0'
    );
\data_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(6),
      Q => \data_reg[32]_35\(6),
      R => '0'
    );
\data_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(7),
      Q => \data_reg[32]_35\(7),
      R => '0'
    );
\data_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(0),
      Q => \data_reg[33]_34\(0),
      R => '0'
    );
\data_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(1),
      Q => \data_reg[33]_34\(1),
      R => '0'
    );
\data_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(2),
      Q => \data_reg[33]_34\(2),
      R => '0'
    );
\data_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(3),
      Q => \data_reg[33]_34\(3),
      R => '0'
    );
\data_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(4),
      Q => \data_reg[33]_34\(4),
      R => '0'
    );
\data_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(5),
      Q => \data_reg[33]_34\(5),
      R => '0'
    );
\data_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(6),
      Q => \data_reg[33]_34\(6),
      R => '0'
    );
\data_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(7),
      Q => \data_reg[33]_34\(7),
      R => '0'
    );
\data_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(0),
      Q => \data_reg[34]_33\(0),
      R => '0'
    );
\data_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(1),
      Q => \data_reg[34]_33\(1),
      R => '0'
    );
\data_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(2),
      Q => \data_reg[34]_33\(2),
      R => '0'
    );
\data_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(3),
      Q => \data_reg[34]_33\(3),
      R => '0'
    );
\data_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(4),
      Q => \data_reg[34]_33\(4),
      R => '0'
    );
\data_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(5),
      Q => \data_reg[34]_33\(5),
      R => '0'
    );
\data_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(6),
      Q => \data_reg[34]_33\(6),
      R => '0'
    );
\data_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(7),
      Q => \data_reg[34]_33\(7),
      R => '0'
    );
\data_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(0),
      Q => \data_reg[35]_32\(0),
      R => '0'
    );
\data_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(1),
      Q => \data_reg[35]_32\(1),
      R => '0'
    );
\data_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(2),
      Q => \data_reg[35]_32\(2),
      R => '0'
    );
\data_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(3),
      Q => \data_reg[35]_32\(3),
      R => '0'
    );
\data_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(4),
      Q => \data_reg[35]_32\(4),
      R => '0'
    );
\data_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(5),
      Q => \data_reg[35]_32\(5),
      R => '0'
    );
\data_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(6),
      Q => \data_reg[35]_32\(6),
      R => '0'
    );
\data_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(7),
      Q => \data_reg[35]_32\(7),
      R => '0'
    );
\data_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(0),
      Q => \data_reg[36]_31\(0),
      R => '0'
    );
\data_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(1),
      Q => \data_reg[36]_31\(1),
      R => '0'
    );
\data_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(2),
      Q => \data_reg[36]_31\(2),
      R => '0'
    );
\data_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(3),
      Q => \data_reg[36]_31\(3),
      R => '0'
    );
\data_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(4),
      Q => \data_reg[36]_31\(4),
      R => '0'
    );
\data_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(5),
      Q => \data_reg[36]_31\(5),
      R => '0'
    );
\data_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(6),
      Q => \data_reg[36]_31\(6),
      R => '0'
    );
\data_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(7),
      Q => \data_reg[36]_31\(7),
      R => '0'
    );
\data_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(0),
      Q => \data_reg[37]_30\(0),
      R => '0'
    );
\data_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(1),
      Q => \data_reg[37]_30\(1),
      R => '0'
    );
\data_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(2),
      Q => \data_reg[37]_30\(2),
      R => '0'
    );
\data_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(3),
      Q => \data_reg[37]_30\(3),
      R => '0'
    );
\data_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(4),
      Q => \data_reg[37]_30\(4),
      R => '0'
    );
\data_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(5),
      Q => \data_reg[37]_30\(5),
      R => '0'
    );
\data_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(6),
      Q => \data_reg[37]_30\(6),
      R => '0'
    );
\data_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(7),
      Q => \data_reg[37]_30\(7),
      R => '0'
    );
\data_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(0),
      Q => \data_reg[38]_29\(0),
      R => '0'
    );
\data_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(1),
      Q => \data_reg[38]_29\(1),
      R => '0'
    );
\data_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(2),
      Q => \data_reg[38]_29\(2),
      R => '0'
    );
\data_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(3),
      Q => \data_reg[38]_29\(3),
      R => '0'
    );
\data_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(4),
      Q => \data_reg[38]_29\(4),
      R => '0'
    );
\data_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(5),
      Q => \data_reg[38]_29\(5),
      R => '0'
    );
\data_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(6),
      Q => \data_reg[38]_29\(6),
      R => '0'
    );
\data_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(7),
      Q => \data_reg[38]_29\(7),
      R => '0'
    );
\data_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(0),
      Q => \data_reg[39]_28\(0),
      R => '0'
    );
\data_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(1),
      Q => \data_reg[39]_28\(1),
      R => '0'
    );
\data_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(2),
      Q => \data_reg[39]_28\(2),
      R => '0'
    );
\data_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(3),
      Q => \data_reg[39]_28\(3),
      R => '0'
    );
\data_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(4),
      Q => \data_reg[39]_28\(4),
      R => '0'
    );
\data_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(5),
      Q => \data_reg[39]_28\(5),
      R => '0'
    );
\data_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(6),
      Q => \data_reg[39]_28\(6),
      R => '0'
    );
\data_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(7),
      Q => \data_reg[39]_28\(7),
      R => '0'
    );
\data_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][0]_1\,
      Q => \^data_reg[3][0]_0\,
      R => '0'
    );
\data_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][1]_1\,
      Q => \^data_reg[3][1]_0\,
      R => '0'
    );
\data_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][2]_1\,
      Q => \^data_reg[3][2]_0\,
      R => '0'
    );
\data_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(3),
      Q => \data_reg[3]_3\(3),
      R => '0'
    );
\data_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(4),
      Q => \data_reg[3]_3\(4),
      R => '0'
    );
\data_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(5),
      Q => \data_reg[3]_3\(5),
      R => '0'
    );
\data_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(6),
      Q => \data_reg[3]_3\(6),
      R => '0'
    );
\data_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(7),
      Q => \data_reg[3]_3\(7),
      R => '0'
    );
\data_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(0),
      Q => \data_reg[40]_27\(0),
      R => '0'
    );
\data_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(1),
      Q => \data_reg[40]_27\(1),
      R => '0'
    );
\data_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(2),
      Q => \data_reg[40]_27\(2),
      R => '0'
    );
\data_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(3),
      Q => \data_reg[40]_27\(3),
      R => '0'
    );
\data_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(4),
      Q => \data_reg[40]_27\(4),
      R => '0'
    );
\data_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(5),
      Q => \data_reg[40]_27\(5),
      R => '0'
    );
\data_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(6),
      Q => \data_reg[40]_27\(6),
      R => '0'
    );
\data_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(7),
      Q => \data_reg[40]_27\(7),
      R => '0'
    );
\data_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(0),
      Q => \data_reg[41]_26\(0),
      R => '0'
    );
\data_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(1),
      Q => \data_reg[41]_26\(1),
      R => '0'
    );
\data_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(2),
      Q => \data_reg[41]_26\(2),
      R => '0'
    );
\data_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(3),
      Q => \data_reg[41]_26\(3),
      R => '0'
    );
\data_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(4),
      Q => \data_reg[41]_26\(4),
      R => '0'
    );
\data_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(5),
      Q => \data_reg[41]_26\(5),
      R => '0'
    );
\data_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(6),
      Q => \data_reg[41]_26\(6),
      R => '0'
    );
\data_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(7),
      Q => \data_reg[41]_26\(7),
      R => '0'
    );
\data_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(0),
      Q => \data_reg[42]_25\(0),
      R => '0'
    );
\data_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(1),
      Q => \data_reg[42]_25\(1),
      R => '0'
    );
\data_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(2),
      Q => \data_reg[42]_25\(2),
      R => '0'
    );
\data_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(3),
      Q => \data_reg[42]_25\(3),
      R => '0'
    );
\data_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(4),
      Q => \data_reg[42]_25\(4),
      R => '0'
    );
\data_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(5),
      Q => \data_reg[42]_25\(5),
      R => '0'
    );
\data_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(6),
      Q => \data_reg[42]_25\(6),
      R => '0'
    );
\data_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(7),
      Q => \data_reg[42]_25\(7),
      R => '0'
    );
\data_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(0),
      Q => \data_reg[43]_24\(0),
      R => '0'
    );
\data_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(1),
      Q => \data_reg[43]_24\(1),
      R => '0'
    );
\data_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(2),
      Q => \data_reg[43]_24\(2),
      R => '0'
    );
\data_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(3),
      Q => \data_reg[43]_24\(3),
      R => '0'
    );
\data_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(4),
      Q => \data_reg[43]_24\(4),
      R => '0'
    );
\data_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(5),
      Q => \data_reg[43]_24\(5),
      R => '0'
    );
\data_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(6),
      Q => \data_reg[43]_24\(6),
      R => '0'
    );
\data_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(7),
      Q => \data_reg[43]_24\(7),
      R => '0'
    );
\data_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(0),
      Q => \data_reg[44]_23\(0),
      R => '0'
    );
\data_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(1),
      Q => \data_reg[44]_23\(1),
      R => '0'
    );
\data_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(2),
      Q => \data_reg[44]_23\(2),
      R => '0'
    );
\data_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(3),
      Q => \data_reg[44]_23\(3),
      R => '0'
    );
\data_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(4),
      Q => \data_reg[44]_23\(4),
      R => '0'
    );
\data_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(5),
      Q => \data_reg[44]_23\(5),
      R => '0'
    );
\data_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(6),
      Q => \data_reg[44]_23\(6),
      R => '0'
    );
\data_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(7),
      Q => \data_reg[44]_23\(7),
      R => '0'
    );
\data_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(0),
      Q => \data_reg[45]_22\(0),
      R => '0'
    );
\data_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(1),
      Q => \data_reg[45]_22\(1),
      R => '0'
    );
\data_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(2),
      Q => \data_reg[45]_22\(2),
      R => '0'
    );
\data_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(3),
      Q => \data_reg[45]_22\(3),
      R => '0'
    );
\data_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(4),
      Q => \data_reg[45]_22\(4),
      R => '0'
    );
\data_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(5),
      Q => \data_reg[45]_22\(5),
      R => '0'
    );
\data_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(6),
      Q => \data_reg[45]_22\(6),
      R => '0'
    );
\data_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(7),
      Q => \data_reg[45]_22\(7),
      R => '0'
    );
\data_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(0),
      Q => \data_reg[46]_21\(0),
      R => '0'
    );
\data_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(1),
      Q => \data_reg[46]_21\(1),
      R => '0'
    );
\data_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(2),
      Q => \data_reg[46]_21\(2),
      R => '0'
    );
\data_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(3),
      Q => \data_reg[46]_21\(3),
      R => '0'
    );
\data_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(4),
      Q => \data_reg[46]_21\(4),
      R => '0'
    );
\data_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(5),
      Q => \data_reg[46]_21\(5),
      R => '0'
    );
\data_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(6),
      Q => \data_reg[46]_21\(6),
      R => '0'
    );
\data_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(7),
      Q => \data_reg[46]_21\(7),
      R => '0'
    );
\data_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(0),
      Q => \data_reg[47]_20\(0),
      R => '0'
    );
\data_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(1),
      Q => \data_reg[47]_20\(1),
      R => '0'
    );
\data_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(2),
      Q => \data_reg[47]_20\(2),
      R => '0'
    );
\data_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(3),
      Q => \data_reg[47]_20\(3),
      R => '0'
    );
\data_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(4),
      Q => \data_reg[47]_20\(4),
      R => '0'
    );
\data_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(5),
      Q => \data_reg[47]_20\(5),
      R => '0'
    );
\data_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(6),
      Q => \data_reg[47]_20\(6),
      R => '0'
    );
\data_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(7),
      Q => \data_reg[47]_20\(7),
      R => '0'
    );
\data_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(0),
      Q => \data_reg[48]_19\(0),
      R => '0'
    );
\data_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(1),
      Q => \data_reg[48]_19\(1),
      R => '0'
    );
\data_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(2),
      Q => \data_reg[48]_19\(2),
      R => '0'
    );
\data_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(3),
      Q => \data_reg[48]_19\(3),
      R => '0'
    );
\data_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(4),
      Q => \data_reg[48]_19\(4),
      R => '0'
    );
\data_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(5),
      Q => \data_reg[48]_19\(5),
      R => '0'
    );
\data_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(6),
      Q => \data_reg[48]_19\(6),
      R => '0'
    );
\data_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(7),
      Q => \data_reg[48]_19\(7),
      R => '0'
    );
\data_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(0),
      Q => \data_reg[49]_18\(0),
      R => '0'
    );
\data_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(1),
      Q => \data_reg[49]_18\(1),
      R => '0'
    );
\data_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(2),
      Q => \data_reg[49]_18\(2),
      R => '0'
    );
\data_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(3),
      Q => \data_reg[49]_18\(3),
      R => '0'
    );
\data_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(4),
      Q => \data_reg[49]_18\(4),
      R => '0'
    );
\data_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(5),
      Q => \data_reg[49]_18\(5),
      R => '0'
    );
\data_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(6),
      Q => \data_reg[49]_18\(6),
      R => '0'
    );
\data_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(7),
      Q => \data_reg[49]_18\(7),
      R => '0'
    );
\data_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data_reg[4][0]_1\,
      Q => \^data_reg[4][0]_0\,
      R => '0'
    );
\data_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][1]_i_1_n_0\,
      Q => \data_reg_n_0_[4][1]\,
      R => '0'
    );
\data_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][2]_i_1_n_0\,
      Q => \data_reg_n_0_[4][2]\,
      R => '0'
    );
\data_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^data_reg[1][6]_0\,
      D => \data[4][3]_i_2_n_0\,
      Q => \data_reg_n_0_[4][3]\,
      R => '0'
    );
\data_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][4]_1\,
      Q => \^data_reg[4][4]_0\,
      R => '0'
    );
\data_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][5]_1\,
      Q => \^data_reg[4][5]_0\,
      R => '0'
    );
\data_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][6]_1\,
      Q => \^data_reg[4][6]_0\,
      R => '0'
    );
\data_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][7]_1\,
      Q => \^data_reg[4][7]_0\,
      R => '0'
    );
\data_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(0),
      Q => \data_reg[50]_17\(0),
      R => '0'
    );
\data_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(1),
      Q => \data_reg[50]_17\(1),
      R => '0'
    );
\data_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(2),
      Q => \data_reg[50]_17\(2),
      R => '0'
    );
\data_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(3),
      Q => \data_reg[50]_17\(3),
      R => '0'
    );
\data_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(4),
      Q => \data_reg[50]_17\(4),
      R => '0'
    );
\data_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(5),
      Q => \data_reg[50]_17\(5),
      R => '0'
    );
\data_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(6),
      Q => \data_reg[50]_17\(6),
      R => '0'
    );
\data_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(7),
      Q => \data_reg[50]_17\(7),
      R => '0'
    );
\data_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(0),
      Q => \data_reg[51]_16\(0),
      R => '0'
    );
\data_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(1),
      Q => \data_reg[51]_16\(1),
      R => '0'
    );
\data_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(2),
      Q => \data_reg[51]_16\(2),
      R => '0'
    );
\data_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(3),
      Q => \data_reg[51]_16\(3),
      R => '0'
    );
\data_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(4),
      Q => \data_reg[51]_16\(4),
      R => '0'
    );
\data_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(5),
      Q => \data_reg[51]_16\(5),
      R => '0'
    );
\data_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(6),
      Q => \data_reg[51]_16\(6),
      R => '0'
    );
\data_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(7),
      Q => \data_reg[51]_16\(7),
      R => '0'
    );
\data_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(0),
      Q => \data_reg[52]_15\(0),
      R => '0'
    );
\data_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(1),
      Q => \data_reg[52]_15\(1),
      R => '0'
    );
\data_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(2),
      Q => \data_reg[52]_15\(2),
      R => '0'
    );
\data_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(3),
      Q => \data_reg[52]_15\(3),
      R => '0'
    );
\data_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(4),
      Q => \data_reg[52]_15\(4),
      R => '0'
    );
\data_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(5),
      Q => \data_reg[52]_15\(5),
      R => '0'
    );
\data_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(6),
      Q => \data_reg[52]_15\(6),
      R => '0'
    );
\data_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(7),
      Q => \data_reg[52]_15\(7),
      R => '0'
    );
\data_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(0),
      Q => \data_reg[53]_14\(0),
      R => '0'
    );
\data_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(1),
      Q => \data_reg[53]_14\(1),
      R => '0'
    );
\data_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(2),
      Q => \data_reg[53]_14\(2),
      R => '0'
    );
\data_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(3),
      Q => \data_reg[53]_14\(3),
      R => '0'
    );
\data_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(4),
      Q => \data_reg[53]_14\(4),
      R => '0'
    );
\data_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(5),
      Q => \data_reg[53]_14\(5),
      R => '0'
    );
\data_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(6),
      Q => \data_reg[53]_14\(6),
      R => '0'
    );
\data_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(7),
      Q => \data_reg[53]_14\(7),
      R => '0'
    );
\data_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(0),
      Q => \data_reg[54]_13\(0),
      R => '0'
    );
\data_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(1),
      Q => \data_reg[54]_13\(1),
      R => '0'
    );
\data_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(2),
      Q => \data_reg[54]_13\(2),
      R => '0'
    );
\data_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(3),
      Q => \data_reg[54]_13\(3),
      R => '0'
    );
\data_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(4),
      Q => \data_reg[54]_13\(4),
      R => '0'
    );
\data_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(5),
      Q => \data_reg[54]_13\(5),
      R => '0'
    );
\data_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(6),
      Q => \data_reg[54]_13\(6),
      R => '0'
    );
\data_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(7),
      Q => \data_reg[54]_13\(7),
      R => '0'
    );
\data_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(0),
      Q => \data_reg[55]_12\(0),
      R => '0'
    );
\data_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(1),
      Q => \data_reg[55]_12\(1),
      R => '0'
    );
\data_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(2),
      Q => \data_reg[55]_12\(2),
      R => '0'
    );
\data_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(3),
      Q => \data_reg[55]_12\(3),
      R => '0'
    );
\data_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(4),
      Q => \data_reg[55]_12\(4),
      R => '0'
    );
\data_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(5),
      Q => \data_reg[55]_12\(5),
      R => '0'
    );
\data_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(6),
      Q => \data_reg[55]_12\(6),
      R => '0'
    );
\data_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(7),
      Q => \data_reg[55]_12\(7),
      R => '0'
    );
\data_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(0),
      Q => \data_reg[56]_11\(0),
      R => '0'
    );
\data_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(1),
      Q => \data_reg[56]_11\(1),
      R => '0'
    );
\data_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(2),
      Q => \data_reg[56]_11\(2),
      R => '0'
    );
\data_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(3),
      Q => \data_reg[56]_11\(3),
      R => '0'
    );
\data_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(4),
      Q => \data_reg[56]_11\(4),
      R => '0'
    );
\data_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(5),
      Q => \data_reg[56]_11\(5),
      R => '0'
    );
\data_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(6),
      Q => \data_reg[56]_11\(6),
      R => '0'
    );
\data_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(7),
      Q => \data_reg[56]_11\(7),
      R => '0'
    );
\data_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(0),
      Q => \data_reg[57]_10\(0),
      R => '0'
    );
\data_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(1),
      Q => \data_reg[57]_10\(1),
      R => '0'
    );
\data_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(2),
      Q => \data_reg[57]_10\(2),
      R => '0'
    );
\data_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(3),
      Q => \data_reg[57]_10\(3),
      R => '0'
    );
\data_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(4),
      Q => \data_reg[57]_10\(4),
      R => '0'
    );
\data_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(5),
      Q => \data_reg[57]_10\(5),
      R => '0'
    );
\data_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(6),
      Q => \data_reg[57]_10\(6),
      R => '0'
    );
\data_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(7),
      Q => \data_reg[57]_10\(7),
      R => '0'
    );
\data_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(0),
      Q => \data_reg[58]_9\(0),
      R => '0'
    );
\data_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(1),
      Q => \data_reg[58]_9\(1),
      R => '0'
    );
\data_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(2),
      Q => \data_reg[58]_9\(2),
      R => '0'
    );
\data_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(3),
      Q => \data_reg[58]_9\(3),
      R => '0'
    );
\data_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(4),
      Q => \data_reg[58]_9\(4),
      R => '0'
    );
\data_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(5),
      Q => \data_reg[58]_9\(5),
      R => '0'
    );
\data_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(6),
      Q => \data_reg[58]_9\(6),
      R => '0'
    );
\data_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(7),
      Q => \data_reg[58]_9\(7),
      R => '0'
    );
\data_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(0),
      Q => \data_reg[59]_8\(0),
      R => '0'
    );
\data_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(1),
      Q => \data_reg[59]_8\(1),
      R => '0'
    );
\data_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(2),
      Q => \data_reg[59]_8\(2),
      R => '0'
    );
\data_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(3),
      Q => \data_reg[59]_8\(3),
      R => '0'
    );
\data_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(4),
      Q => \data_reg[59]_8\(4),
      R => '0'
    );
\data_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(5),
      Q => \data_reg[59]_8\(5),
      R => '0'
    );
\data_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(6),
      Q => \data_reg[59]_8\(6),
      R => '0'
    );
\data_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(7),
      Q => \data_reg[59]_8\(7),
      R => '0'
    );
\data_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data_reg[5][0]_2\,
      Q => \^data_reg[5][0]_0\,
      R => '0'
    );
\data_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][1]_i_1_n_0\,
      Q => \data_reg_n_0_[5][1]\,
      R => '0'
    );
\data_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][2]_i_1_n_0\,
      Q => \data_reg_n_0_[5][2]\,
      R => '0'
    );
\data_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^goreg_bm.dout_i_reg[11]\,
      D => \data[5][3]_i_2_n_0\,
      Q => \data_reg_n_0_[5][3]\,
      R => '0'
    );
\data_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][4]_2\,
      Q => \^data_reg[5][4]_0\,
      R => '0'
    );
\data_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][5]_1\,
      Q => \^data_reg[5][5]_0\,
      R => '0'
    );
\data_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][6]_1\,
      Q => \^data_reg[5][6]_0\,
      R => '0'
    );
\data_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][7]_1\,
      Q => \^data_reg[5][7]_0\,
      R => '0'
    );
\data_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(0),
      Q => \data_reg[60]_7\(0),
      R => '0'
    );
\data_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(1),
      Q => \data_reg[60]_7\(1),
      R => '0'
    );
\data_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(2),
      Q => \data_reg[60]_7\(2),
      R => '0'
    );
\data_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(3),
      Q => \data_reg[60]_7\(3),
      R => '0'
    );
\data_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(4),
      Q => \data_reg[60]_7\(4),
      R => '0'
    );
\data_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(5),
      Q => \data_reg[60]_7\(5),
      R => '0'
    );
\data_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(6),
      Q => \data_reg[60]_7\(6),
      R => '0'
    );
\data_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(7),
      Q => \data_reg[60]_7\(7),
      R => '0'
    );
\data_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(0),
      Q => \data_reg[61]_6\(0),
      R => '0'
    );
\data_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(1),
      Q => \data_reg[61]_6\(1),
      R => '0'
    );
\data_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(2),
      Q => \data_reg[61]_6\(2),
      R => '0'
    );
\data_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(3),
      Q => \data_reg[61]_6\(3),
      R => '0'
    );
\data_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(4),
      Q => \data_reg[61]_6\(4),
      R => '0'
    );
\data_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(5),
      Q => \data_reg[61]_6\(5),
      R => '0'
    );
\data_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(6),
      Q => \data_reg[61]_6\(6),
      R => '0'
    );
\data_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(7),
      Q => \data_reg[61]_6\(7),
      R => '0'
    );
\data_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(0),
      Q => \data_reg[62]_5\(0),
      R => '0'
    );
\data_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(1),
      Q => \data_reg[62]_5\(1),
      R => '0'
    );
\data_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(2),
      Q => \data_reg[62]_5\(2),
      R => '0'
    );
\data_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(3),
      Q => \data_reg[62]_5\(3),
      R => '0'
    );
\data_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(4),
      Q => \data_reg[62]_5\(4),
      R => '0'
    );
\data_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(5),
      Q => \data_reg[62]_5\(5),
      R => '0'
    );
\data_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(6),
      Q => \data_reg[62]_5\(6),
      R => '0'
    );
\data_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(7),
      Q => \data_reg[62]_5\(7),
      R => '0'
    );
\data_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(0),
      Q => \data_reg[63]_4\(0),
      R => '0'
    );
\data_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(1),
      Q => \data_reg[63]_4\(1),
      R => '0'
    );
\data_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(2),
      Q => \data_reg[63]_4\(2),
      R => '0'
    );
\data_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(3),
      Q => \data_reg[63]_4\(3),
      R => '0'
    );
\data_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(4),
      Q => \data_reg[63]_4\(4),
      R => '0'
    );
\data_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(5),
      Q => \data_reg[63]_4\(5),
      R => '0'
    );
\data_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(6),
      Q => \data_reg[63]_4\(6),
      R => '0'
    );
\data_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(7),
      Q => \data_reg[63]_4\(7),
      R => '0'
    );
\data_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data_reg[6][4]_1\(0),
      Q => \^data_reg[6][4]_0\(0),
      R => '0'
    );
\data_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][1]_i_1_n_0\,
      Q => \data_reg[6]_2\(1),
      R => '0'
    );
\data_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][2]_i_1_n_0\,
      Q => \data_reg[6]_2\(2),
      R => '0'
    );
\data_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][3]_i_2_n_0\,
      Q => \data_reg[6]_2\(3),
      R => '0'
    );
\data_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data_reg[6][4]_1\(1),
      Q => \^data_reg[6][4]_0\(1),
      R => '0'
    );
\data_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][5]_i_1_n_0\,
      Q => \data_reg[6]_2\(5),
      R => '0'
    );
\data_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][6]_i_1_n_0\,
      Q => \data_reg[6]_2\(6),
      R => '0'
    );
\data_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][7]_i_2_n_0\,
      Q => \data_reg[6]_2\(7),
      R => '0'
    );
\data_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(0),
      Q => \data_reg[7]_60\(0),
      R => '0'
    );
\data_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(1),
      Q => \data_reg[7]_60\(1),
      R => '0'
    );
\data_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(2),
      Q => \data_reg[7]_60\(2),
      R => '0'
    );
\data_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(3),
      Q => \data_reg[7]_60\(3),
      R => '0'
    );
\data_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(4),
      Q => \data_reg[7]_60\(4),
      R => '0'
    );
\data_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(5),
      Q => \data_reg[7]_60\(5),
      R => '0'
    );
\data_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(6),
      Q => \data_reg[7]_60\(6),
      R => '0'
    );
\data_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(7),
      Q => \data_reg[7]_60\(7),
      R => '0'
    );
\data_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(0),
      Q => \data_reg[8]_59\(0),
      R => '0'
    );
\data_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(1),
      Q => \data_reg[8]_59\(1),
      R => '0'
    );
\data_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(2),
      Q => \data_reg[8]_59\(2),
      R => '0'
    );
\data_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(3),
      Q => \data_reg[8]_59\(3),
      R => '0'
    );
\data_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(4),
      Q => \data_reg[8]_59\(4),
      R => '0'
    );
\data_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(5),
      Q => \data_reg[8]_59\(5),
      R => '0'
    );
\data_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(6),
      Q => \data_reg[8]_59\(6),
      R => '0'
    );
\data_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(7),
      Q => \data_reg[8]_59\(7),
      R => '0'
    );
\data_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(0),
      Q => \data_reg[9]_58\(0),
      R => '0'
    );
\data_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(1),
      Q => \data_reg[9]_58\(1),
      R => '0'
    );
\data_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(2),
      Q => \data_reg[9]_58\(2),
      R => '0'
    );
\data_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(3),
      Q => \data_reg[9]_58\(3),
      R => '0'
    );
\data_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(4),
      Q => \data_reg[9]_58\(4),
      R => '0'
    );
\data_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(5),
      Q => \data_reg[9]_58\(5),
      R => '0'
    );
\data_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(6),
      Q => \data_reg[9]_58\(6),
      R => '0'
    );
\data_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(7),
      Q => \data_reg[9]_58\(7),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][6]_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \^data_reg[5][5]_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_reg_n_0_[5][1]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \data_reg_n_0_[5][2]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \^data_reg[4][6]_0\,
      I2 => \^data_reg[4][7]_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][5]_0\,
      I2 => \^data_reg[4][4]_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000041BE"
    )
        port map (
      I0 => \^data_reg[6][4]_0\(0),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => \data_reg[6]_2\(1),
      I3 => \^data_reg[4][0]_0\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \data_reg_n_0_[4][2]\,
      O => \i__carry_i_4_n_0\
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(3),
      Q => last_rd_reg(3),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(4),
      Q => last_rd_reg(4),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_rd_reg_o(5),
      Q => last_rd_reg(5),
      R => '0'
    );
\rd_data_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[0]_i_2_n_0\,
      I1 => \rd_data_o_reg[0]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[0]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[0]_i_5_n_0\,
      O => \rd_data_o[0]_i_1_n_0\
    );
\rd_data_o[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(0),
      I1 => \data_reg[50]_17\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(0),
      O => \rd_data_o[0]_i_14_n_0\
    );
\rd_data_o[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(0),
      I1 => \data_reg[54]_13\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(0),
      O => \rd_data_o[0]_i_15_n_0\
    );
\rd_data_o[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(0),
      I1 => \data_reg[58]_9\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(0),
      O => \rd_data_o[0]_i_16_n_0\
    );
\rd_data_o[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(0),
      I1 => \data_reg[62]_5\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(0),
      O => \rd_data_o[0]_i_17_n_0\
    );
\rd_data_o[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(0),
      I1 => \data_reg[34]_33\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(0),
      O => \rd_data_o[0]_i_18_n_0\
    );
\rd_data_o[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(0),
      I1 => \data_reg[38]_29\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(0),
      O => \rd_data_o[0]_i_19_n_0\
    );
\rd_data_o[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(0),
      I1 => \data_reg[42]_25\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(0),
      O => \rd_data_o[0]_i_20_n_0\
    );
\rd_data_o[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(0),
      I1 => \data_reg[46]_21\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(0),
      O => \rd_data_o[0]_i_21_n_0\
    );
\rd_data_o[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(0),
      I1 => \data_reg[18]_49\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(0),
      O => \rd_data_o[0]_i_22_n_0\
    );
\rd_data_o[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(0),
      I1 => \data_reg[22]_45\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(0),
      O => \rd_data_o[0]_i_23_n_0\
    );
\rd_data_o[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(0),
      I1 => \data_reg[26]_41\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(0),
      O => \rd_data_o[0]_i_24_n_0\
    );
\rd_data_o[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(0),
      I1 => \data_reg[30]_37\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(0),
      O => \rd_data_o[0]_i_25_n_0\
    );
\rd_data_o[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][0]_0\,
      I1 => \^data_reg[2][0]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][0]_0\,
      O => \rd_data_o[0]_i_26_n_0\
    );
\rd_data_o[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(0),
      I1 => \^data_reg[6][4]_0\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][0]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][0]_0\,
      O => \rd_data_o[0]_i_27_n_0\
    );
\rd_data_o[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(0),
      I1 => \data_reg[10]_57\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(0),
      O => \rd_data_o[0]_i_28_n_0\
    );
\rd_data_o[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(0),
      I1 => \data_reg[14]_53\(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(0),
      O => \rd_data_o[0]_i_29_n_0\
    );
\rd_data_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[1]_i_2_n_0\,
      I1 => \rd_data_o_reg[1]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[1]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[1]_i_5_n_0\,
      O => \rd_data_o[1]_i_1_n_0\
    );
\rd_data_o[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(1),
      I1 => \data_reg[50]_17\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(1),
      O => \rd_data_o[1]_i_14_n_0\
    );
\rd_data_o[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(1),
      I1 => \data_reg[54]_13\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(1),
      O => \rd_data_o[1]_i_15_n_0\
    );
\rd_data_o[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(1),
      I1 => \data_reg[58]_9\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(1),
      O => \rd_data_o[1]_i_16_n_0\
    );
\rd_data_o[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(1),
      I1 => \data_reg[62]_5\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(1),
      O => \rd_data_o[1]_i_17_n_0\
    );
\rd_data_o[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(1),
      I1 => \data_reg[34]_33\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(1),
      O => \rd_data_o[1]_i_18_n_0\
    );
\rd_data_o[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(1),
      I1 => \data_reg[38]_29\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(1),
      O => \rd_data_o[1]_i_19_n_0\
    );
\rd_data_o[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(1),
      I1 => \data_reg[42]_25\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(1),
      O => \rd_data_o[1]_i_20_n_0\
    );
\rd_data_o[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(1),
      I1 => \data_reg[46]_21\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(1),
      O => \rd_data_o[1]_i_21_n_0\
    );
\rd_data_o[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(1),
      I1 => \data_reg[18]_49\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(1),
      O => \rd_data_o[1]_i_22_n_0\
    );
\rd_data_o[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(1),
      I1 => \data_reg[22]_45\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(1),
      O => \rd_data_o[1]_i_23_n_0\
    );
\rd_data_o[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(1),
      I1 => \data_reg[26]_41\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(1),
      O => \rd_data_o[1]_i_24_n_0\
    );
\rd_data_o[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(1),
      I1 => \data_reg[30]_37\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(1),
      O => \rd_data_o[1]_i_25_n_0\
    );
\rd_data_o[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][1]_0\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(1),
      O => \rd_data_o[1]_i_26_n_0\
    );
\rd_data_o[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(1),
      I1 => \data_reg[6]_2\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][1]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][1]\,
      O => \rd_data_o[1]_i_27_n_0\
    );
\rd_data_o[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(1),
      I1 => \data_reg[10]_57\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(1),
      O => \rd_data_o[1]_i_28_n_0\
    );
\rd_data_o[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(1),
      I1 => \data_reg[14]_53\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(1),
      O => \rd_data_o[1]_i_29_n_0\
    );
\rd_data_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[2]_i_2_n_0\,
      I1 => \rd_data_o_reg[2]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[2]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[2]_i_5_n_0\,
      O => \rd_data_o[2]_i_1_n_0\
    );
\rd_data_o[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(2),
      I1 => \data_reg[50]_17\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(2),
      O => \rd_data_o[2]_i_14_n_0\
    );
\rd_data_o[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(2),
      I1 => \data_reg[54]_13\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(2),
      O => \rd_data_o[2]_i_15_n_0\
    );
\rd_data_o[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(2),
      I1 => \data_reg[58]_9\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(2),
      O => \rd_data_o[2]_i_16_n_0\
    );
\rd_data_o[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(2),
      I1 => \data_reg[62]_5\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(2),
      O => \rd_data_o[2]_i_17_n_0\
    );
\rd_data_o[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(2),
      I1 => \data_reg[34]_33\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(2),
      O => \rd_data_o[2]_i_18_n_0\
    );
\rd_data_o[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(2),
      I1 => \data_reg[38]_29\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(2),
      O => \rd_data_o[2]_i_19_n_0\
    );
\rd_data_o[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(2),
      I1 => \data_reg[42]_25\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(2),
      O => \rd_data_o[2]_i_20_n_0\
    );
\rd_data_o[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(2),
      I1 => \data_reg[46]_21\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(2),
      O => \rd_data_o[2]_i_21_n_0\
    );
\rd_data_o[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(2),
      I1 => \data_reg[18]_49\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(2),
      O => \rd_data_o[2]_i_22_n_0\
    );
\rd_data_o[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(2),
      I1 => \data_reg[22]_45\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(2),
      O => \rd_data_o[2]_i_23_n_0\
    );
\rd_data_o[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(2),
      I1 => \data_reg[26]_41\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(2),
      O => \rd_data_o[2]_i_24_n_0\
    );
\rd_data_o[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(2),
      I1 => \data_reg[30]_37\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(2),
      O => \rd_data_o[2]_i_25_n_0\
    );
\rd_data_o[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][2]_0\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(2),
      O => \rd_data_o[2]_i_26_n_0\
    );
\rd_data_o[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(2),
      I1 => \data_reg[6]_2\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][2]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][2]\,
      O => \rd_data_o[2]_i_27_n_0\
    );
\rd_data_o[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(2),
      I1 => \data_reg[10]_57\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(2),
      O => \rd_data_o[2]_i_28_n_0\
    );
\rd_data_o[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(2),
      I1 => \data_reg[14]_53\(2),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(2),
      O => \rd_data_o[2]_i_29_n_0\
    );
\rd_data_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[3]_i_2_n_0\,
      I1 => \rd_data_o_reg[3]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[3]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[3]_i_5_n_0\,
      O => \rd_data_o[3]_i_1_n_0\
    );
\rd_data_o[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(3),
      I1 => \data_reg[50]_17\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(3),
      O => \rd_data_o[3]_i_14_n_0\
    );
\rd_data_o[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(3),
      I1 => \data_reg[54]_13\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(3),
      O => \rd_data_o[3]_i_15_n_0\
    );
\rd_data_o[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(3),
      I1 => \data_reg[58]_9\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(3),
      O => \rd_data_o[3]_i_16_n_0\
    );
\rd_data_o[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(3),
      I1 => \data_reg[62]_5\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(3),
      O => \rd_data_o[3]_i_17_n_0\
    );
\rd_data_o[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(3),
      I1 => \data_reg[34]_33\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(3),
      O => \rd_data_o[3]_i_18_n_0\
    );
\rd_data_o[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(3),
      I1 => \data_reg[38]_29\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(3),
      O => \rd_data_o[3]_i_19_n_0\
    );
\rd_data_o[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(3),
      I1 => \data_reg[42]_25\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(3),
      O => \rd_data_o[3]_i_20_n_0\
    );
\rd_data_o[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(3),
      I1 => \data_reg[46]_21\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(3),
      O => \rd_data_o[3]_i_21_n_0\
    );
\rd_data_o[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(3),
      I1 => \data_reg[18]_49\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(3),
      O => \rd_data_o[3]_i_22_n_0\
    );
\rd_data_o[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(3),
      I1 => \data_reg[22]_45\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(3),
      O => \rd_data_o[3]_i_23_n_0\
    );
\rd_data_o[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(3),
      I1 => \data_reg[26]_41\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(3),
      O => \rd_data_o[3]_i_24_n_0\
    );
\rd_data_o[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(3),
      I1 => \data_reg[30]_37\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(3),
      O => \rd_data_o[3]_i_25_n_0\
    );
\rd_data_o[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(3),
      I1 => \data_reg_n_0_[2][3]\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[1]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[0]_1\(3),
      O => \rd_data_o[3]_i_26_n_0\
    );
\rd_data_o[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(3),
      I1 => \data_reg[6]_2\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg_n_0_[5][3]\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg_n_0_[4][3]\,
      O => \rd_data_o[3]_i_27_n_0\
    );
\rd_data_o[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(3),
      I1 => \data_reg[10]_57\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(3),
      O => \rd_data_o[3]_i_28_n_0\
    );
\rd_data_o[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(3),
      I1 => \data_reg[14]_53\(3),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(3),
      O => \rd_data_o[3]_i_29_n_0\
    );
\rd_data_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[4]_i_2_n_0\,
      I1 => \rd_data_o_reg[4]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[4]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[4]_i_5_n_0\,
      O => \rd_data_o[4]_i_1_n_0\
    );
\rd_data_o[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(4),
      I1 => \data_reg[50]_17\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(4),
      O => \rd_data_o[4]_i_14_n_0\
    );
\rd_data_o[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(4),
      I1 => \data_reg[54]_13\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(4),
      O => \rd_data_o[4]_i_15_n_0\
    );
\rd_data_o[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(4),
      I1 => \data_reg[58]_9\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(4),
      O => \rd_data_o[4]_i_16_n_0\
    );
\rd_data_o[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(4),
      I1 => \data_reg[62]_5\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(4),
      O => \rd_data_o[4]_i_17_n_0\
    );
\rd_data_o[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(4),
      I1 => \data_reg[34]_33\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(4),
      O => \rd_data_o[4]_i_18_n_0\
    );
\rd_data_o[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(4),
      I1 => \data_reg[38]_29\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(4),
      O => \rd_data_o[4]_i_19_n_0\
    );
\rd_data_o[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(4),
      I1 => \data_reg[42]_25\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(4),
      O => \rd_data_o[4]_i_20_n_0\
    );
\rd_data_o[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(4),
      I1 => \data_reg[46]_21\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(4),
      O => \rd_data_o[4]_i_21_n_0\
    );
\rd_data_o[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(4),
      I1 => \data_reg[18]_49\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(4),
      O => \rd_data_o[4]_i_22_n_0\
    );
\rd_data_o[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(4),
      I1 => \data_reg[22]_45\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(4),
      O => \rd_data_o[4]_i_23_n_0\
    );
\rd_data_o[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(4),
      I1 => \data_reg[26]_41\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(4),
      O => \rd_data_o[4]_i_24_n_0\
    );
\rd_data_o[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(4),
      I1 => \data_reg[30]_37\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(4),
      O => \rd_data_o[4]_i_25_n_0\
    );
\rd_data_o[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(4),
      I1 => \^data_reg[2][4]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(0),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(0),
      O => \rd_data_o[4]_i_26_n_0\
    );
\rd_data_o[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(4),
      I1 => \^data_reg[6][4]_0\(1),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][4]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][4]_0\,
      O => \rd_data_o[4]_i_27_n_0\
    );
\rd_data_o[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(4),
      I1 => \data_reg[10]_57\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(4),
      O => \rd_data_o[4]_i_28_n_0\
    );
\rd_data_o[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(4),
      I1 => \data_reg[14]_53\(4),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(4),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(4),
      O => \rd_data_o[4]_i_29_n_0\
    );
\rd_data_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[5]_i_2_n_0\,
      I1 => \rd_data_o_reg[5]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[5]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[5]_i_5_n_0\,
      O => \rd_data_o[5]_i_1_n_0\
    );
\rd_data_o[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(5),
      I1 => \data_reg[50]_17\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(5),
      O => \rd_data_o[5]_i_14_n_0\
    );
\rd_data_o[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(5),
      I1 => \data_reg[54]_13\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(5),
      O => \rd_data_o[5]_i_15_n_0\
    );
\rd_data_o[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(5),
      I1 => \data_reg[58]_9\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(5),
      O => \rd_data_o[5]_i_16_n_0\
    );
\rd_data_o[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(5),
      I1 => \data_reg[62]_5\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(5),
      O => \rd_data_o[5]_i_17_n_0\
    );
\rd_data_o[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(5),
      I1 => \data_reg[34]_33\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(5),
      O => \rd_data_o[5]_i_18_n_0\
    );
\rd_data_o[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(5),
      I1 => \data_reg[38]_29\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(5),
      O => \rd_data_o[5]_i_19_n_0\
    );
\rd_data_o[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(5),
      I1 => \data_reg[42]_25\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(5),
      O => \rd_data_o[5]_i_20_n_0\
    );
\rd_data_o[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(5),
      I1 => \data_reg[46]_21\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(5),
      O => \rd_data_o[5]_i_21_n_0\
    );
\rd_data_o[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(5),
      I1 => \data_reg[18]_49\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(5),
      O => \rd_data_o[5]_i_22_n_0\
    );
\rd_data_o[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(5),
      I1 => \data_reg[22]_45\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(5),
      O => \rd_data_o[5]_i_23_n_0\
    );
\rd_data_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(5),
      I1 => \data_reg[26]_41\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(5),
      O => \rd_data_o[5]_i_24_n_0\
    );
\rd_data_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(5),
      I1 => \data_reg[30]_37\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(5),
      O => \rd_data_o[5]_i_25_n_0\
    );
\rd_data_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(5),
      I1 => \^data_reg[2][5]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(1),
      O => \rd_data_o[5]_i_26_n_0\
    );
\rd_data_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(5),
      I1 => \data_reg[6]_2\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][5]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][5]_0\,
      O => \rd_data_o[5]_i_27_n_0\
    );
\rd_data_o[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(5),
      I1 => \data_reg[10]_57\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(5),
      O => \rd_data_o[5]_i_28_n_0\
    );
\rd_data_o[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(5),
      I1 => \data_reg[14]_53\(5),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(5),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(5),
      O => \rd_data_o[5]_i_29_n_0\
    );
\rd_data_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[6]_i_2_n_0\,
      I1 => \rd_data_o_reg[6]_i_3_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[6]_i_4_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[6]_i_5_n_0\,
      O => \rd_data_o[6]_i_1_n_0\
    );
\rd_data_o[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(6),
      I1 => \data_reg[50]_17\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(6),
      O => \rd_data_o[6]_i_14_n_0\
    );
\rd_data_o[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(6),
      I1 => \data_reg[54]_13\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(6),
      O => \rd_data_o[6]_i_15_n_0\
    );
\rd_data_o[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(6),
      I1 => \data_reg[58]_9\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(6),
      O => \rd_data_o[6]_i_16_n_0\
    );
\rd_data_o[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(6),
      I1 => \data_reg[62]_5\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(6),
      O => \rd_data_o[6]_i_17_n_0\
    );
\rd_data_o[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(6),
      I1 => \data_reg[34]_33\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(6),
      O => \rd_data_o[6]_i_18_n_0\
    );
\rd_data_o[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(6),
      I1 => \data_reg[38]_29\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(6),
      O => \rd_data_o[6]_i_19_n_0\
    );
\rd_data_o[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(6),
      I1 => \data_reg[42]_25\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(6),
      O => \rd_data_o[6]_i_20_n_0\
    );
\rd_data_o[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(6),
      I1 => \data_reg[46]_21\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(6),
      O => \rd_data_o[6]_i_21_n_0\
    );
\rd_data_o[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(6),
      I1 => \data_reg[18]_49\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(6),
      O => \rd_data_o[6]_i_22_n_0\
    );
\rd_data_o[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(6),
      I1 => \data_reg[22]_45\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(6),
      O => \rd_data_o[6]_i_23_n_0\
    );
\rd_data_o[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(6),
      I1 => \data_reg[26]_41\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(6),
      O => \rd_data_o[6]_i_24_n_0\
    );
\rd_data_o[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(6),
      I1 => \data_reg[30]_37\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(6),
      O => \rd_data_o[6]_i_25_n_0\
    );
\rd_data_o[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(6),
      I1 => \^data_reg[2][6]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(2),
      O => \rd_data_o[6]_i_26_n_0\
    );
\rd_data_o[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(6),
      I1 => \data_reg[6]_2\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][6]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][6]_0\,
      O => \rd_data_o[6]_i_27_n_0\
    );
\rd_data_o[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(6),
      I1 => \data_reg[10]_57\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(6),
      O => \rd_data_o[6]_i_28_n_0\
    );
\rd_data_o[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(6),
      I1 => \data_reg[14]_53\(6),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(6),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(6),
      O => \rd_data_o[6]_i_29_n_0\
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      O => \rd_data_o[7]_i_1_n_0\
    );
\rd_data_o[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(7),
      I1 => \data_reg[50]_17\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[49]_18\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[48]_19\(7),
      O => \rd_data_o[7]_i_17_n_0\
    );
\rd_data_o[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(7),
      I1 => \data_reg[54]_13\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[53]_14\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[52]_15\(7),
      O => \rd_data_o[7]_i_18_n_0\
    );
\rd_data_o[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(7),
      I1 => \data_reg[58]_9\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[57]_10\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[56]_11\(7),
      O => \rd_data_o[7]_i_19_n_0\
    );
\rd_data_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[7]_i_5_n_0\,
      I1 => \rd_data_o_reg[7]_i_6_n_0\,
      I2 => rtc_0_rd_reg_o(5),
      I3 => \rd_data_o_reg[7]_i_7_n_0\,
      I4 => rtc_0_rd_reg_o(4),
      I5 => \rd_data_o_reg[7]_i_8_n_0\,
      O => \rd_data_o[7]_i_2_n_0\
    );
\rd_data_o[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(7),
      I1 => \data_reg[62]_5\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[61]_6\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[60]_7\(7),
      O => \rd_data_o[7]_i_20_n_0\
    );
\rd_data_o[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(7),
      I1 => \data_reg[34]_33\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[33]_34\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[32]_35\(7),
      O => \rd_data_o[7]_i_21_n_0\
    );
\rd_data_o[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(7),
      I1 => \data_reg[38]_29\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[37]_30\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[36]_31\(7),
      O => \rd_data_o[7]_i_22_n_0\
    );
\rd_data_o[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(7),
      I1 => \data_reg[42]_25\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[41]_26\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[40]_27\(7),
      O => \rd_data_o[7]_i_23_n_0\
    );
\rd_data_o[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(7),
      I1 => \data_reg[46]_21\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[45]_22\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[44]_23\(7),
      O => \rd_data_o[7]_i_24_n_0\
    );
\rd_data_o[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(7),
      I1 => \data_reg[18]_49\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[17]_50\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[16]_51\(7),
      O => \rd_data_o[7]_i_25_n_0\
    );
\rd_data_o[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(7),
      I1 => \data_reg[22]_45\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[21]_46\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[20]_47\(7),
      O => \rd_data_o[7]_i_26_n_0\
    );
\rd_data_o[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(7),
      I1 => \data_reg[26]_41\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[25]_42\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[24]_43\(7),
      O => \rd_data_o[7]_i_27_n_0\
    );
\rd_data_o[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(7),
      I1 => \data_reg[30]_37\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[29]_38\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[28]_39\(7),
      O => \rd_data_o[7]_i_28_n_0\
    );
\rd_data_o[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(7),
      I1 => \^data_reg[2][7]_0\,
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[1][7]_0\(3),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[0][7]_0\(3),
      O => \rd_data_o[7]_i_29_n_0\
    );
\rd_data_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(3),
      I1 => rtc_0_rd_reg_o(3),
      I2 => rtc_0_rd_reg_o(5),
      I3 => last_rd_reg(5),
      I4 => rtc_0_rd_reg_o(4),
      I5 => last_rd_reg(4),
      O => \rd_data_o[7]_i_3_n_0\
    );
\rd_data_o[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(7),
      I1 => \data_reg[6]_2\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \^data_reg[5][7]_0\,
      I4 => rtc_0_rd_reg_o(0),
      I5 => \^data_reg[4][7]_0\,
      O => \rd_data_o[7]_i_30_n_0\
    );
\rd_data_o[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(7),
      I1 => \data_reg[10]_57\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[9]_58\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[8]_59\(7),
      O => \rd_data_o[7]_i_31_n_0\
    );
\rd_data_o[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(7),
      I1 => \data_reg[14]_53\(7),
      I2 => rtc_0_rd_reg_o(1),
      I3 => \data_reg[13]_54\(7),
      I4 => rtc_0_rd_reg_o(0),
      I5 => \data_reg[12]_55\(7),
      O => \rd_data_o[7]_i_32_n_0\
    );
\rd_data_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rtc_0_rd_reg_o(0),
      I2 => rtc_0_rd_reg_o(1),
      I3 => last_rd_reg(1),
      I4 => rtc_0_rd_reg_o(2),
      I5 => last_rd_reg(2),
      O => \rd_data_o[7]_i_4_n_0\
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[0]_i_1_n_0\,
      Q => registers_0_rd_data_o(0),
      R => '0'
    );
\rd_data_o_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_22_n_0\,
      I1 => \rd_data_o[0]_i_23_n_0\,
      O => \rd_data_o_reg[0]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_24_n_0\,
      I1 => \rd_data_o[0]_i_25_n_0\,
      O => \rd_data_o_reg[0]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_26_n_0\,
      I1 => \rd_data_o[0]_i_27_n_0\,
      O => \rd_data_o_reg[0]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_28_n_0\,
      I1 => \rd_data_o[0]_i_29_n_0\,
      O => \rd_data_o_reg[0]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_6_n_0\,
      I1 => \rd_data_o_reg[0]_i_7_n_0\,
      O => \rd_data_o_reg[0]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_8_n_0\,
      I1 => \rd_data_o_reg[0]_i_9_n_0\,
      O => \rd_data_o_reg[0]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_10_n_0\,
      I1 => \rd_data_o_reg[0]_i_11_n_0\,
      O => \rd_data_o_reg[0]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_12_n_0\,
      I1 => \rd_data_o_reg[0]_i_13_n_0\,
      O => \rd_data_o_reg[0]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_14_n_0\,
      I1 => \rd_data_o[0]_i_15_n_0\,
      O => \rd_data_o_reg[0]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_16_n_0\,
      I1 => \rd_data_o[0]_i_17_n_0\,
      O => \rd_data_o_reg[0]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_18_n_0\,
      I1 => \rd_data_o[0]_i_19_n_0\,
      O => \rd_data_o_reg[0]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_20_n_0\,
      I1 => \rd_data_o[0]_i_21_n_0\,
      O => \rd_data_o_reg[0]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[1]_i_1_n_0\,
      Q => registers_0_rd_data_o(1),
      R => '0'
    );
\rd_data_o_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_22_n_0\,
      I1 => \rd_data_o[1]_i_23_n_0\,
      O => \rd_data_o_reg[1]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_24_n_0\,
      I1 => \rd_data_o[1]_i_25_n_0\,
      O => \rd_data_o_reg[1]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_26_n_0\,
      I1 => \rd_data_o[1]_i_27_n_0\,
      O => \rd_data_o_reg[1]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_28_n_0\,
      I1 => \rd_data_o[1]_i_29_n_0\,
      O => \rd_data_o_reg[1]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_6_n_0\,
      I1 => \rd_data_o_reg[1]_i_7_n_0\,
      O => \rd_data_o_reg[1]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_8_n_0\,
      I1 => \rd_data_o_reg[1]_i_9_n_0\,
      O => \rd_data_o_reg[1]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_10_n_0\,
      I1 => \rd_data_o_reg[1]_i_11_n_0\,
      O => \rd_data_o_reg[1]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_12_n_0\,
      I1 => \rd_data_o_reg[1]_i_13_n_0\,
      O => \rd_data_o_reg[1]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_14_n_0\,
      I1 => \rd_data_o[1]_i_15_n_0\,
      O => \rd_data_o_reg[1]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_16_n_0\,
      I1 => \rd_data_o[1]_i_17_n_0\,
      O => \rd_data_o_reg[1]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_18_n_0\,
      I1 => \rd_data_o[1]_i_19_n_0\,
      O => \rd_data_o_reg[1]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_20_n_0\,
      I1 => \rd_data_o[1]_i_21_n_0\,
      O => \rd_data_o_reg[1]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[2]_i_1_n_0\,
      Q => registers_0_rd_data_o(2),
      R => '0'
    );
\rd_data_o_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_22_n_0\,
      I1 => \rd_data_o[2]_i_23_n_0\,
      O => \rd_data_o_reg[2]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_24_n_0\,
      I1 => \rd_data_o[2]_i_25_n_0\,
      O => \rd_data_o_reg[2]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_26_n_0\,
      I1 => \rd_data_o[2]_i_27_n_0\,
      O => \rd_data_o_reg[2]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_28_n_0\,
      I1 => \rd_data_o[2]_i_29_n_0\,
      O => \rd_data_o_reg[2]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_6_n_0\,
      I1 => \rd_data_o_reg[2]_i_7_n_0\,
      O => \rd_data_o_reg[2]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_8_n_0\,
      I1 => \rd_data_o_reg[2]_i_9_n_0\,
      O => \rd_data_o_reg[2]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_10_n_0\,
      I1 => \rd_data_o_reg[2]_i_11_n_0\,
      O => \rd_data_o_reg[2]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_12_n_0\,
      I1 => \rd_data_o_reg[2]_i_13_n_0\,
      O => \rd_data_o_reg[2]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_14_n_0\,
      I1 => \rd_data_o[2]_i_15_n_0\,
      O => \rd_data_o_reg[2]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_16_n_0\,
      I1 => \rd_data_o[2]_i_17_n_0\,
      O => \rd_data_o_reg[2]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_18_n_0\,
      I1 => \rd_data_o[2]_i_19_n_0\,
      O => \rd_data_o_reg[2]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_20_n_0\,
      I1 => \rd_data_o[2]_i_21_n_0\,
      O => \rd_data_o_reg[2]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[3]_i_1_n_0\,
      Q => registers_0_rd_data_o(3),
      R => '0'
    );
\rd_data_o_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_22_n_0\,
      I1 => \rd_data_o[3]_i_23_n_0\,
      O => \rd_data_o_reg[3]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_24_n_0\,
      I1 => \rd_data_o[3]_i_25_n_0\,
      O => \rd_data_o_reg[3]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_26_n_0\,
      I1 => \rd_data_o[3]_i_27_n_0\,
      O => \rd_data_o_reg[3]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_28_n_0\,
      I1 => \rd_data_o[3]_i_29_n_0\,
      O => \rd_data_o_reg[3]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_6_n_0\,
      I1 => \rd_data_o_reg[3]_i_7_n_0\,
      O => \rd_data_o_reg[3]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_8_n_0\,
      I1 => \rd_data_o_reg[3]_i_9_n_0\,
      O => \rd_data_o_reg[3]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_10_n_0\,
      I1 => \rd_data_o_reg[3]_i_11_n_0\,
      O => \rd_data_o_reg[3]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_12_n_0\,
      I1 => \rd_data_o_reg[3]_i_13_n_0\,
      O => \rd_data_o_reg[3]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_14_n_0\,
      I1 => \rd_data_o[3]_i_15_n_0\,
      O => \rd_data_o_reg[3]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_16_n_0\,
      I1 => \rd_data_o[3]_i_17_n_0\,
      O => \rd_data_o_reg[3]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_18_n_0\,
      I1 => \rd_data_o[3]_i_19_n_0\,
      O => \rd_data_o_reg[3]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_20_n_0\,
      I1 => \rd_data_o[3]_i_21_n_0\,
      O => \rd_data_o_reg[3]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[4]_i_1_n_0\,
      Q => registers_0_rd_data_o(4),
      R => '0'
    );
\rd_data_o_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_22_n_0\,
      I1 => \rd_data_o[4]_i_23_n_0\,
      O => \rd_data_o_reg[4]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_24_n_0\,
      I1 => \rd_data_o[4]_i_25_n_0\,
      O => \rd_data_o_reg[4]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_26_n_0\,
      I1 => \rd_data_o[4]_i_27_n_0\,
      O => \rd_data_o_reg[4]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_28_n_0\,
      I1 => \rd_data_o[4]_i_29_n_0\,
      O => \rd_data_o_reg[4]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_6_n_0\,
      I1 => \rd_data_o_reg[4]_i_7_n_0\,
      O => \rd_data_o_reg[4]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_8_n_0\,
      I1 => \rd_data_o_reg[4]_i_9_n_0\,
      O => \rd_data_o_reg[4]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_10_n_0\,
      I1 => \rd_data_o_reg[4]_i_11_n_0\,
      O => \rd_data_o_reg[4]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_12_n_0\,
      I1 => \rd_data_o_reg[4]_i_13_n_0\,
      O => \rd_data_o_reg[4]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_14_n_0\,
      I1 => \rd_data_o[4]_i_15_n_0\,
      O => \rd_data_o_reg[4]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_16_n_0\,
      I1 => \rd_data_o[4]_i_17_n_0\,
      O => \rd_data_o_reg[4]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_18_n_0\,
      I1 => \rd_data_o[4]_i_19_n_0\,
      O => \rd_data_o_reg[4]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_20_n_0\,
      I1 => \rd_data_o[4]_i_21_n_0\,
      O => \rd_data_o_reg[4]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[5]_i_1_n_0\,
      Q => registers_0_rd_data_o(5),
      R => '0'
    );
\rd_data_o_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_22_n_0\,
      I1 => \rd_data_o[5]_i_23_n_0\,
      O => \rd_data_o_reg[5]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_24_n_0\,
      I1 => \rd_data_o[5]_i_25_n_0\,
      O => \rd_data_o_reg[5]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_26_n_0\,
      I1 => \rd_data_o[5]_i_27_n_0\,
      O => \rd_data_o_reg[5]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_28_n_0\,
      I1 => \rd_data_o[5]_i_29_n_0\,
      O => \rd_data_o_reg[5]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_6_n_0\,
      I1 => \rd_data_o_reg[5]_i_7_n_0\,
      O => \rd_data_o_reg[5]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_8_n_0\,
      I1 => \rd_data_o_reg[5]_i_9_n_0\,
      O => \rd_data_o_reg[5]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_10_n_0\,
      I1 => \rd_data_o_reg[5]_i_11_n_0\,
      O => \rd_data_o_reg[5]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_12_n_0\,
      I1 => \rd_data_o_reg[5]_i_13_n_0\,
      O => \rd_data_o_reg[5]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_14_n_0\,
      I1 => \rd_data_o[5]_i_15_n_0\,
      O => \rd_data_o_reg[5]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_16_n_0\,
      I1 => \rd_data_o[5]_i_17_n_0\,
      O => \rd_data_o_reg[5]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_18_n_0\,
      I1 => \rd_data_o[5]_i_19_n_0\,
      O => \rd_data_o_reg[5]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_20_n_0\,
      I1 => \rd_data_o[5]_i_21_n_0\,
      O => \rd_data_o_reg[5]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[6]_i_1_n_0\,
      Q => registers_0_rd_data_o(6),
      R => '0'
    );
\rd_data_o_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_22_n_0\,
      I1 => \rd_data_o[6]_i_23_n_0\,
      O => \rd_data_o_reg[6]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_24_n_0\,
      I1 => \rd_data_o[6]_i_25_n_0\,
      O => \rd_data_o_reg[6]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_26_n_0\,
      I1 => \rd_data_o[6]_i_27_n_0\,
      O => \rd_data_o_reg[6]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_28_n_0\,
      I1 => \rd_data_o[6]_i_29_n_0\,
      O => \rd_data_o_reg[6]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_6_n_0\,
      I1 => \rd_data_o_reg[6]_i_7_n_0\,
      O => \rd_data_o_reg[6]_i_2_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_8_n_0\,
      I1 => \rd_data_o_reg[6]_i_9_n_0\,
      O => \rd_data_o_reg[6]_i_3_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_10_n_0\,
      I1 => \rd_data_o_reg[6]_i_11_n_0\,
      O => \rd_data_o_reg[6]_i_4_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_12_n_0\,
      I1 => \rd_data_o_reg[6]_i_13_n_0\,
      O => \rd_data_o_reg[6]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_14_n_0\,
      I1 => \rd_data_o[6]_i_15_n_0\,
      O => \rd_data_o_reg[6]_i_6_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_16_n_0\,
      I1 => \rd_data_o[6]_i_17_n_0\,
      O => \rd_data_o_reg[6]_i_7_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_18_n_0\,
      I1 => \rd_data_o[6]_i_19_n_0\,
      O => \rd_data_o_reg[6]_i_8_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_20_n_0\,
      I1 => \rd_data_o[6]_i_21_n_0\,
      O => \rd_data_o_reg[6]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[7]_i_2_n_0\,
      Q => registers_0_rd_data_o(7),
      R => '0'
    );
\rd_data_o_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_19_n_0\,
      I1 => \rd_data_o[7]_i_20_n_0\,
      O => \rd_data_o_reg[7]_i_10_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_21_n_0\,
      I1 => \rd_data_o[7]_i_22_n_0\,
      O => \rd_data_o_reg[7]_i_11_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_23_n_0\,
      I1 => \rd_data_o[7]_i_24_n_0\,
      O => \rd_data_o_reg[7]_i_12_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_25_n_0\,
      I1 => \rd_data_o[7]_i_26_n_0\,
      O => \rd_data_o_reg[7]_i_13_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_27_n_0\,
      I1 => \rd_data_o[7]_i_28_n_0\,
      O => \rd_data_o_reg[7]_i_14_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_29_n_0\,
      I1 => \rd_data_o[7]_i_30_n_0\,
      O => \rd_data_o_reg[7]_i_15_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_31_n_0\,
      I1 => \rd_data_o[7]_i_32_n_0\,
      O => \rd_data_o_reg[7]_i_16_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\rd_data_o_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_9_n_0\,
      I1 => \rd_data_o_reg[7]_i_10_n_0\,
      O => \rd_data_o_reg[7]_i_5_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_11_n_0\,
      I1 => \rd_data_o_reg[7]_i_12_n_0\,
      O => \rd_data_o_reg[7]_i_6_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_13_n_0\,
      I1 => \rd_data_o_reg[7]_i_14_n_0\,
      O => \rd_data_o_reg[7]_i_7_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_15_n_0\,
      I1 => \rd_data_o_reg[7]_i_16_n_0\,
      O => \rd_data_o_reg[7]_i_8_n_0\,
      S => rtc_0_rd_reg_o(3)
    );
\rd_data_o_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_17_n_0\,
      I1 => \rd_data_o[7]_i_18_n_0\,
      O => \rd_data_o_reg[7]_i_9_n_0\,
      S => rtc_0_rd_reg_o(2)
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^refresh_reg[3]_0\(0)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => p_0_in(4)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => seccnt_reg(23),
      I1 => seccnt_reg(24),
      I2 => \refresh[5]_i_3_n_0\,
      I3 => \refresh[5]_i_4_n_0\,
      I4 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => p_0_in(5)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => seccnt_reg(22),
      I1 => seccnt_reg(19),
      I2 => \refresh[5]_i_5_n_0\,
      I3 => seccnt_reg(20),
      I4 => seccnt_reg(21),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \refresh[5]_i_6_n_0\,
      O => \refresh[5]_i_4_n_0\
    );
\refresh[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \refresh[5]_i_7_n_0\,
      I1 => seccnt_reg(14),
      I2 => seccnt_reg(15),
      I3 => seccnt_reg(17),
      I4 => seccnt_reg(16),
      I5 => seccnt_reg(18),
      O => \refresh[5]_i_5_n_0\
    );
\refresh[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \refresh[5]_i_6_n_0\
    );
\refresh[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \refresh[5]_i_7_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(2),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^refresh_reg[3]_0\(0),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(4),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(5),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(1),
      I1 => registers_0_rd_data_o(0),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(7),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(6),
      O => sda_o_i_11_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(5),
      I1 => registers_0_rd_data_o(4),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(3),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(2),
      O => sda_o_i_12_n_0
    );
sda_o_reg_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => sda_o_i_11_n_0,
      I1 => sda_o_i_12_n_0,
      O => \cnt_reg[2]\,
      S => sda_o_i_2(2)
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \refresh[5]_i_4_n_0\,
      I1 => \refresh[5]_i_3_n_0\,
      I2 => seccnt_reg(24),
      I3 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_i_reg_6,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rtc_0_rd_reg_o(2),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(0),
      O => \wr_data[10]_i_1_n_0\
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(4),
      I1 => rtc_0_rd_reg_o(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(1),
      O => \wr_data[12]_i_1_n_0\
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(5),
      I1 => rtc_0_rd_reg_o(5),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(2),
      O => \wr_data[13]_i_1__0_n_0\
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_6,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_6,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(0),
      Q => \wr_data_reg[14]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[10]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(10),
      Q => \wr_data_reg[14]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[12]_i_1_n_0\,
      Q => \wr_data_reg[14]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[13]_i_1__0_n_0\,
      Q => \wr_data_reg[14]_0\(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => \wr_data_reg[14]_0\(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(1),
      Q => \wr_data_reg[14]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(2),
      Q => \wr_data_reg[14]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(3),
      Q => \wr_data_reg[14]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(4),
      Q => \wr_data_reg[14]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(5),
      Q => \wr_data_reg[14]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(6),
      Q => \wr_data_reg[14]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(7),
      Q => \wr_data_reg[14]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(8),
      Q => \wr_data_reg[14]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(9),
      Q => \wr_data_reg[14]_0\(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    sda_reg_0 : out STD_LOGIC;
    scl_reg_0 : out STD_LOGIC;
    i2c_rw_reg_0 : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg_0 : out STD_LOGIC;
    \tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_1 : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_13\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_12\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[4]_1\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \data_o_reg[3]_1\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \data_o_reg[0]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    old_scl_reg_0 : out STD_LOGIC;
    \cnt_reg[1]_0\ : out STD_LOGIC;
    \bcnt_reg[1]_1\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_1\ : out STD_LOGIC;
    \cnt_reg[0]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_2\ : out STD_LOGIC;
    \sda_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg_1 : in STD_LOGIC;
    scl_reg_1 : in STD_LOGIC;
    i2c_rw_reg_1 : in STD_LOGIC;
    update_t_reg_4 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ack : STD_LOGIC;
  signal \^ack14_out\ : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal \^ack_reg_0\ : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \^bcnt_reg[0]_1\ : STD_LOGIC;
  signal \^bcnt_reg[1]_0\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \^cnt_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[13][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[14][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[17][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[18][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[19][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[22][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[24][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[25][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[26][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[28][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[29][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[30][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[32][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[36][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[37][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[38][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[41][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[42][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[43][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[46][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[47][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[48][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[49][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_11_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_8_n_0\ : STD_LOGIC;
  signal \data[51][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[55][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[56][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[57][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[59][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[62][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[63][7]_i_2_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^goreg_bm.dout_i_reg[11]_5\ : STD_LOGIC;
  signal \^i2c_rw_reg_0\ : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal \^old_scl_reg_0\ : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_5_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_6_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_3_n_0\ : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^scl_reg_0\ : STD_LOGIC;
  signal \^scl_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal sda_o_i_14_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal \^sda_reg_0\ : STD_LOGIC;
  signal \^sda_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_1 : STD_LOGIC;
  signal \^tmp_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal update_t2_out : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \^update_t_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bcnt[10]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bcnt[5]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bcnt[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bcnt[9]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \cnt[3]_i_7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data[0][3]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data[11][7]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data[12][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[13][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[17][7]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[18][7]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[19][7]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[1][6]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[20][7]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[20][7]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[22][7]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[23][7]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[24][7]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[26][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[28][7]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[30][7]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[36][7]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[38][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[39][7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data[3][0]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[3][3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[3][4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data[3][5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data[3][6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[3][7]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data[3][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[3][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[43][7]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[44][7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[44][7]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[44][7]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[47][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[48][7]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[48][7]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[4][1]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[4][2]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[4][3]_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \data[4][3]_i_11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[4][5]_i_8\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[52][7]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[53][7]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[53][7]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data[53][7]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[54][7]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[54][7]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[55][7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data[56][7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[58][7]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[58][7]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[59][7]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[5][4]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[60][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[61][7]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[61][7]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[62][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[63][0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \data[63][1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data[63][2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[63][7]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ptr[2]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ptr[3]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ptr[3]_i_6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ptr[4]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sda_o_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of sda_o_i_5 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \wr_data[0]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_data[3]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \wr_data[4]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \wr_data[5]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \wr_data[6]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \wr_data[7]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair132";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  ack14_out <= \^ack14_out\;
  ack_reg_0 <= \^ack_reg_0\;
  \bcnt_reg[0]_1\ <= \^bcnt_reg[0]_1\;
  \bcnt_reg[1]_0\ <= \^bcnt_reg[1]_0\;
  \cnt_reg[2]_0\(2 downto 0) <= \^cnt_reg[2]_0\(2 downto 0);
  \data_o_reg[7]_1\(4 downto 0) <= \^data_o_reg[7]_1\(4 downto 0);
  \goreg_bm.dout_i_reg[11]_5\ <= \^goreg_bm.dout_i_reg[11]_5\;
  i2c_rw_reg_0 <= \^i2c_rw_reg_0\;
  old_scl_reg_0 <= \^old_scl_reg_0\;
  scl_reg_0 <= \^scl_reg_0\;
  \scl_sr_reg[1]_0\(1 downto 0) <= \^scl_sr_reg[1]_0\(1 downto 0);
  sda_reg_0 <= \^sda_reg_0\;
  \sda_sr_reg[1]_0\(1 downto 0) <= \^sda_sr_reg[1]_0\(1 downto 0);
  \tmp_reg[0]_0\(0) <= \^tmp_reg[0]_0\(0);
  update_t_reg_0 <= \^update_t_reg_0\;
  update_t_reg_1 <= \^update_t_reg_1\;
ack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => ack,
      I2 => reset,
      I3 => \^bcnt_reg[1]_0\,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      O => p_1_in(0)
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => reset,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => reset,
      I2 => \^ack_reg_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(10),
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => bcnt(9),
      O => p_1_in(10)
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^sda_reg_0\,
      I1 => old_sda,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => reset,
      O => \^ack14_out\
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bcnt[8]_i_3_n_0\,
      I1 => bcnt(9),
      I2 => bcnt(8),
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(10),
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(8),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      O => p_1_in(1)
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      O => p_1_in(2)
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(2),
      I5 => bcnt(3),
      O => p_1_in(3)
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(2),
      I2 => bcnt(0),
      I3 => bcnt(1),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => p_1_in(4)
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[5]_i_2_n_0\,
      I2 => bcnt(5),
      O => p_1_in(5)
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(4),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(6),
      O => p_1_in(6)
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08CC8000"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(6),
      I3 => \bcnt[8]_i_3_n_0\,
      I4 => bcnt(7),
      O => p_1_in(7)
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A8A8A80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[8]_i_2_n_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(8),
      O => p_1_in(8)
    );
\bcnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(10),
      I1 => bcnt(6),
      I2 => bcnt(7),
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[8]_i_2_n_0\
    );
\bcnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(0),
      I4 => bcnt(1),
      I5 => bcnt(3),
      O => \bcnt[8]_i_3_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(9),
      O => p_1_in(9)
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(0),
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(10),
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(1),
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(2),
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(3),
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(4),
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(5),
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(6),
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(7),
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(8),
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(9),
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F1F1F001F"
    )
        port map (
      I0 => ack,
      I1 => \cnt[3]_i_7_n_0\,
      I2 => \cnt[3]_i_6_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^cnt_reg[2]_0\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => \^sda_reg_0\,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEEEE"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => \^ack_reg_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \tmp[7]_i_2_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => ack,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \^ack_reg_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => cnt(3),
      I3 => \^cnt_reg[2]_0\(1),
      I4 => \^cnt_reg[2]_0\(0),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => \^sda_reg_0\,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[3]_i_3_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFEFAF"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => ack,
      I2 => \cnt[3]_i_5_n_0\,
      I3 => \cnt[3]_i_6_n_0\,
      I4 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => ack,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \cnt[3]_i_6_n_0\,
      O => \^bcnt_reg[1]_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(2),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^scl_reg_0\,
      I1 => old_scl,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => cnt(3),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => bcnt(0),
      O => \cnt[3]_i_7_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => cnt(3),
      R => reset
    );
\data[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[0][0]_0\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_3\
    );
\data[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[11]_5\,
      I1 => \data_reg[0][0]\,
      O => \goreg_bm.dout_i_reg[11]_4\
    );
\data[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[0][3]\,
      O => \data_o_reg[3]_1\
    );
\data[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FF1000100010"
    )
        port map (
      I0 => dout(11),
      I1 => dout(8),
      I2 => \data_reg[8][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(0),
      I5 => \data[4][3]_i_11_n_0\,
      O => \^goreg_bm.dout_i_reg[11]_5\
    );
\data[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[11][7]_i_4_n_0\,
      I5 => \data[10][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_4\(0)
    );
\data[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(9),
      I2 => dout(11),
      I3 => dout(8),
      I4 => \data_reg[14][0]_0\,
      I5 => \data_reg[19][0]\,
      O => \data[10][7]_i_2_n_0\
    );
\data[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data[11][7]_i_2_n_0\,
      I1 => \data_reg[11][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_3\(0)
    );
\data[11][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \^update_t_reg_1\,
      I4 => dout(8),
      I5 => dout(9),
      O => \data[11][7]_i_2_n_0\
    );
\data[11][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(2),
      O => \data[11][7]_i_4_n_0\
    );
\data[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data[12][7]_i_2_n_0\,
      I1 => \data[60][7]_i_3_n_0\,
      I2 => \data_reg[12][0]\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[3][5]_0\,
      O => \goreg_bm.dout_i_reg[11]_1\(0)
    );
\data[12][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(3),
      O => \data[12][7]_i_2_n_0\
    );
\data[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0004040000"
    )
        port map (
      I0 => \data[13][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => dout(11),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[13][0]\,
      O => \wr_reg_o_reg[3]_5\(0)
    );
\data[13][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[13][7]_i_2_n_0\
    );
\data[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => \data[44][7]_i_2_n_0\,
      I2 => \data_reg[14][0]_0\,
      I3 => dout(13),
      I4 => \data_reg[14][0]\,
      I5 => \data[44][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[13]_3\(0)
    );
\data[14][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \wr_data_reg[11]\,
      I4 => \^update_t_reg_0\,
      I5 => \^q\(1),
      O => \data[14][7]_i_2_n_0\
    );
\data[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(2),
      I3 => \data[47][7]_i_2_n_0\,
      I4 => \data_reg[15][0]\,
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_9\(0)
    );
\data[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data_reg[61][0]\,
      I5 => \data_reg[16][0]\,
      O => \wr_reg_o_reg[5]_0\(0)
    );
\data[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF202000002020"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => \data_reg[17][0]\,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]\(0)
    );
\data[17][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[17][7]_i_3_n_0\
    );
\data[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4040404040"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \data_reg[18][0]\,
      O => \wr_reg_o_reg[4]_3\(0)
    );
\data[18][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(3),
      O => \data[18][7]_i_2_n_0\
    );
\data[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data_reg[19][0]\,
      I1 => \data_reg[19][0]_0\,
      I2 => \data[52][7]_i_5_n_0\,
      I3 => \data[19][7]_i_3_n_0\,
      I4 => \data[22][7]_i_2_n_0\,
      I5 => \^update_t_reg_1\,
      O => \goreg_bm.dout_i_reg[10]\(0)
    );
\data[19][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[19][7]_i_3_n_0\
    );
\data[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[1][0]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_2\
    );
\data[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200FF0202"
    )
        port map (
      I0 => \data_reg[17][0]\,
      I1 => dout(12),
      I2 => underflow,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(6),
      I1 => \^data_o_reg[7]_1\(3),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[6]\
    );
\data[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \data[20][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => \^q\(0),
      I3 => \data[20][7]_i_3_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[20][0]\,
      O => \wr_reg_o_reg[3]_1\(0)
    );
\data[20][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(1),
      O => \data[20][7]_i_2_n_0\
    );
\data[20][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      O => \data[20][7]_i_3_n_0\
    );
\data[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(2),
      I2 => \data[53][7]_i_4_n_0\,
      I3 => \data_reg[59][0]\,
      I4 => dout(11),
      I5 => \data_reg[21][0]\,
      O => \wr_reg_o_reg[5]_6\(0)
    );
\data[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[22][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[14][0]\,
      I4 => \data_reg[22][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \wr_reg_o_reg[5]_5\(0)
    );
\data[22][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[22][7]_i_2_n_0\
    );
\data[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[23][7]_i_2_n_0\,
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \data[23][7]_i_3_n_0\,
      O => update_i_reg(0)
    );
\data[23][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(9),
      I3 => \data_reg[53][0]\,
      I4 => dout(11),
      I5 => dout(13),
      O => \data[23][7]_i_2_n_0\
    );
\data[23][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[23][7]_i_3_n_0\
    );
\data[24][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[58][7]_i_4_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[58][0]\,
      O => \wr_reg_o_reg[5]_2\(0)
    );
\data[24][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(9),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => underflow,
      O => \data[24][7]_i_2_n_0\
    );
\data[25][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[25][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[61][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_1\(0)
    );
\data[25][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => \data_reg[49][0]\,
      I4 => dout(10),
      I5 => dout(13),
      O => \data[25][7]_i_2_n_0\
    );
\data[26][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[26][7]_i_4_n_0\,
      O => \wr_reg_o_reg[5]_7\
    );
\data[26][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[26][7]_i_4_n_0\
    );
\data[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data_reg[27][0]\,
      O => \wr_reg_o_reg[1]_0\(0)
    );
\data[28][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \data[28][7]_i_3_n_0\,
      O => \wr_reg_o_reg[1]_1\
    );
\data[28][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[28][7]_i_3_n_0\
    );
\data[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[29][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_3\(0)
    );
\data[29][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => dout(9),
      I4 => dout(13),
      I5 => \data_reg[53][0]\,
      O => \data[29][7]_i_2_n_0\
    );
\data[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACA0ACA0ACAFAC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \^update_t_reg_1\,
      I3 => underflow,
      I4 => \data_reg[2][0]\,
      I5 => \data_reg[2][0]_0\,
      O => \data_o_reg[0]_4\
    );
\data[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111000000F0"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \data_reg[18][0]\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[4]_11\
    );
\data[2][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \data[48][7]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_12\
    );
\data[30][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[58][7]_i_4_n_0\,
      I2 => \data_reg[53][0]\,
      I3 => dout(13),
      I4 => dout(8),
      I5 => \data_reg[30][0]\,
      O => \goreg_bm.dout_i_reg[13]_0\(0)
    );
\data[30][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[30][7]_i_2_n_0\
    );
\data[31][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => dout(13),
      I1 => \data_reg[47][0]_0\,
      I2 => \data_reg[59][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(2),
      I5 => \data[63][7]_i_2_n_0\,
      O => \goreg_bm.dout_i_reg[13]_2\(0)
    );
\data[32][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[32][0]\,
      I1 => \data[32][7]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^update_t_reg_1\,
      I5 => \data[38][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_8\(0)
    );
\data[32][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(0),
      O => \data[32][7]_i_3_n_0\
    );
\data[33][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[43][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => \data[44][7]_i_3_n_0\,
      I3 => \data_reg[33][0]_0\,
      I4 => \data_reg[33][0]\,
      I5 => \data[53][7]_i_3_n_0\,
      O => \wr_reg_o_reg[0]_1\(0)
    );
\data[34][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(2),
      O => \data[34][7]_i_3_n_0\
    );
\data[35][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_reg[35][0]_0\,
      I1 => \data_reg[35][0]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_4\(0)
    );
\data[36][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[36][0]\,
      I1 => \data_reg[36][0]_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[36][7]_i_4_n_0\,
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_10\(0)
    );
\data[36][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      O => \data[36][7]_i_4_n_0\
    );
\data[37][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101010101"
    )
        port map (
      I0 => \data_reg[37][0]\,
      I1 => underflow,
      I2 => \^update_t_reg_1\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \data[37][7]_i_3_n_0\,
      O => \guf.guf1.underflow_i_reg\(0)
    );
\data[37][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => \^q\(0),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[37][7]_i_3_n_0\
    );
\data[38][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440F0044440000"
    )
        port map (
      I0 => \data[54][7]_i_4_n_0\,
      I1 => \data[38][7]_i_2_n_0\,
      I2 => dout(8),
      I3 => dout(13),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[38][0]\,
      O => \goreg_bm.dout_i_reg[8]\(0)
    );
\data[38][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(1),
      O => \data[38][7]_i_2_n_0\
    );
\data[39][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \data_reg[39][0]\,
      I1 => \data_reg[47][0]\,
      I2 => \data[55][7]_i_2_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      O => \wr_reg_o_reg[3]_2\(0)
    );
\data[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(0),
      I1 => rtc_0_data_o(0),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[0]\
    );
\data[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      O => \data_o_reg[7]_0\(3)
    );
\data[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      O => \data_o_reg[7]_0\(4)
    );
\data[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(5),
      O => \data_o_reg[7]_0\(5)
    );
\data[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(6),
      O => \data_o_reg[7]_0\(6)
    );
\data[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200020002"
    )
        port map (
      I0 => \data[3][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[3][7]_i_4_n_0\,
      I4 => \data_reg[3][5]\,
      I5 => \data_reg[3][5]_0\,
      O => \wr_reg_o_reg[5]_12\
    );
\data[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(7),
      O => \data_o_reg[7]_0\(7)
    );
\data[3][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(1),
      O => \data[3][7]_i_3_n_0\
    );
\data[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(1),
      O => \data[3][7]_i_4_n_0\
    );
\data[40][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001FF0100"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^update_t_reg_1\,
      I4 => \data_reg[33][0]\,
      I5 => \data_reg[40][0]\,
      O => \wr_reg_o_reg[4]_5\(0)
    );
\data[41][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[41][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_11\(0)
    );
\data[41][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => dout(8),
      I1 => dout(13),
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[33][0]\,
      O => \data[41][7]_i_2_n_0\
    );
\data[42][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[42][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_6\(0)
    );
\data[42][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(11),
      I2 => \data_reg[42][0]\,
      I3 => dout(10),
      I4 => dout(13),
      I5 => dout(9),
      O => \data[42][7]_i_2_n_0\
    );
\data[43][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F44444444444"
    )
        port map (
      I0 => \data_reg[43][0]\,
      I1 => \data_reg[47][0]\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[43][7]_i_2_n_0\,
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[3]_9\(0)
    );
\data[43][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[43][7]_i_2_n_0\
    );
\data[44][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \data[44][7]_i_2_n_0\,
      I3 => \data[44][7]_i_3_n_0\,
      I4 => \data[44][7]_i_4_n_0\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[5]_9\(0)
    );
\data[44][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      O => \data[44][7]_i_2_n_0\
    );
\data[44][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[44][7]_i_3_n_0\
    );
\data[44][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(11),
      I3 => dout(8),
      O => \data[44][7]_i_4_n_0\
    );
\data[45][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202FF0002020000"
    )
        port map (
      I0 => \data[61][7]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \data_reg[45][0]\,
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[4]_6\(0)
    );
\data[46][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(1),
      I5 => rtc_0_wr_reg_o(3),
      O => \data[46][7]_i_3_n_0\
    );
\data[47][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data[47][7]_i_2_n_0\,
      I2 => \data[53][7]_i_5_n_0\,
      I3 => \data_reg[47][0]_0\,
      I4 => dout(13),
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_10\(0)
    );
\data[47][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[47][7]_i_2_n_0\
    );
\data[48][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[48][7]_i_2_n_0\,
      I2 => dout(11),
      I3 => dout(10),
      I4 => \data_reg[12][0]\,
      I5 => \data[48][7]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[11]_0\(0)
    );
\data[48][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[48][7]_i_2_n_0\
    );
\data[48][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => dout(12),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(13),
      O => \data[48][7]_i_4_n_0\
    );
\data[49][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5503550055005500"
    )
        port map (
      I0 => \data[49][7]_i_2_n_0\,
      I1 => \data_reg[33][0]_0\,
      I2 => \data_reg[49][0]\,
      I3 => \^update_t_reg_1\,
      I4 => dout(13),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[13]_4\(0)
    );
\data[49][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(2),
      O => \data[49][7]_i_2_n_0\
    );
\data[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0FFFCCCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[4][0]\,
      I3 => \data_reg[4][0]_0\,
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \data_o_reg[0]_0\
    );
\data[4][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(1),
      I1 => rtc_0_data_o(1),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[1]\
    );
\data[4][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC0ACCA"
    )
        port map (
      I0 => dout(2),
      I1 => rtc_0_data_o(2),
      I2 => \wr_data_reg[11]\,
      I3 => \^update_t_reg_0\,
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[2]\
    );
\data[4][3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2828EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      I4 => underflow,
      O => \data_o_reg[3]_0\
    );
\data[4][3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[4][3]_i_11_n_0\
    );
\data[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808F80"
    )
        port map (
      I0 => \data[4][3]_i_11_n_0\,
      I1 => \^q\(0),
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[36][0]_0\,
      I4 => dout(13),
      I5 => dout(8),
      O => \wr_reg_o_reg[2]_0\
    );
\data[4][3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      O => \^update_t_reg_1\
    );
\data[4][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(0),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[4][5]_i_8_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_1\
    );
\data[4][5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(2),
      O => \data[4][5]_i_8_n_0\
    );
\data[50][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[50][0]\,
      I1 => \data[52][7]_i_5_n_0\,
      I2 => \data[58][7]_i_5_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(1),
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[3]_7\(0)
    );
\data[51][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000FF00FF8080"
    )
        port map (
      I0 => dout(12),
      I1 => dout(13),
      I2 => \data_reg[3][5]\,
      I3 => \data[51][7]_i_2_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_0\(0)
    );
\data[51][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \data[51][7]_i_2_n_0\
    );
\data[52][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[52][7]_i_3_n_0\,
      I2 => dout(9),
      I3 => dout(8),
      I4 => \data_reg[52][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[9]\(0)
    );
\data[52][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF9FFFFFF"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[52][7]_i_2_n_0\
    );
\data[52][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[52][7]_i_3_n_0\
    );
\data[52][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => dout(11),
      O => \data[52][7]_i_5_n_0\
    );
\data[53][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => \data_reg[53][0]\,
      I1 => dout(11),
      I2 => dout(9),
      I3 => \data[53][7]_i_3_n_0\,
      I4 => \data[53][7]_i_4_n_0\,
      I5 => \data[53][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[11]_2\(0)
    );
\data[53][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(13),
      I3 => dout(8),
      O => \data[53][7]_i_3_n_0\
    );
\data[53][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(1),
      O => \data[53][7]_i_4_n_0\
    );
\data[53][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \data[53][7]_i_5_n_0\
    );
\data[54][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F888888"
    )
        port map (
      I0 => \data_reg[20][0]\,
      I1 => \data[54][7]_i_3_n_0\,
      I2 => \data[54][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(0),
      O => \wr_reg_o_reg[4]_0\(0)
    );
\data[54][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => underflow,
      I3 => dout(13),
      I4 => dout(9),
      O => \data[54][7]_i_3_n_0\
    );
\data[54][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      O => \data[54][7]_i_4_n_0\
    );
\data[55][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => \data[55][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data_reg[39][0]\,
      I4 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_4\(0)
    );
\data[55][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(0),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data[55][7]_i_2_n_0\
    );
\data[56][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011110F001111"
    )
        port map (
      I0 => \data_reg[40][0]\,
      I1 => \data_reg[49][0]\,
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_2\(0)
    );
\data[56][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[56][7]_i_4_n_0\
    );
\data[57][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404000FF00FF4040"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \data[57][7]_i_3_n_0\,
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \goreg_bm.dout_i_reg[12]_1\(0)
    );
\data[57][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(0),
      O => \data[57][7]_i_3_n_0\
    );
\data[58][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \data_reg[35][0]\,
      I1 => dout(13),
      I2 => dout(9),
      I3 => \data_reg[58][0]\,
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[58][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[13]_1\(0)
    );
\data[58][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      O => \data[58][7]_i_4_n_0\
    );
\data[58][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[58][7]_i_5_n_0\
    );
\data[59][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \data[59][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => \^q\(0),
      I4 => \data_reg[43][0]\,
      I5 => \data_reg[59][0]\,
      O => \wr_reg_o_reg[4]_7\(0)
    );
\data[59][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[59][7]_i_2_n_0\
    );
\data[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[5][0]\,
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[0]_1\
    );
\data[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \data_reg[13][0]\,
      I2 => dout(11),
      I3 => \data[37][7]_i_3_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(2),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C0AAAAAAAAF3C0"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => underflow,
      I2 => \data_reg[5][4]\,
      I3 => dout(4),
      I4 => \^update_t_reg_0\,
      I5 => \wr_data_reg[11]\,
      O => \data_o_reg[4]_1\
    );
\data[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => \data[44][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_13\
    );
\data[60][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[60][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => rtc_0_wr_reg_o(3),
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[4]_8\(0)
    );
\data[60][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(13),
      I2 => dout(8),
      I3 => dout(10),
      I4 => dout(11),
      I5 => \data_reg[49][0]\,
      O => \data[60][7]_i_2_n_0\
    );
\data[60][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[60][7]_i_3_n_0\
    );
\data[61][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[61][7]_i_3_n_0\,
      I2 => dout(13),
      I3 => dout(10),
      I4 => \data_reg[45][0]\,
      I5 => \data_reg[61][0]\,
      O => \goreg_bm.dout_i_reg[13]\(0)
    );
\data[61][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[61][7]_i_2_n_0\
    );
\data[61][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[61][7]_i_3_n_0\
    );
\data[62][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[62][7]_i_2_n_0\,
      I4 => \data_reg[62][0]\,
      I5 => \data_reg[62][0]_0\,
      O => \wr_reg_o_reg[4]_1\(0)
    );
\data[62][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[62][7]_i_2_n_0\
    );
\data[63][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      O => \data_o_reg[7]_0\(0)
    );
\data[63][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(1),
      O => \data_o_reg[7]_0\(1)
    );
\data[63][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(2),
      O => \data_o_reg[7]_0\(2)
    );
\data[63][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888000F0000"
    )
        port map (
      I0 => \data[63][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \data_reg[47][0]_0\,
      I3 => \data_reg[63][0]\,
      I4 => dout(13),
      I5 => \^update_t_reg_1\,
      O => E(0)
    );
\data[63][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \data[63][7]_i_2_n_0\
    );
\data[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCCAAAAAAAA0FCC"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => dout(0),
      I2 => \data_reg[6][4]\(0),
      I3 => underflow,
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data_o_reg[4]_0\(0)
    );
\data[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      I4 => \data_reg[6][4]\(1),
      I5 => underflow,
      O => \data_o_reg[4]_0\(1)
    );
\data[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_2\
    );
\data[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[11][7]_i_2_n_0\,
      I4 => dout(10),
      I5 => dout(11),
      O => \wr_reg_o_reg[0]_0\(0)
    );
\data[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101F1010101010"
    )
        port map (
      I0 => \data[32][7]_i_3_n_0\,
      I1 => \data[12][7]_i_2_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(8),
      I5 => \data_reg[8][0]\,
      O => \goreg_bm.dout_i_reg[11]\(0)
    );
\data[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => \data_reg[3][5]_0\,
      I2 => \data[32][7]_i_3_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[11][7]_i_4_n_0\,
      O => \wr_reg_o_reg[3]_8\(0)
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^tmp_reg[0]_0\(0),
      Q => rtc_0_data_o(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => rtc_0_data_o(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => rtc_0_data_o(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_1\(0),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_1\(1),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_1\(2),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_1\(3),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_1\(4),
      R => '0'
    );
\data_reg[34][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[34][0]\,
      I1 => \data[34][7]_i_3_n_0\,
      O => update_t_reg_2(0),
      S => \^update_t_reg_1\
    );
\data_reg[46][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[46][0]\,
      I1 => \data[46][7]_i_3_n_0\,
      O => update_t_reg_3(0),
      S => \^update_t_reg_1\
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_reg_1,
      Q => \^i2c_rw_reg_0\,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_reg_0\,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_reg_0\,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \^tmp_reg[0]_0\(0),
      I3 => \^ack_reg_0\,
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[1]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C3C3C3"
    )
        port map (
      I0 => tmp(1),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      O => \ptr[1]_i_2_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[2]_i_2_n_0\,
      O => \ptr[2]_i_1_n_0\
    );
\ptr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6A6A6A006A6A6A"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => sda_o_i_10_n_0,
      I4 => \ptr[2]_i_3_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_2_n_0\
    );
\ptr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => \^i2c_rw_reg_0\,
      O => \ptr[2]_i_3_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => \ptr[3]_i_3_n_0\,
      I4 => \^old_scl_reg_0\,
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555DFFFFFFFF"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_10_n_0,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => \^cnt_reg[2]_0\(0),
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAA2AAAA"
    )
        port map (
      I0 => \ptr[3]_i_5_n_0\,
      I1 => sda_o_i_10_n_0,
      I2 => \^i2c_rw_reg_0\,
      I3 => \ptr[3]_i_6_n_0\,
      I4 => bcnt(0),
      I5 => tmp(3),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[3]_i_5_n_0\
    );
\ptr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(1),
      I1 => bcnt(2),
      O => \ptr[3]_i_6_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D872FF00"
    )
        port map (
      I0 => \ptr[4]_i_2_n_0\,
      I1 => \ptr[4]_i_3_n_0\,
      I2 => tmp(4),
      I3 => \^d\(4),
      I4 => \^ack_reg_0\,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => \^i2c_rw_reg_0\,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \^d\(3),
      O => \ptr[4]_i_3_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^old_scl_reg_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \ptr[3]_i_2_n_0\,
      I4 => \^cnt_reg[2]_0\(1),
      I5 => \^d\(5),
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333733333"
    )
        port map (
      I0 => \^i2c_rw_reg_0\,
      I1 => \ptr[5]_i_3_n_0\,
      I2 => bcnt(0),
      I3 => \ptr[3]_i_6_n_0\,
      I4 => sda_o_i_10_n_0,
      I5 => tmp(5),
      O => \ptr[5]_i_2_n_0\
    );
\ptr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^d\(0),
      I5 => \^d\(3),
      O => \ptr[5]_i_3_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_reg_1,
      Q => \^scl_reg_0\,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => scl_i,
      Q => \^scl_sr_reg[1]_0\(0),
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^scl_sr_reg[1]_0\(0),
      Q => \^scl_sr_reg[1]_0\(1),
      R => '0'
    );
sda_o_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(7),
      I2 => bcnt(5),
      I3 => bcnt(9),
      I4 => sda_o_i_14_n_0,
      O => sda_o_i_10_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_13_n_0
    );
sda_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(8),
      I1 => bcnt(3),
      I2 => bcnt(10),
      I3 => bcnt(4),
      O => sda_o_i_14_n_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABFCFFFCFFFCFF"
    )
        port map (
      I0 => sda_o_reg_1,
      I1 => \ptr[3]_i_3_n_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^i2c_rw_reg_0\,
      I5 => ack,
      O => \cnt_reg[1]_0\
    );
sda_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => sda_o_i_8_n_0,
      I1 => sda_o_i_9_n_0,
      I2 => sda_o_i_10_n_0,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \bcnt_reg[1]_1\
    );
sda_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => sda_o_i_10_n_0,
      I4 => ack,
      O => \bcnt_reg[0]_0\
    );
sda_o_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(0),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(2),
      I3 => cnt(3),
      O => \cnt_reg[0]_0\
    );
sda_o_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      O => \^old_scl_reg_0\
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(2),
      I1 => cnt(3),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(1),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sda_o_i_13_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_reg_0,
      Q => sda_o,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_reg_1,
      Q => \^sda_reg_0\,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in_0
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => sda_i,
      Q => \^sda_sr_reg[1]_0\(0),
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in_0,
      D => \^sda_sr_reg[1]_0\(0),
      Q => \^sda_sr_reg[1]_0\(1),
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_1
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^scl_reg_0\,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^sda_reg_0\,
      Q => \^tmp_reg[0]_0\(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => \^tmp_reg[0]_0\(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_1,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_reg_4,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(0)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[11]_0\(0),
      O => \wr_reg_o_reg[3]_0\(10)
    );
\wr_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(1)
    );
\wr_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(2)
    );
\wr_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(0),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(3)
    );
\wr_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(1),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(4)
    );
\wr_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(5)
    );
\wr_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(3),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(6)
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_1\(4),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(7)
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB28EBEBEB2828"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \wr_data_reg[8]\(0),
      I4 => \^d\(0),
      I5 => \wr_data_reg[8]\(2),
      O => \wr_reg_o_reg[3]_0\(8)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[3]_0\(9)
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => reset,
      I1 => \^ack_reg_0\,
      I2 => \^bcnt_reg[0]_1\,
      I3 => \^i2c_rw_reg_0\,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_10_n_0,
      O => \^bcnt_reg[0]_1\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => \^q\(0),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => \^q\(1),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair10";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFFFFFACFFCFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    detect_start_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    detect_start_reg_0 : out STD_LOGIC;
    aas_i_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shift_reg_ld_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    \FSM_sequential_state[2]_i_4_0\ : in STD_LOGIC;
    abgc_i_reg_0 : in STD_LOGIC;
    abgc_i_reg_1 : in STD_LOGIC;
    aas_i : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    srw_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair13";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000EFF0F0F0F"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_8_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => Ro_prev,
      I5 => \state__0\(2),
      O => detect_start_reg
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => \FSM_sequential_state_reg[1]_1\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFEFFFEFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => aas_i,
      I3 => i2c_header(0),
      I4 => Q(1),
      I5 => master_slave,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007171FF71"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => detect_start,
      I3 => \FSM_sequential_state[2]_i_8_n_0\,
      I4 => \FSM_sequential_state[2]_i_9_n_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => master_slave,
      I1 => i2c_header(6),
      I2 => i2c_header(4),
      I3 => i2c_header(5),
      I4 => slave_sda_i_3_n_0,
      I5 => abgc_i_reg_0,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8FFFFFFFF"
    )
        port map (
      I0 => master_slave,
      I1 => Q(1),
      I2 => i2c_header(0),
      I3 => arb_lost,
      I4 => sda_sample,
      I5 => \FSM_sequential_state[2]_i_4_0\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => aas_i,
      I2 => aas_i_reg_0,
      I3 => abgc_i_reg_1,
      I4 => Q(0),
      O => aas_i_reg
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => detect_start,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => abgc_i_reg_0,
      I5 => abgc_i_reg_1,
      O => detect_start_reg_0
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(6),
      I1 => i2c_header(4),
      I2 => i2c_header(5),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \data_int_reg[0]_2\,
      Q => i2c_header(0),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_1\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0320"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => shift_reg_ld_reg,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000F00A00000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => Q(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => abgc_i_reg_0,
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(5),
      I3 => i2c_header(4),
      I4 => i2c_header(6),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(1),
      I2 => i2c_header(7),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => srw_i_reg(0),
      O => \data_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_1\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.ro_prev_i_i_1\ : label is "soft_lutpair61";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_1\ : label is "soft_lutpair61";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      I2 => Msms_set,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      O => \RESET_FLOPS[3].RST_FLOPS_1\
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_scl_state_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_2\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]\ : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \q_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_7\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair9";
begin
  \FSM_onehot_scl_state_reg[1]\ <= \^fsm_onehot_scl_state_reg[1]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => CO(0),
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[1]_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_1\,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => \FSM_onehot_scl_state_reg[1]_2\,
      O => D(0)
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[1]_0\,
      I1 => \FSM_onehot_scl_state_reg[1]_1\,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_2\,
      I4 => \FSM_onehot_scl_state_reg[2]\,
      O => D(1)
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[2]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I4 => \FSM_onehot_scl_state_reg[0]\(1),
      I5 => CO(0),
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[0]\(4),
      I3 => \FSM_onehot_scl_state_reg[0]\(9),
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      O => E(0)
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(7),
      I1 => \q_int_reg[0]_3\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_4\(0),
      I4 => \q_int_reg[0]_5\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \q_int_reg[0]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \q_int_reg[0]_0\(1)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_0\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_0\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[1]\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[0]\(7),
      I4 => \FSM_onehot_scl_state_reg[0]\(3),
      I5 => \q_int[0]_i_4_n_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[0]_i_7_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(1),
      I1 => \FSM_onehot_scl_state_reg[0]\(4),
      I2 => \FSM_onehot_scl_state_reg[0]\(9),
      O => \^fsm_onehot_scl_state_reg[1]\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(2),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(6),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(0),
      I1 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I2 => \FSM_onehot_scl_state_reg[1]_1\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(6),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(2),
      I3 => scndry_out,
      I4 => \q_int_reg[0]_2\(0),
      I5 => \FSM_onehot_scl_state_reg[0]\(4),
      O => \q_int[0]_i_6_n_0\
    );
\q_int[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_2_n_0\,
      O => \q_int[0]_i_7_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_2_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[2]_i_2_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \q_int[2]_i_2_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[4]_i_2_n_0\,
      I5 => \^q\(4),
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[0]_7\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_under_prev_i_reg : out STD_LOGIC;
    sda_setup : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    \q_int_reg[8]_0\ : in STD_LOGIC;
    rsta_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_stop : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    sda_setup_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair16";
begin
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(1),
      I2 => q_int_reg(2),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \q_int[0]_i_3_n_0\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => sda_rin_d1,
      I1 => \q_int_reg[8]_0\,
      I2 => \q_int[0]_i_5_n_0\,
      O => \q_int[0]_i_3_n_0\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => rsta_d1,
      I1 => Q(0),
      I2 => gen_stop,
      I3 => gen_stop_d1,
      I4 => tx_under_prev_d1,
      I5 => sda_setup_reg,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[8]_1\
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => CO(0),
      I1 => sda_setup_reg,
      I2 => \q_int[0]_i_3_n_0\,
      I3 => scndry_out,
      I4 => sda_setup,
      O => tx_under_prev_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    \q_int_reg[2]_0\ : out STD_LOGIC;
    \q_int_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    state0 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \q_int_reg[0]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair6";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(2),
      I3 => bit_cnt(3),
      I4 => EarlyAckDataState_reg,
      I5 => EarlyAckDataState_reg_0,
      O => \q_int_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE62A2"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state_reg[2]_1\,
      I5 => state0,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFECFEA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_6_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(3),
      I3 => bit_cnt(2),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(0),
      I3 => bit_cnt(1),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[0]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_cState_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC;
    rtc_rw_reg : out STD_LOGIC;
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[3]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cstate_reg[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair73";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  \FSM_sequential_cState_reg[5]\ <= \^fsm_sequential_cstate_reg[5]\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_1\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEEEFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState[0]_i_4_n_0\,
      I5 => \^fsm_sequential_cstate_reg[5]\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[1]\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[0]_i_11_n_0\
    );
\FSM_sequential_cState[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_12_n_0\
    );
\FSM_sequential_cState[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(4),
      O => \FSM_sequential_cState[0]_i_13_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]_1\,
      I1 => \FSM_sequential_cState[0]_i_11_n_0\,
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[0]_i_12_n_0\,
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState[0]_i_13_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(5),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      O => \^fsm_sequential_cstate_reg[5]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_5\,
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      O => rtc_rw_reg
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_onehot_cState_reg[4]_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(1)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_3\,
      I1 => \FSM_sequential_cState_reg[2]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState_reg[2]_2\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => \FSM_sequential_cState_reg[1]\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[2]_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_3\,
      I5 => \FSM_sequential_cState[3]_i_2_n_0\,
      O => D(2)
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \FSM_sequential_cState[3]_i_3_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[3]_i_4_n_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[3]_i_2_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[4]\,
      I4 => \FSM_sequential_cState_reg[4]_0\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(3)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_1\,
      I3 => \FSM_sequential_cState_reg[2]_0\,
      I4 => \FSM_sequential_cState_reg[5]_2\,
      I5 => \FSM_sequential_cState_reg[5]_3\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(4),
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \FSM_sequential_cState_reg[5]_0\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      I5 => \FSM_sequential_cState_reg[5]_0\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 55008)
`protect data_block
6SCPnT8bVy+0iPTRdfvbQmvI1/i5uJpxUPQ4LNlG8O7ZVB980vXP3zzo0IncHCB6Cr9qRDMDryjn
531hUuQJki6cs0MWR6psYwoPCHPq3TtpErt7n+SW1PU9hq8GaeVrTt8cWWj0jfYOhS+n5q2bBCfw
IGPVIR1Z7C+4hkgyjVhRwLyrG2OE+f0Jv0jgDgOTExT6cxvtosmGDVnzaM6DXkhChWRbdtK9JkxZ
yeKtzO4x8E7ZFDQ9qgJdFpKfaDuUEBohsIQM8NK4LBuUeIHPtjwx5MwaXEVFhF1mgXt3lTNPG9/2
6WKJ2LSTaLmWizZezE4YtPLWzqHad/vevpc5mkaoHJoOewDj2mTCDJ5SLrIVTaJAjkxQc7D44hTy
wCVRDnVvie2V8FIXGbad7AH3ncbYTc5cYDjYCdLewt0oKUOZQEGgMyGzxWSP3gtHr+LWYGj8iXmr
7a5DBB5TkyuX1b0EIKZ8MNkByaR64jmYIG893D1XqQH0cjnN1UuG5dsoV3Y8TxX2kjXOQi9u6Vsa
nUjb1nWoEwmcLoHFkUNKoihZUjBfFWvtKYt36q7bEDZGdhz0fRR3H2RuTtvir4JrJKrXR3n8/Wms
7nELqD07ktuDGVDu0XimcElTv7RTFBSp2SoS0iKbDE5azpRgDeglCeE365+iqRsxL39J+Ml8GMXv
j1WAALJ4aS1z7VOnIC1v0QR18GVSu0nbg8PIS3VmFKdv7g4TSGluRaFoTaoPY2flzMuKP1ZpvLvD
Zn8c3+gF4KUL7j8gNIJnbMbUHAiUcmtfMV4xJqXjkhpWs2o8gB/VAdbP5R7CPnHHQaYN3//Eg4mL
ilchb3XpU6jdR/d5m8q44LMtKV+AY5+mgEIR1gkhn1FSlNWfhfy+Im9B72o9Ww7Idr/AysnIO71X
rA4GPQOWq5+6ZrTT66Ay8zRawcoepYGxGsQ0mlelz/ybpfwLIcgksiUs2JsqsdIdax+778In9Dwc
FwMtGIqUOqg8ilXFZ/2PvnXMkRN/CqEECH+m99mgyvl7EFs10OTWQ9E5C4W3u8ypUy9LsPLr8eQc
q5fAPtTmSyGolIKCaF+Fdlaivrr3Qya9CK7qN65YItzwCBrVcVHpbLWOv/NxoWqcxPeuVpkYryae
T8pXCq87BRkX99iigcwE66KFo6pQmUDwn5ZHZ72STPImk4rIchP2ExYz8EornZSNUOOSsmlx8x4d
R+ZzftKclcZ7Xro54katohiHt5/fruz7qy9D127bD9p6FOarAZPH+e+3M8lCI3woZvps/Erk0/Xm
wgWSsBd33OOLdj2VGENJBowRVTkzLgxZKk9pQMVDM29ABmp/Bkq23ytRWCsyfsH2wiTTEzZxT3Ec
QNGRDckvZORoZrQTKL/ew5KCKi4ePkDd7oOXw5qOyN7uxTdFThUiZvoNZmonwT2DoZWtxDvUKLIF
ril2p35ueADhVFOLyMBsUlwCnQeXI2RooDwa7KZCvMUGMu0sEMzNRNCci971A2ieB1/HF784TrYJ
DoQJo7mXMWEMXMTOr1N3tfMHAWbZpbhUXyZ6PVlv4sRvKXdab8Pv/LUsyPm40O3MYLjEd4Bslj60
18EgGJVnMnAEu21vZZkNSp2qEyR3jVYG2Nb7XHXsZ8e5/fsZE8552ALaLRtmVuzPqMv04KX5vDgN
JVpNxR45JrpDSrqrvBLeDKTYU6bdH5/82EYWIrSud7f2JaIcJJ6zt8fOck0WNP1/YqST/+xwXdDR
6LoM+N88N4anqQciu0LgPkwMuXLOXve0E9HFgQry/JxITI/tALOTVGe0002z0Hp09c7UkvIrc1XX
xZLet9BAwhnrXYPZObzEhn9ED+EQuVN97hRT8mQkuiCQJ1YKr5CyUPJsQz8kiDu1y7ioXQqBl7JV
6Yz1PW25RUC+9l5Egz21SXGcFnelT1FGQLuY549if9bRsEIY2d2rFxRUhx9jQUB5mXSrSETluzfQ
6C4Slr3wV1pias/yMteR2EJojiCBmwkrnulpz23mBYCpYkBfu9gl+LfV3lDUrA419yMxzwFA9CDB
bvJK+VPb4yo34XssPGS370VINRvSiwMspwlqlYY3q+uG0qo4DV6NtVcjVPsOpjk5JXHTp1ZOaNJM
SwNJ17+gfPTzilb25LrgrWrKPdIUYxQ+e2Ks9lWeHzCgE6p3UfJJ3dMS4EC7zZisBGk+myi8xn6V
GzufuQ9+sNnUZDfVsTR/++GkTKxLZqFf2StPEqGMtnTLHVHx9TXs5rvBfJkc1odWFdGHhJNziXII
fKXKr6AaGaMmDUdUwCLWYA2A60DMt9ufc6Or0RTtCSX163+ztV7MzMBvGILodm71cyGwQCNrOiOI
X0h2gGqrG1yHtpnHvkDWtruOgl9A154a4wX6KZqvR6HAKCA+U/z6qdrLk69tweVQvAh87DDcFF9d
BdSg5cyKTtJfcBet1Pv9PMuZKbSKZ7wljWrZPkpBr8k7GsExZnsedXGVjqNE4wA8j8Ynd7nOvqr5
1a7121hVcAeA6U261QoxeDGAX+7tjSB6LnxbyewnM2ECdPyAXG9iVPA1CWn94duntvgVdi/vyHaT
spzWkb4yLFRhdRSc9C0NAUMIEZ0GkuR+ZMvs3kvmXX9ElepqnLjqk4fCZGoZee8LOj50OAmZHbfa
RZPmBmtuHZvw5vMQUxLrEfZuxZ1HHtGxdXgzeoY3xCEBOEihSwlG9P72hEC51dQebnGK5CSW89wV
ynJpCk/pq/VGDbGH2WdpmPgkLlgzscODXWv6Y6ZvFGjOkgsuw2vOwM0LYfqGwO3tW7wIvm3ThkcN
RiHNiUn6HgDMKFn7AjSFNhh43Hiv3kBk0mmA6TCM/xTatWzcMjejBkCFxqrG3RiS8LAtW3V/700i
v5hmV4pP3lYjskyvSp5ZGL/mOGPtK3KqQvGLdlSUuycbNvHMN/MhVctD4sDYHqwaOTYgB2f/juXn
93p109iwlBMVspucV51/PxvJXApIBvx5qZc6w4q2Um7DkOdiHdFJWHWdfgq2TRJ+nWI+Fhucd0ul
/weli7uMzxr2WK+sGhC05bJ73KxuZa3iu52Sv14ZcPm63D9Ku2ZqfLyNMrzIZV9PuPsuBQQIaKb+
8pyOdLCqWW7Zy+Eksfk6xF3MZMKQePADSNIoGFsAp9MhfXDvbsZl0B8uop1CUP1fSQXoAkXAKLYD
FnWBSw45O28/VVKF09A/EZq66R6BXHhIaXnnHPKzpi/r4VQF7pskgNyHTzQym/eCTaEWTVjg4XQS
NmPZt6/ysYmPiiqLsL3fmFwJWb7S9K26w95gBOqfrWOoXmBO5QhOmGDs9Xd41TK8VdCSlSBQDcPc
mlMgDfHdxfBlZ1PEqP0X3NtrsiCgF+TSdR0nAK/Q/2IaEWPbaBPh6OP9WtNt8o/0JXHa6L5E3OLb
+AwFK9+ZdV5DE5p/apJEf8pXuTmU3JtvwoGIC/1kpt4zC8rD/jBFoGrJUzcFrfcDVlUvrRLNgK1z
KznILXgW5KlnxfSi/7au8SqxilpZVS591HolHFaX/p5nx5K1uiOoxTDek5zSUDHuhOvoDLr72Afd
XY2LplxMK1eg1axXmLeoq6LA3JauCvttBX5XrDGepHJ/Dh3EzCjr+Sv6Ax1HK80b4VlDsAjEOoIi
7HlWoriAHR0g4y2NEulWtZjN47M1c5/bkyj5IC1fb+jo9pDeiyGskn6+cG55jPf67NQLIQtOc8QU
wlcCLlIT5sPMKAtzlPngDLbup7J/GRrlrPfevql3wWt8A/1OsrWiwHhdGBW+VTHE7aPzdD5WlVZi
6WA/YuPwsLnjQJtfMvZTBt7VkiYk1RlJQnKwaud630GaLOyf/7r171vl+i2M26ti4P090MS0nhGh
tYM0GfLcZqubQl7U/wxIwhIx1wzlqucruD63g1js2yCvdSvZ+l3e0sPzfwMELG+HMJG4U/B4VFdy
0vq7/g2rcqiShJ8+CTpxW9QDubLYsyRNfpc1IEncqr5C7+gxr6L29qVyc6cAlZR1gQGHYvRMufRL
fFq5BoeVcMeLLz+C41irx+E4o1phm4fDugWZ5Vi5eX4DDd894D3M2P5cE8dYtT4g/VOkYc3v8Cgs
9gtiAR8jkDlI6J5dK6qpFiPuh1j2+AeoYn1DesCRwpcho82SUjVy+rmh7N3VAd13aCUaH3+ewrSf
4Aq6Cm1kp78q8eQPtkQWaCuQvVlg6JkGheGzo0pR93Rw1p12sdG07U9vpkpSw3GRw4yfFSRWMkGi
xfC5Rjy3z3yax4iu3dr0XDAbZDot9+rAJ9S8SdikzwadWm9r5feCRuKB03qSHnufYNd7BK4yb/Ql
VUY5WHV3Rwg3t4nrQU4AUDfdQTYJylOcPqZD0C+8RMAnbIDEyCg2Wt/5aEyxaT2LKFclOe1wtueP
OqAYI7RU0MYddU4wpg82lX6Z+Q8ukdNdlaFYLBFQzYlFevHVmbSb+wqtPAkSffl9sMF3j9Z24sEI
sK6OyyViL+NyGZkq/bl99ikYNsmN6NC3NGbEAuISbhAA7Jug1Ep0cnp7B3Dr9j8L0T861PlMVl0s
2hYlMHSG+u6huvAiYuY51bm71TupNqgKzO53unM2xUrRQCEegLGHc6VXZ3bG6Bm9lSHT0WKZI7Hr
INfbhO54lw1V6IBorCCPA2JPmisKm47cf1yRKP5JalNUJpFm6y6I3luvbrGXka37dznspvGSoSel
Cubskyf9RNvmuL7xLwEvBAuDi8Q6LLHjaXjlzSbroutQZU32XUiiML+NW0d4egnljJcqgYzOtR01
7nOR8yB00xuBje8cpe9vEMQNKS5HxSRrNGDV8+lGKufoMPG+zs+v5GSpzQlK3350wkxA54jEoF2V
7/uNI9ztHOsfEh+U3EoWFApPide7TmZAt/V5WAZKuv3kkRq3b8m24ePyem5Uwp5I9zw6cnb6MgI7
bDYQN001c+QAqhp5hA9mhPxymItwBu42bASJ3J+naWsGRQ+1cduAg5f7qy2yvZ7kORd9fLjH+EM6
HtHHdgiiUEU/w5UPsqsKbbtx4BrE/ItKY/ZXT1ww8K/41TEm3xpZB3dvWs4F0W+uLGfKEXr7PlYs
i1484V45fU3vQF9UPBm1cBc43dm5vJJUeNbHEv2LBkhaEIHr1n7lfQQuxAzzWka8C4VZzdrASqw9
bYwDJs9BUDyS78yMs/2grdzTfaM+eLuTEXQOGL1pv+LsDCFt+BaekqnX4EFrAt2cNRjMme/Ht63T
nLbkfuOQCcUW6nGSX3ypQg2X/dMdVn1Zx43Lxq6VW8MV9jaFHv5TfCGvK+yMZfsEIpbeqt7g7RQk
BWRQhQuwZ6jgxoi2bK+QdSPDISQsHaNuzQauvOB+Wyoxok2AdyozwfmFfXsAynQ1QEgJDVC61wFL
AW+mSM0aCv2Uh2q+bYif2XyJ7no5UQnT3SsFHkn4CgaqHAI7lm73Jepy2uOuU9CB23euKc2WsuvG
m5BB9LC8PjdbLj5bIk9kq5Cvb9ZrITUrIhdLAaspGtVYspBnuAcseHgxiPin0hcouOF/DmxCUmsB
WWmnVhriN1JMvnrt+zZdGlO2Fm+ieUvOVetYwGvbphWF2fTgMPEDjgBgzIr2hp+Ar4Y5yHsOV4Ss
kRc2XPiBureMw+f6DdK79mB/LRSpxi2PMCHSt3OjPJPd55K5JknTuzk79PrzM787lrn48qacPOnR
Y+I9L+tKtY0rplKVZ3b8AcxnR0AWr6UZas7Ixr9V5tQqq1GUYC9FbF+Jxy85nO4WhtllRr6kVyvj
LSnaDGFV1l/cCoX8EM9LFyPbbgaWceKrp0woOovi8Xv8BQJJBf0c+tojPCAlKBkZMoiZzUdYvP9u
VdEinXbGLBu38442EKn+j2tXCL8uIZ9uMBuS/Huyz56yIMFOScQWcXdchImH3f5QlijRfLNvyNAw
XqwU4Ud08ZF3kuvKiQDZTISq1IYPT9ZErhQvh1qD175DFSqopwaorW3RXrm0H8xvT4LeVN8HuTrU
uUQ3MezprmERT9SmIPbPHoizOI/MxoDu+3hKlL9vTW656S+i3Cao22ZnEdaX7jFRPn9qRjsBNJQD
X7Bmokf/n3ix2b0QfvmZxHAYZ3Dj79lwY07MDCwpBkbAKlh3yzbFQ1sIdjonZmRTJ3yUc3d/2SRn
irsMnqGW0T8zfkSZ7SRVzNnaI8G13pXeQtwTi+ovCoyk+SvzmZ+HbryAYE1YqHdlJedK93+u9TbB
l9cwCXm39K3LMrUSQfDa9nNVPekGdW0LlD8OvekRbiQRKiB6xLlqtt1H6YZGY+U+hKF54kPlDkn6
RTZDEIvFHmMxsNmIjqe4OFGEHpuB8NlvUpKULefAfwCDHnOD10B2RyHOyuOOxnNNOvn6mpKGSftS
ACI+DPOGrIFKbiEBDBZD8IzLCgEdQ3pZyD5jPgqq/x4ln/Jy4Dg/fCwZch9fpbhSlAcqNOJ9lF3B
INFUsjwy5ZRNXnt5XZpgE9ATDDCOV/CSlIQMu/VojEsXxoNjxBxeevsixdoHRTkcaoyKauWr39nL
BOYnOHg+xhPADX8jwuHL46FysBuA++BmBjnTn69FGGpvjG0uWQZpsOGj1NN/8jzHnYuAVXrvRBnm
LLvu3eKQrQOwk1LaFaxBBwMU1GF9jTYxYf56gtbgEszQHOqFOsZpr1oNdctaeNtHbBNV6z/rXect
Vh4Rpsxxz6847jpOLng5IDb02SDmI20l0KV7U9DW23rHHJli3fnGvawixicq6NV5X7TSj+AMpHRM
Unk5COznrKqj1/VmkQvoVWe9MStDKmFyhHnoa13el0M0dYHl+EFsF6Oz9+8vwVlFlrRKU66QSPs3
lypvt2cU70VQBVBLJzqVgHe/+AhqnyfhLVGg13l22XDwweSDY6rafPk/kFmGUC5BjwLWHmaxK6A3
x7iWWyRz1KnyGaNiuFIs37/0EoLmb5OwLd5JP4sVz3BZT3vIaNHGonXTykn4QZ+/S/YugLtpeBkh
x8bYKfpYKqUzDh5/qrNWa7hoR+ECqDQF3DfOH92oFOFEJylcS44DbUXHe1opPbCTe4PKGZYTM2gu
tcyQoyj9XJhD2m6ygHT84MAh6qOKmHP8398NTovNVnJJt1DFk0EHBhTZZAFg7zjGpGtPrw95z/ub
+bGEfVxzwMpubMf2a4KgD2i9EIl0amT/rXvKyGrCvqqulv9v3fwlQ8X22zmeHzyNg6O0YyhbWOQj
DfU+OFcgsd8tUyq1t0wa1uBuzOLFrBMP8I1bSTL+HKFtYeSxexixz46wvE2wVCDW9qofr8FLbhTB
RBO82Kj7dYg3ttiewolmb5F6+mP2nTlfcr1PKZ8xwXp6daGNzaM0Kc03evD43n6kpMPFeMlnqpCN
Vf6AFl+9sZWrC64XFqCPuzn4vjcX27yeIFBXBSI838jhwG4CdACVPSXo/CR4PJeZST68cPFOVeyG
IsOtuh32m3xIwg5sXCIbjI1EWAQFyEJgAKP++r4LB9Ln4fe96FcrQF/ENCvhel6hhzeN/nBZZmMS
NiTFqGqL0C4L4hCxrFMgfresnqD8aReoq3xA8GSkWEy5dnkzksdUJDZcQlk9KjGfWl6mUEGWAQkU
cSbNSghq873lqIQHm3+7vhyyQPFtrZp7vhjGWnpw8r4rGyNgQAwjjgp5aN6C3Ihf8J3QPdJoOCwW
T/Q8XCxXar0u/5VtxgDKeeii8RN/RqDd5sJVSGWjPw0qi983MUSr1JQGzZ2Sblbtxgu6AKL+KDak
jl7sGNnJJ+NYUIDVg9H5Fft8WqRD7aoMjjKXPq4vj4d2igK8ZDDjuJWj59g7+GjNb+XlYMa5Qzor
5f3rnq0K0MAiqyqaMZMQ6KK485C4FBw92Tn3qVZEJS7w7V50cGis9bGArnMLFZVrbVngR2xbtI+G
OTWc37VHPHEa1tJfGY7o+VqCLFG7TQgVEIVdnNxF0qWxmmfY0wOZYwxoIF9MRofIsPwdehLSW+wh
odB49yWzPm+8mKGM+4ZJ6k5xW/y6vOSH7pLCrjRTAlCvzNGoAFEzRCUZKtFv9ppsIHmH138F5pwI
iPlhTUyYJQl5LQzCyg+OrXaWgmBhL1IuLSbONkNYk75UcgyaSrGAJkebewP9wVcz7/K8rHW9SSWg
djStAbl3yrIhDqfyvlsD3PatVuZHHOy0uXNujfy5m602uEC1LMHzG0iCc/9UJnzukmWFaVqgxSrQ
qdOmtXt6I7NNaulMyMVmwJ8gWSOeXIi7EDv+R8uS5Bcfx19l8AY1RL4S7ymHbkt98kgsL3G04zig
fJiPlcPJaPXCKmqaTORf2IJ2sj2PKYT2K8Bi3x6bPAIQhaVHZHMmn61tNRjUGfXWb65tYXfabEyg
4Y1IqpK6iIJTqmdvjHtzxwE+RFq5/b/AgGbTUDh98hSBxdXEvN3kbxl11fd1VxRi5544Q0JLzUn7
ySO0klmUi8VHTpYpnbVLPJxF0MECjR43WzwP5Bg6ihf3HFHYq8qtI4POlA1K86Zs0aCq6B56+7he
Se6Uw3RBLh7iKz12kkUzkyIpdKMHsoXDz2YpSFHTY/I+9AcNZn62lIy09SIy1lBS5zw13AW5lDfN
uCSojw03Avw1Pv2WScEg486FR9j0uzWJcy2aR53AkhKpF9wp72YHjiaxmp65qAfAPvSF6OR0CXGG
LUAVkinmGn5GWGjGvsPPscfucP4gvaN8wGbFCJZjqPI3fYltITM68ccP+SpKn6JYv5YCl9Y0A1me
scQYE5Yq7pTPyH+mz8dMzum9bnyM63b+Ddqc6QIxbVYjmaGkK+hkjaqUEcYdiXOLwfn8UR9MQJOd
dNIMWsMOXiql+HeOooOOajpI03Zu++K37p/wpUQWAKUsrLSM9j8fXeYb/GkSz+FRk7P572el/Zel
jFiMFbv1KavlszjmkV5lw2zht49g3AQ9eM2Mgn7MAU+JCG9UhgI4ONoOd/HEKPH5TlZGzJaQ5V3H
r8UOTWQyCxe/aaNR3PYA9ZY2g/uOKtXSuCOcoeXzTubpzIrTvd0XkNPT7J5vbMOuOJwmJDmRukzi
eTO3bjtrQXpu13HpQ0l+AWARjFtxiwfTQpZFwdQThv31wppY62mjdrXDW0Rz9QL8BzjYyVlK+kK6
Cv2qcATuaIezfbswtiTg9U4lXLz4w0i1PQCJ68NXl7aRECImDmORFlQgUJI03U89xvmubk2jpCig
zB9LbKeF0EGtFAEOkyF4525mlIblkNyigmr2Adv34SgqooJc4xrW3oWyRrASCXTb90umwDzOzuyy
DRvrziprkVo8DkLrsEdr11eYaGyQgY11E6tFsAf/HvQDVlEP8JHWWGP0aTXx0RJt2R5UdXfKD7fa
r2feoU2XDFOTbfrpw76xoMttvWIVttK+nwmcgk5zM0y5ltvjCaCt1IEutXMbnPMKuyDXNhNBXvNB
LoELxk9hH0RrDkTXy2+HR3IoBj7ItjejPxISWVwBFThJmKGVuO8DtEHLALQLgReJO0t5yhZedr7S
6tlvUEGvtozyMdW+3JXmFt0+rZUE6kIKswB7E1KlA26BC1qW6Q03543vwJBZmLrJwrskbFs1858x
Lm1ZKOBL3HWNjQ8jdGkZe3kaknTtZSyPCAhtp+D56zNabD3JjQX1zelQKfsWuGd16oGCuczGUVnh
++tyMuCdKdMimSSoKp220S3vdoMb5AZ+saUaZkjBsLMF3bk1igqKyjgsVsy8w4dOnYcHg4qos0nU
N9hhKOSi81LwmEGBVbG1kWfZkBEDXUdtm45HAUQhfnsyyMiEuFv+0rEA6JQ/iRvsdrL3aUzI8/OE
lkMhLTSfdOAUqtVWCHSy0CcdV9vdslC1eLE6gMvQz/YP5dPCQoYxKpMEyEvK1eqc8ksYN1vYMnf5
ZiDh+ZsKHSHGxQO5bWcWI69pAhQ83lPF89AhacZxS9GrBLY2HC9/mtWkyHpWbpMuGIzCzuQLwpmy
DPm7JYuell0TjREyFxcvkqjhX/r+1GalL3S7Wy3++uasQ9gcvMn1VEE3nIZuuA7M0proCJ2EII3d
aKuxW2SuI7I7tKtQ83hfc1u35eW8Dphk3kmuOW2120aMy8udxCP+7fRPXup5MJVy0VcT/ST3ngm9
QhHGtlzfv7XZnt3DiycZU8+htVyk2x/gl2R++gB+dwe2iE8fVyrigaMZ2uDJARfkmPFp2NBj+spV
jKjRgbP14qNTfi4Si43iEpyy8cRZddx8M8NbrYz7leZ9Sk75Gt17fgORDt4+tbzFQHYdF78iUCgZ
DXtdt55laEQuKgi2u9y2HiQSwJxfd6/SCM+YaMEHU5uL1H/yLjfcSvucLX/ycdC9quXzGLo54SWv
pvV8SixSq0PktEbzrpDh8GHF9g8bHrN9H9nSFrFoduR4f3ADUrOzuJJWgRjNMMcXD+KDxep+ew2M
qZ6GVOaAo4U0wUdGVOQtXkxAIqMzkkpnfu8vEwVFamIsO0WfA0UmhMWQuOToTjT2qgOSh8+/nqW2
UahD2QoMbddjTsZF94ebMhRm4xK4NXm7y+qsC7CSs0kzDzwYOKmi98Vwuv0Sj0zyc7RQjBZRK+8Z
QiXvb81M2MgccRtOozOVX/cdH2MUXwlYQey6rBTaxP8xKZN5hAgZmtEEaizPSoxnRRflXy5qzK62
VAGa4/q62S0sNqRZAU2CUwgD6qXe3hZP9NkgQh1gnRHUfCmiYjratiqto8sSVtXq0Db1B172oM7U
qdDFfV5oUgrPtIHZ2q7ovISH6akSlcZ8uD3Z5FPAdVYl/9TItBV+e82JDnM59EU4O6y4aB6hJI2K
92ra1yu8xiaZIjNzz2YcaP2o8I7iwPazyXY4a3P4Vp9Ldnn4ZJ8jNBp0XZdWnVgy3F4fjgCTtgeH
4E5kiQLBSwDoZbT7P7dTiWjyOMS2kM2RsJCUyS4AV9EJIINTfmCRKU3BvtbDmQIa4W0lkzkXcZ/V
z6nglo6qEvZ4nofP6BhQkCiCJJncN7y5NQcA7WPduSzsq11eJARtMjET/0lKxhUDIWCfUSE8+SIK
i/+6E+TW5Ur6rJM6Ckty+1MhwOnu2lRFiCD0MXFJsVZwpwdWjDZRaKIU04iMtKkfqQcsVEpIysvV
UfPPyCJg/lsFPJqWBhOSi9+8nGFvbcfVlg73WbgdKGqjYLBcke8og0+S047Cd2x6eMr4M3MyJqbd
Qv2E+CENF9G9rtZL+4PTKxzERUNJZUZLtp2/Hnhtt44r6QAF1MVCbqWSgAS6fgj4o5woqUQ/CBgi
QoyJ7Jy4OJDN5Kko8j5M0ApuF9FX5Fh5LOft8IWevpqX1y4yJxcFgLlEdOb5ZjgAGo9pvCLl/YQC
PWbDU68dmdf1aBzN5gbvfAdXYsEFYvea8w3SUDNbZpGBzIYGmGSRiSQPAfpqHORr6rsoZ17FOoyf
k8RhKqIR/AGWN3KFoZOiAoAj5uqRaiBejZxDSodMQrx7rBcHITmLLWgNv7wjBBIEu31jPvW0iBnr
tZWzeukQqH8aSHcKF4FlMWOsJiR3iWQdiHnbQoCIl/HO1jIST8FjGkVDs5oYCbSoJ7+QvFsKcVP2
b8Y8/051mZpeTCeC4PrgydWqVXdh+fmUHxWg7athb9IoHw3Tt81Hcj0K+WlYT1gRJk8Ir6UvWfEG
kLJOmY10TO9pjjF3fT6zVwjmt0Gb6OVAEHgLOyJz5NyyJRoAGdct+vAoZehmhI2K+AnZXDf0y3rd
0ELTBYYvGMGeVA8NJh3hE9gpWAwLESEHTDqdZae0u3vAxCAtNZefg9toCoHW97ldYDVbkbzlN/Nj
RIsVeyWY16/OQ14tSvAH316ciqIwpm/PV1qvmZhFDUsD5QTYvn+AGqzcvQKe+08EDJutyab4yEdC
IhKpR2sFUEeufOVovj/N4D4rEOr2ET/MjrMvMvO1qC3cj3ZTiYgYnUJGGbvRmRMqYNwjjz3feWpq
l4NN2eBtpXqH4QWCSeCI1M8tWOOoJ2Bj2p0e1Ewvbwk7+N1/5JhwMAVc6TvRb4muzv6NsHXA26ez
uiHTC/w3yPBnKld6d4c4CWU5F/JWBy9SjyaMbvtGqYpN75oe/R0ghJmzD9wOCgP+6uuYSRoOzjBh
CKHPilMQo4PammCbeXl+cuITJVoHTMaGOqcmnwxefuHp3SWAl8AEsnUUQFYxchz3KojP/0VrasIy
EKKC34KGOUFtym0uJxXcrglpaua+zvHlqH69uyPdw+srO9BJ1EWx0gtpuhHLeLaCq1cqotTSkSsD
WqgxnUUoph3bNjGAjCK752Qs39b3VIk+TStq3eVDZ7e6S25Zp/HBUW+fc5mXlWqNPMcHye/GL6IC
XDI9x7muvhUoFSNjDBnh1+5GOL8qK5ubW194NamZ2vtFsHwH3k5XdA2HO6mNAEw+s9cnE2qvILKC
kuDsNsXOeKxp0YrIg7tJm733P4zuw2HfSakGN2G+Qc6KS9l61U7U+1wJ3p3L49rO0jjpYGuVGPfV
bS1AkC8XHCpYSaNEh9Yyb5eOLwGun92t03BNQV5uF5LLlgPcDfXjhmuSyAcqwABkHr36mt31P/EB
RWDvsKAHWD+ypkU6V93vGqXYHdPMX2n/+CBV6rGvQaiLJJvrntVx0UuiSLDqNwSuTZ8z6byssEOC
/2maPT7cAFfTO/5LoWMBXJ9HrV8zf51umGvwL3F8CPAeOnG9OD5mN91W1g19EAcnLmCNnliZ3C+N
pzhEUvpFalboldOiqwBg3cylsgEaUQXaLmshc4W4Msn42i+bgQBmvfVlJ+biK7wB6ryEKsq7aA0s
gV2SSum3lSbQe15u/oG5OlH8uZnUOwjjkhpM3XZkB4KEGdZytpQeTLfkFwj5ExyfNGUVKhXKhBgO
oGB6zmg/7tycdJ/Int5oLVNGN+GM4ZBUE9DricszdAtqgHbeMrr13R6I7zzshtcOw0bUt14mH6AO
aRAYIcq8UbtWDEAXIjWCz9/3I9Dpath81cllHt92Kyv3l0pkKtk3LikQoiSzKSphC0vzH+deOItw
XNJ+AcxVrwi2hFAbGMFmnwGNYYQMcpsGBXDBQoIizJrWOVMhmY1jw7+LOacO7zUyJs2SxF+oPZb5
95SbkWrc3tIECaLdnelgMmTCsdl3kvj4Tgo5Cp6uYuSFTGsCUMCnOb7l314eUUebN5rUxl7skqCP
tu5+hagk8EdBTrhh4txpAgKNFNmIjq2PvbzJiWdfLVGxcsHR0vbLEBEqPqWMEHVRbfpr1nCKxhYM
fZQ2iGSLhBOaRyinx/r/G6XZM43eo63a8aBARO2CN6FScViOcUZ2ArRmb+pWaf9vmOqHQZJ29u1R
49vRKzaKh4LzcBh/WKSCABb258RWdk3uu9/l31PGMvP0VnjOO1JSgNH4phsU4CQw9oUuNA4grYK8
ky8SGqnGWhDcY3L2nbHaZqVYGzXKYQGiw3dSG4oi+rNZLxgK+yYuK7wg9TyuF05XvylZTd2BPcqm
I1LtKT5It/+34HS3VAKQ6/AaWGf9EqrTPhHDnKd79HwsJ2zNbRJwZXtWrj3vg1hhHDPXdsZPaM3a
uNbaMMmVVZmsE25LEGFWqu2QrP1X0Cs57X2D9jObxCzTAh+PAhvVubZWwtOJsNGouZqRy53Lr6j5
bEKOk7Qf0vCkBF6mqU948cwEJldMZaqf2RNzwK44k2njnqX1ewi4sIiD16BQcqo+lA6Y8bzhh6J/
GNCIPkR1iifpSyWkm9q2Y+HU1q0OphPcXU+Nv/A0py2256IIR3e95NDWkPz2uwko+0Dz4Oe2LUCS
EsbyNSvKMo8hpnW37AcRLCsGnBo43GXu5jPJzeMFjTTBuTiDeVw5pddce3gw81DX93dT2k6Qq77i
jI2aokrSxgicGEOyQPyupy4uYJ7R3sGveqRopZeVLNTGeOD5u55lnaRlGN70ROYLDJFt++y68mKF
IlDOIE0cq+UfIXQ59yXx691dStO9MXn9YN02oPx1eVfLPedqQ+sDXiKAvicnw5dj0wz45D+Wsk0D
NnoX7kiFa8J61TDNmXBU0/uf2dqThCzi0bNx+dw2zTzgPcXHLhqvJt3pWqYZ6+8gXSJmPEYUboRR
qE+p8cniurQjC6brW4uGWscDR0+VDKpjaJTn8xDv3RaAEDINcjZyYfPECCxGyWqLUAMjlKeW4YiU
VS+3JVqyYfp2sppKftX5Se+EIY5onkEFuOK9tEfunwsAxkcFvdNBVcsAmNS6nGSy6LOVygOdD7qf
ldMJyyLgB3znA433NhEQbcdRD8c7WomJtxx1xZ/+xk/BydjhDU+bvuMK9OiKWJzqPcQ2HBnTdrSD
cDmhsfNAJT5D3UO4qxzz+gogiIr/0sGlQkocN/5aJxCnH12gXb3to3gRkPmGmruNYZCfP4ipTY8d
5yeZEtD8jfoCoA6cpnXt/MhjJOpX+USrErucP6dA6ej1y5odrQMFFNRbXiLxK2bmxucL5fIFCZPp
dtwOH/5ktvPf8MeguaXnK9n/3W5oUgnsXdQJU061WZOotz6BfpcjvlbgiY7Ziy+zUoNjzLHaEEsD
kRnendbB+i6drZv/BtyK3IIKixXIr8V1wcEI79Kqb8AZUsBDSH9AVGakGrTPmokXKKJvocXSIdlG
rH4OsHjdDnXQKU8sSzmHs0d/kSkt/1QlmkrJpmsAOm6hqBAjrTcT9lzNTe5iSJ/DaMcIZ1pBNL3W
vKjZ19V7auWSdnY8LNsODcxMXo1ZhDiHGI10sqzWf20IUTXYrsbKevJ2wEQBi2SLM0Ba8spNyrXf
US5TxBrLHve06O5AexCBuYZ7ACkgfPLErMhXGBgp11UZpoNIYLUviD4UOYBT1jXFKyEdVmbqkZpZ
8fVgUCemuRokhxz3mYrAGHkkYJ4Gtw16Y5zpfO/hmTyasSBg1MzYoOlebufPrh35reh2OdDw2fvb
Ll1l70RAWnM521QqyLr+3jhyN0GjiCG8Z0HUGhDiDQZfzBPxQtOFDyWqxiKJN8YY90e/kOndF7ss
zGPqBoZCsPd/+8IidxVsjtpIBhLBZS+5f4VoUfWQgfyrNKybnv/41hj/0GTHoYwJ9JsaDZs0qFj9
r9QrctpUXhuG5zobJZB9bpecWQpUBYrT37ZU8doY51YY+LsXX066DGxGvRmBw2S0DBOueKxHQNhH
qI2gDacfIkIrj34AIXULfrEJ5fKd8+WdESTceS14vO+7l1aEidB0OS+z9Q317atcDAr0v2c2XHJh
JiMpGKuGQI5jo4l55N8ygSSOKxQw/Hh5ZUTVOKVUXJiTU33IceOvH6yoj4pDpsV+zTX9Qo6Y3qeJ
oLSLuaziGDDtqW141CQ3XesdygWDWGkL1S3GA8n2yXpO4gDQN0Mc1U1KgBeP9lDEGo1oldL+HoKR
a0m0s49EhODdz9ou6S73YQmzgtcQbNN/WEsxixM51l7/mSaiAXvTxjWGHUUZo1EcGZ7JN9QM262x
0AfUVbEN5I8AOv8YxncBZJQvEyBGGoEQUDdcIxqP1CtL93iJFUVKLzmxALWbJzCGUdH/1UNP6QX6
Fhv5F633FM5HXlDbj5SYrHP7znc2Kd85oEYcdpGrJksSTEKXeizjd7hsJkfAfS9XIv60aZunCb3I
e0tkOqAZie17/LtrcBZmwhfpJ8QJF5m1TM7FRiKb8Yzhm0Cj2n1w1bscgVYFbZLO/F1M4hnO+iTH
QMiz04FlB2MsOHDGb3j6uql43ciu1kLY9b6qlnX0vxLcifX4geqKjONdkQfrseZ9OUpSGAK/KQLA
FyVGJwR+C09sB7YsHLWJOa0Y/x5vHaDK2zs1UoILJh9/VHAVrEjLj7rlyx1pfFq6IaX37ZAGUiWV
DNHTBI99EVSetAxkxVwAiK9aRQD1WrlaKtdaeQ20azEW73eS1BPjNjrNDNqylbpmZu+O6Uc2Zbh+
UXu2p2AxG9Uh3gRogpxkyXoKyuWrMOZiZJ+NWCwzv7l3yrndRn36D/6HW6XEdfMYtxGER4ICtOOb
EW69lBQgPCKWePY5kHGs5bl7LD0Ty/sObkBT4AqPm2+R1dhDlwE19b3+Bd4+lgfX30+xpbUpAysB
u8wkQpmrbWY22p04X4Hcc53VLSoJ0XiWMCM1C6tVlWbgkIA7zQj+Pr+pxMc7BULSF6RWO8hp/TgM
nfG4w3krLGZlTUhZ/F/71HgHpvOcE6jO1qI52aiUM6AM/cGPFpZOBiSsWwGnqKYMLvqspjFjOejx
GhaRMi2swJLt3wqt+6jQtWtXP3EL6mOIE0oGVlaJuQ1Wfe13oThJEWXfM+JoBgCSc3a3RROB8h6V
9NuXfnhmhUKaba4nDFRots4p02QRQiVwlD0RTv48ca5Zynpwwe4XyzrM3m0hSAedyu7wHsHmP211
9lt2HY/mCdEMVt3Vy26E3RBs/mFoEpiElRbkHNkkegLEKtoEFjlEzaPjSzprqb5pd06UhVhlpQDp
1ffzyONEg1Mj+UJkXEno6Cf1tSdzRYHwxRWPyFRs7jQ2Or1uz3RoKUo8A+S2Y41dzOt+xsQq/W36
DcWymYOTtR4emy0ZYwoHkAbnuSNLJgdID5zNNvm99JY54i767d4nySIzyT1Kc3qNcS3FAYIGmHwl
889E06aEBrDzgmFeQ4jw0UAxQGybVtsnjhSNdMGGj28yTIyGTRjUWw3xMZJamgdg+wAUxv8Fqzoj
Z20lslr+BExJ1FA/6ZwII3rA5k0T3Ej0Zl+JeiJ1l7fxlj+H5u0kdtv2hQp9b3n+M5810ZZGEsc2
eVHVN+WzK948Jx6JsPp6weAzuJaTqNh+6Sx1qs5TTB7oPuSTykK8IYu+RBbbOLIfNt1BC4fXwP2F
0oWNWJYf/VDf/2X4KoO6cE6xpV8rkj6vmf25OV36Dhd2+dMkYwhdcAhYZQ0eAKaT8E+Kn72UYNlK
Z6VBkjr3CaNV85cMCgqKsA/5y0UcobG48GfFL3clESRR5QIO5u9l/JbjeK/4r3EVHwqeIcJXF9AG
77AguBA7X7oKQsrFRM6Tu8r6GROzc7GdF5pHL2kec453XRDHz+bgJ6cjloOLZKP1jP2vo2mEmyvY
8VENO+dFFro02UiupS2FHYi5MtFV35XFUvYZzqG1C4/4dIhE9OJinEGk4QPvFnHTB5CBodanlv/E
/fMKkgQLuyxuoQAC47o8A8slxA9YNUIF+RIejLdSW/FF7942JO/LB9aJCmQUF0JNcmvcyHvbmax9
zL2mWU3Vj1lDVeX9pgx4k5/lw+SQCVmhoc0SNdrWhQj2yrnNzNzRU0CArzBeRtvxei7p1FQQzSJ1
XtLdczWRwYB5rby4pa1R38+v78x1BALYlYQSRcJPeXGvekTdzS0DxA1p58mNSbqxeFhJMHn9bMVA
dCXV8OaI7B9K1/33ytCmlTb53KMBNJZyNqK927IneqATjcC++e14ooPJ40G8R/O7se7uwy7bEu35
MKq6cuRMHBbPVzLtgWo7CO8GPWRrj0nioZJjvvMPyUJRx3LhJWFrZdRQ+A7cDfL0GKYFVv1D06hJ
hMcyN2ItpRxATD6+QUuFgNnpN+QbgEJeT+LKrn+oN23UFHT/0XOj4GxcmLyXO6YbNgNdv/mbBGVv
YmCnJGEAsh3j+0gaT6KQsK3ROnTHdrQ1S9ZHiogDYvIcJvdH9MP566RFDKA/n2koGimLFVUY165U
za2Ph1nNX8lOxG6XmswuZ850R4Bronjiylx57Buvn+67zqAjZgu8uA4khOTXLrWjlHpKrWGNBmub
RvXXlRCyRDmoBqM19OqFZsOp75nq5cSO/QH3HRVCCpcmOvTA3sK2wHrWLtOmea2fga0HgEDEPd+K
NH34xp83Ei9P2JZzyGARNJJv4X8IKuLxCirECUbqj5NU2ho0uQrACm7eRuFb9cFSfdKmycAkUvyA
pEHZ9q45JjQsY3rXq3Tj7OFq2tWxEKX2aiaUGWlZJNPX7LARvjwkZH4SkMTvx1AT0e9tnIt2CWKw
aC0ny2XtjacNNGql36caqmSrU8M7M28r0BYVub+PXzlmAgWrx9QVP2WWNUJrQc0zUf3pfDErkedt
9D+8XfvgbJJU3+RLV0eXcEJL9/BAOoN1OYsbWiR13t4bjrqq+6oMQDMDH0rl165cNn+zseRQ1fKu
AjT+Uma1sNM8o6M5Xoyk8DIEdtzT9J2AWmoLUvS/8Ea2qzcNejUggZzvwCaqFg51+KRQxFSruiY4
NmVTuhfdTEtBh1Z1GPM4IkjguLbg1/QTzKU1upYWKCxf5tYZCT3hYiM//LV8mkGb28bISOTdBVSw
7kYBizL0wdAW/yitmgyys4NKAZjRy+QN2bcr7fLKQ+gkVYy1CA8fz2Zo9DQVCcBHxgNTuFtiXSLY
kupNQptjUoiaIQ+fpmvSv4wgidGnQ6w+NgHVr1eJFr93zbjyxBHmGCYYfNhAlsmTFrun1bpQ3mlP
/OaASElJEX3WxJNLjiNQOeB44U2/Ikd+8jyktSwvDDEtcZf/TpCGxMUG85YoQi+GDXJDMrvA8NjO
b761Lwbvg6wH8BrEg6D63D8kcSt6kFG4zq6W71lLWbCyuT7VRMogIHmo89J2/o+cttcBSSsCIvMT
5jHN5qO4CmWnlxlmYHRli4WaHcBxeDfocTOPA8cZ+oeuMvH8KzPb++YO5B2aSeDjkuoPclqS23Zw
mRTJEQc87RiMzz3VkpF+oanD5sigRnHVJUf2AdMp2gXc1lwwRFgYPGTEp9uk6gdP+yN0R7uSmz0H
IPnqNZZpPAcwHGYf8/nvekAjE8KhpzxVIk7+yrm3k3bp1F5JMEKk6vHh9eTvxgqDd+6s2ssJoA8Z
7wxU3nGiOswMc0s5mQpCLVGBtjphMSQgEP7j9XsUXVHEyKwy/T5FuVCKGCQMgV1m2uDdjTYLMo06
55e2xAiXhuExhxaqfl8F8CgsutSkMJSgXBnUzTHbPKzeO5y+QO0dF9FOdjDnACRDBCnQi1DoHaAI
coq0cKR2brzT2YeVHuWUoblcbfUUuWl8zpWU8ja8gcaM0Nsy/Ff0AwsGga/Np3mdWmJVthugq3Vb
EiygX3+puBJnurFArSGEvHePNpP1L/4JriTEOqWB3Epqu3iXIFHyoAqKUHT7tB9IyUeGCgkKDpaj
DKhejHxxDHUdXjMzSXrpa5O7N0pXkw4vIgrubzatu6nN1iSM/nUJZMn2NMtIbuc3+ccAcfTeG7pJ
6Zv7PUl02V0mDEVqUj5p6IFbmGJlNf7g7NdmS5FiDC0hK1BwkujJNsDQBYC3N5qUVqJvAe9AS1tY
C0IO/DsKSZHm35OyrgJCBOpVeeDjXzdBOX8DRVkQ1zThE2ANC+h/Zu2ueDC+soKSJq9ET69egVgC
wnYGfEGhhXD/N8vpt7M9N+ZPrZDSS50JPKYbTxVDnLND48fPMa1CBDep060HwC45ashWxW5KkHRP
97nYnV4XFshPqqZZfosGzoh5qAw2k/jJIoHzgNRsCFJCLVrCiU4Lab3SMbhyHnSqL9eD+onMREcI
KXnoQEMeuXDX6cQSBX6aSFHg/rwh7omGhaYpQwVAdNj+k35sPVTMGmCYJ89+iG2qcOQTuf5rval8
qIlHx2yE0BSfGIixIyWiEI/+ud37YuOc7Kl1jIfNEAo3v6YXxnQDszBl/UfvBqNJrXKn7tZJLFdv
2kWTlzspptIoooueTb+BlAPX4uJy6gASurjbTB1LDGh+SGTvSaKrHkepnA9kyWuIl+hrPqD21eBn
7+4xlEqLMKkgtBEVJC/0I8n82EMBhYsBOIUIzH0H+jtlCyfeq/miGcLvcZeJNXdMM/KiiX6rCsKe
SaPOMfifzNWweDXt1Opr2LYRnn4MXigdnEzHy5l422yGidS0xnJkOBIe+eiGbeAm623t4228Buku
D75VZLU8QVqsOnEkg0KUKn5d/i6jA2DoUzKmgyquX+t5myFNaaxCVP3J0uJoRqBJQxb/ttXXS4CZ
UCGD+zWZz5knPWK1ZVYLU4kc/jmm8a5Zan738Kk2P8RiGWQBhJTTsax1Zl1AfFORcyajdD2suHi9
Dnc18R0WgU0pkirFQN+w7jjv/AlL1gDYZO6fuWI0tvH+tdM/GeuX23k0Tp1tWpzYuCB11O2EnrYF
gHbVoZESGZNMLC41AwEaVgktc8yBXMAs5IWvZPlN+vbUbRTxRDL4VP59L94nzODUyPMYfYfmVTTm
3L5f8BpGtKlzn261TSwiV56KBVVuBHT0s1PSF0zeq3TjFu+X3V2jg8nTWheinfl5kgPFWP6DCFO9
hEaWUgxRFh3aq9RFDzvkqAiDtIVIGHJjdk97sMkXEY3XoqQD5CLELE01Hj4+44/3eeLlU4ZkLC2H
HS4oEog5EhQmM8SmonCThaPFNGaemYEBNdidPKCRd5ANzUzi1CmJylt/CgrckejzH5vn4qI7Mmqh
5eDxrd7yf3hktIubI34yLgILlu31wcdSPhNopv6SY1LDhcGDmJd8oR7uIh+sOR2tZAL9rXOOT9Ef
n9jkzLbPiiVBOvYonRdduC/SK3S5OE97zyQgeD+X1C+pmT31rvveJ7DiTypDz9AaQcagr+VMIU7S
tS+pyCUKPwKSn4qedWU/YVAL+kr8hIIK2fkLqRK28WRzRUH7HQj2kHaZjynhwimUnfJxB3y7Yw+M
xQgZ76RPoT4WcPREIJu8yA+M37tjSOIqgGUhtp99jeMzSmsPs+OvuuhGq78qTSulsuv6pReDHHFt
MIiXnOf2wi88KWS8PRMT9kGe+IA+9IoEhtV0uE4WoxNFTfPpNo9zLOyEBNVEou94jKvB/XhQdCn6
8HCIeTepuB1n++qMOk5a+cARoWtimKBBxG94Qz+fUI/hjb/kS2veZ3iP7I5RVjuky7tRPtXFj0nk
5g1wCndi3Xs8CBB/Jnit5HYRTXG+1tMsCtpOtvh+yA6vrUd3h97UqUTf+ZLQ6X71Z5PP0DD8sh9K
LZq6/q018aY1dJ2MQ5rqRbkph9IHkXVA9YTOTszbS3SXwl8Sj/HMfpJWRie+iViMYBFsKBdIMQgT
prQ8C8QEh7/C8Mn+RP9mj6gn9dow9+aCT7O1Pbcpp5EwBNZ8RgSRA6UOgcDhdMKF+egct4Ho9D3u
l0wZqbM/uF/lIm7cDg6Hpb509Z7tZiiyFzBZ7l6KjSS9ojjnQ7EtvXOd2rRPXUpuEpVP24yr5xo/
LjzvXNCGkeyvPxlvfDVZ0hUcqFM5YEP/36FzxLauR9DNh1VUiOLxSdGFl+ZtuPX5tfhZKzs/nNIe
OvmgP2tf1GEXXL0evKLDixIWhSWbHl+VMVr1tdp5QEV3oagAqdAuh1MMVv1AnUW+YBNUqmwQ1MhG
wmazJV/HD1fS6vpcUdyOPWlD4VMsnr6heLE4ByIEhzIqYXihTruyKiH9+rVoFB6SqLba3vux9p9J
kp1nJqSxGM1d78Y9SYOWdkCRy2Op4BSsqcFUPtoKay53H2H7becjlcMoThVehmULhBGk1gV/CHu/
JbAvx1HS/7etPkHP8vAlijKnLDgd4tGN82/Y2DOqSS56XTbusHstQhoozJW3AR7l0j1sMo/2HXiY
Tjenv7ssmGG3MpxeMbuUA33yEw6kTF5vXuLewEPHqObT4IRAB8fzr09nFHEZngMGq1VIcBEZ/aGX
6FnMf6pv2x2tnmtEGC4KFlroRPjsQsPAwRQWJjdYiZiF9Tj0aiFZ6KWWV6/TUJ53xJZWrgku1+d5
6agbiVULmRhlfyCV/f7StOfHOTddAfgZ/LrS7VZFnmsCieQpTSnqn2q/iqebUcw539Zv0hlH92cZ
gc8IJ1JCidOuK4cvyUxavJhl2gsQWkvT5Jc60JnKssRrWEb3K/yjt45fToOAezaYzg+UeCGJQw9F
Ihz96O40tJEcQywslqzvACvFoCFss9SHYYvpljUWECO4X2uw171qBUnt3a9mB0rFJg/Dz/PeOse+
YgshpG/p4O6D7evbvehPB/Q1EWNKFl2tOSy9v0CyzgbsbKCHti9sOJHwfB19xl6bCWGXPiEPPVj7
DfGe2QayfR8NDl+wsO19If839/3E6c+K/P2HwAV02Glq4kyHFFDWvzX+azqzYXCO512EG4Mrmhg/
S1tAeD01sgGzC909/BsHvguVVzBz5s4/OkYFnMgEcPOcUahf53srZEFS1kDgIcd+TuFMFEhKjRFU
xbFYLRSPTGrQVyi///drYoxx9Vnid0307y2rNWA4ZOe3MS98p3vmT1CkbVh4+ez9WWu9yBYhsarA
Lp6QwhvgLqt/XkN2MJqsDXaZcv73vdlIh1Fw5Z3aOSsRHVKn9B9tAJ869vQAaufPt+jLNQ81agxa
iPs48Ogk3eynZtzq8VI7QnN23PuY6n5YKZBJtGtzgT+DmQMQ45Bmcnmxhu7H8P2wpyRZMrCs5O5Q
3XY/iiIuxHUJeQiFCUKIr/aq6JuYKnCZGnjyGhNch0fSpgDUWKafZdnOzA64XieKKzBZd9GAJRpy
1Ph6fOZ5FPMnZLsRxW/14zxWHWkWey84oFHXQlRqF4VpYo2H+qhrNpYKVUtpOn+bjNNPQC/EezRT
AcoF+XPGu9OdkjFJmynOL0si9jCTBuRIQNP2qn8TjVh8K7e2NK5cX5rpnsWbOF2Z6IpwltiAZmta
HZtjPKIeAT3EdJMrU5B1uqtPC5daxGZrUsOo7MoJXnYCvneCyP9I0fVEHAxyg5WYU1poOM0ZzJdH
y3uXd11DrrcpVWi0TbXRDyrZyJlvGnveu7tBK+GqHi/7G5P4YXBfbYF/rK+mfoPMvT2nUuuHm34y
PDFtn+8Zd2JeEZBVpzKtaOR0L7i6tQuosEPEjO61YodH2v0GB68dO2ENEt8sIo6R7G6eTdPltq0Z
meN4zylvvUwkZKkZr7io0wwxdkeKjINRSQwhmmMJE8FG9dQA0LdMXj4GdZ1sLh4J826bpIzPWVGJ
GMxFCTC+5b5ORnJijSOOu3AUGBlAUkP5zlBSq8OWcV6abX1+HMxlc2+LARzgsjxPuWC4SpyD1tXp
uc3eN5eBiJMAeCleLokbI22zky0EvCfsbu3ad7iIS7LC4qEkpiB2SnJT1wNb4dvLPJo287Pp1wxD
NdwO98cr3LaQZuWnYcARbmxKK+0ua3dZbYOv233yA2MMLkJJHc5xW7pBf7cR76RM27g4C998VjKf
ii09kgajYBlAszGXuSCD6OPN1FTILubiX5hB6H19jtu6nMszyII/t2xe4vdfp5mlWlZYRaWuYKJB
Xb5uQ9XhEABE90Jl165aH2UVnt5zKM3/t9V3vYTv4I228JJEE4K7JvPqeUoICfurB0w6UWNhlaQH
B1vd/B4mkut5igPkENYV+tU1OaEhdF8CMbHAFEiHQ9UNvCKQn7sC2uDtWM+jeDhnoVZY8+aDn/yX
MFgww4rsMZWdSsijsh7EXIof8qdwy8PH8VxnjShqBQbv/3Pf6iQaY1nQFOPWAZb5UoTkPqze1FVf
xQJvtkTzYLpkiAjts6ewlzRn7ZZeFe93vxjiiW/ENXAc+PATRvG5TBVZK0ggZm9LobCqlymPEIiY
RmHqE+kC+unjKxR4NRWFREc8hIuyorbK3bsYnsTTCqoVuL8BEyjDHs4ydAX/KDN/4v/ck5vKixnB
j3Y8TbTMpX6MaD+PST//g24MFhuu7flYMspmwK1t7cFkIYDxMfkrvK3fZxi7czZ4GdJyKqRV/zLy
VWoczfNe1ahGcUqMHtBWTrD5jazrziZYPfPBfwcHFSIDWaCBx2ojeHrBKoKzy1DtPzsj8WEGuIQK
OOcymz+WF+CYGKQa0/4cSoZFkMUUVnh/depiyy7sZ1LY8m/QMajLSeOhUW9HUoC5zORzg8VyAqeX
otdntWrjqIFFB8ny/j06yT186iBhkQ2rNrVv4gByWL5a7Uz8xQcvHldQZVc+GDWmTBCVGhAuEtLU
kOwXERHXMKhq3Q4oo/YvpmwZ6xVpZoxeWLR7/+rDEEkuHUOVVfXDKZqkg849ynPPqxsJR33RoDfF
H5p/Ml/1M7m6HemLSJ9bKkE7TGWSQgeDtuNaA+Jmc1JSF3QIQSbj/w7ZHxVEFD4S1Uy7FftU1xIo
aHpM/GEW2GNlsdEF7A3ROJsSmgJKu2FszH1vMs/Rx2CZuoJqFurEOpd94v5lKYX5WYd2p2ZthHf3
8Ni4gLorhjJv0Y27Er0imjcGGkvzHDGQ8EziEobCQUF/bgJzuJY4FaroqFy1iVkiQW7KegSMBoqE
T7P0+MijA0x18f5sQkd3lC5GhjdeZaBFCpI52+BG7novN5kVYy3z53T1uDo0N/noUSBW/4UUZWe9
QvpkT8yWRbT3WlNEl9hKXR/2QAAky06JqFxKY/PF3r/duN39UKPsys5utQ/FymUWAKWmQmOZuz0c
HCU8CFYvd5eO9Du617Xz7lbf/DSkLfrXmMYYO7uCyOz2bQh4dSE8mHgt1Ss9Lw42MbGGJanvwHjv
I0FA2iTfRijgfjwziXz2mNb0K0BUDaBgP7Yh6WMEVtiRjmcv8W4dPm5pmGJCIYGRV6R9YJ5f9auO
G30acbyYRwOX8E+Y2mCw9zzrHhwSSZTQsoc8ivk/IwdI4SEyDx2TUqpBH+s6y2YsiFRkGpt5Uhrj
FX2KwHD3PP+ItSbb0vt9iWFMuZ+1xG2i5B7TojttpOzgKFGXl0AImbVI6wHUrgoYmQBKjw//+bdJ
NlZchvc/hgesv6nGx3T3A112ylYNxOZ+ET6dtu5mAvxFgHNYUT7rdVqrnzRec3FgGIdoD8IH4Eqg
nyXQpvmZ+zwKOVMd9qeJeBc9JSpVxsG1BnKEPh7oj8bOBFEEL4/MsuXsBBaYPcYE5krwNUuIusxL
DY1pmfV1/z3uUHr80jzkSQNcJ589HBmdGnqNgFRhJkbuNE98opmC9adJJDDrKcUVdfU7xcqecrdt
wbhOOOwb9+LmWUhOghxvv244sM8SOdi5ITbf4XgPbNJiMQ0pkY3bkqOBpSWdjzGg/ZNsoLzgmi3L
s1rO2A9EBtL/EDr2WZEwEnrDPbSH9UyVndDm35socJseQrR/vX077a843VZZGpxRqZzgA9zBP7T5
CwhURR/FPhU+PxuQ8VDnQHYpEwMGESQuJ6NYwqpgpLuq7HfqJTwipXDHo1Dg53tZ9bWIfK889C5e
P0SzJRs72gGWcWiDprKytey6/TmuK8v0zGV+rjqf37lOM4Gn35CYAzTUO/UCRAEojj8dKF5OMcIx
L5uugiZahQ+bY4SDmdTVtROAhhPqf3GCBk8oHsR8C9o1rvESgAsC80nPSR12rZLyJSQytLD9HVIg
wV3q1a6cIgGOysBBRvFyLGt/BHfA/C56W63+9nQ3I7lngOwX9Q2r8Lf21E88ytOy3w7AcMT6Bfxq
bt6M5jlUUpNWKSlgG9iuRhR/yhSaOraLOImW7yxJ5hp4S0CzPABNygtDKilF8+yWrTt003b0IW5h
NQp8/b05o7tpt/H4npPQ1GKKZJ80aaPAIHpvm8uuwZsA15jRBIsrqQbn43776xZ0vvT/zm8n4Tj+
b976e4lfQA8eaKl80ALAmdQrbNzWA6Lx9FYltWnvJdikofFZrYCKvGLMx01xCkEY01LGoqFgSdav
5kIesrS35pTNa8ktCjwCFzZsGt1pEu+dnWupULH1QD/rodkDlbZ0fmSSXGJXpSE3YJVyT77/ZKlc
wPZGVd2vV7QbO9HWsateelaGkfd7OoZUsJ+7pM24r6FTFgsl9GhDMku+LANtZrv2WVj4/ZWJRrPj
fF7dOOFwkqVZeceaLYjQboCn8CmZLcKqe719qOFOwr6HQOSQZ/q/kQutii3qubl1YZGkXZHJAi64
IVL7YKEi2qpeyGHdyiq4GNTjndka4dHCw1eHXHzLEbgAq6+QCUDXljpo8vOFcIeVkIeFSTX/W8ju
6SdowsPTufcdLJx3U8XayQhmDGnkQHnEdHuYoNXvmDgZ+ycTezAqFVPcGNIbSKi4buSDlu+fo0un
zoDPddmWor6ojRqtwlILD7uO8M84wPoKmtbbRzCguttnt769X6ymLEQgWI9GjFRqmaPtANHiyZ19
27b4U7t5KMhaNJf1tkaFeOfFeqEADHxV6KKmKfz+kZ7XKmBOt9CW5GlxrzgEVJLw83+QiXhPdLSz
VHnh8G/Lvobirgz9DnH2+96BS+NJ7wxUfo1A+ogcl6lgO25tdwmlQKXjHPPjMOKQvIEn43uIhKBC
qKrLqTf5nGjlsiR9XQmVE788Q6VP0MX4AUKaTZz+kNfJp4eQKpm4ZBZSqqRm68ogmN/dh8t13CkS
FeQbM9RMuv14g2NATrMYO5WIEtm1QBP/y61MnN2uqK2eJdoZSk4bxfTDguflWNooW1QwtaaA+GII
1grp3v6OWyvELeQqSj6vEdLFn8KHT7/Ie7jHgJhHz9aanAbo1N/r8IFiaklmUoCoxhY8klPYl5i0
btXPm3PfBtj0nH7frGKStN6iwW1udf5jUROhkivYgwE3dGiG9kNfNKtceHEyhnlbKIt8eqRALjFs
aohUK0m6u0bF6QjMT407auk8ZeD2AVrDs7jVaRQOqI/Dx5eI/wtqaQnhTF8nipnC9OM0khwMjgNp
usNPsbEIjecyzusSRtA2VajPu8+g6H50S6qcY2c1+IcVBE7lR+YRSquQJ2VsnZazZcCtlDkuUuxq
m8kxddDAnT1tqRMOGLMNFRT4sG2513t6Qt/vAzP9vl3sDiHJz8Nhu7nszfoFivfHExJGf/11EEob
WxZX4fE/z9uASowGCiYSSJZa9Pta6Pb2MPvs2XnJ3/hpEC0iBZgLf+jpD0Nl4Q2CVYHBqiFnbF+C
eIIjAQsfiMzmehPdKeZKm/QJt9Y4oOkp0NSknlwmXEnnUUiYSmxlj/gpZju6G8EuZ2dvcO7x9j4+
DFOWKbeHkymc2+Vy9QQx1se/HT4FsYGXNcHMt0ycbKDq7Rp5bQPpvEcNOv7GY6CFDY/vrUohyeLY
pXgw3SCujcsF/m6TsdWML0D+Bku9tar16FQArVQ2QzGwxi2Y+6N+OozfZZGOtmKYHkvBzaj8H9UK
tHXjr7EsKjRb75Fxzwg+ioGW1NVwcrHtfIMxMRq+A2YfUVSTl1y55HZYMEheG5qnkcUwwvVqVKCo
7Sdhc6l5+tj8rsbgGQyrKoGmK/FkP8atyRUCWo3/+97+8IeA9AzueproC+YWqqc9+jlQaE4K1QmY
jBK2GmeYEw/8881xsg/hr9Qz++CV6rwezb6Fka2zzoxw9sh6RXAt2eUu5pw3aVMYWOEO93kF3vQc
CdKY6qU/+H5uWxnrBGBJsgA+PDQKPgZpU2atIKtJRUcNa5yaVgrqI/GsYo4cKiydDfbRD4wYHo4N
OQf7qAX+OuV4M8UIoZK8j3RnzAkglTzTC2NSn5xAmyf/8PxqiH6fyk+q1GZeQZMadKRgVgDepMid
I17VSh0inAdeYqKq0IsihhQ90Ug528TFvjYHjyLG6sDjGmTxwo6M0kYtpVtvjA3cxbhbiQc9bsLB
uwGysHMNoiLdCzsGWHhH96q0MxO2BY0Yw04/86s0ZS0ocj4YB2U4Y/TXBGNjmZWdm3psnfrBX/sn
LrVUWcUEQLqjUSJhE7cnyBKTkYKxDw8pgMSoYcwlUq57NOtPtNw0A3c86GL2gsmljrP4NlKqODVL
Z9GsoN1Kw6AEOBz63WhsOPYT6P/nJPSTaxS76V30G/Ewr4o6o4/ysLc3eRcJkFyFbt1SUEBSGzdg
e0PBK6aAaqoMf0x78s6CLwVgPbdk1xD2Evi5hBQl8EM8/07BL4NxKCH7JAoO8I8U7NOO/U0YQdc9
CQmdm0gPbBGsW9GgUNemCqSRlE5ZOXXsTCMCXnFkND1xpA2bj4nZ90iGXkrO2EdVslrrvY5kTVHL
CvTzoTqxAwwaX4qWARm8DNSBPJMkdmsGxF8HU/SRpI1s9Im9Ef/7B82FqiYTHKabigamdKcN9AtD
FleR+UDx+o0ozOr9141ayLiI+Mdbon6glMmJyCPFILhmlzXcOr+6lpxv70kWQ4zchYnT0frBBWXT
vrRi6KUMBOre7Hj2HPGIzFiyNIUiH2iMTc5MyL4TvLB2yiap4jdZhd8Mp4KbIzYAIf6CXksrMnJF
Wd6oYIT7hLBRKva8q4Xhjj1A7mCJs2KrAaODQtJ4ibwBqCAgPTrI6E+svTV9n4b+PSrkCFYaKpn8
79pVK6ywKM+jxoJ2xs+LGx7PN6pUv9DhxrSk3nxA/9mDb0WNqakB7Ttz+1bCVVcYInOtq+C3TIxc
Zqj86b+l4AuycF3Rdt2ubnLuImtbPKYunnYKAHwolO6fk0xFV4zCUcLGNHEoc//ob5ZjWMlwH1pl
2wRo4yJ02pBfPfOtJTbq5McHJ/t8QsYn7kr1f9Y5MQTffxi2iRNtmqi/6EO7GE/RJyW3+vaSFJaT
lJSoQpqTPO64/Njt3TR17N8u8GQ8HpDsCVnwxjBzvzTWp9ktc1JjzoqFAqMvV0FonEPO70wR3pUZ
np4O9yh409/iRC++fbq/kSrHvgk9gUvSBYgdKpYby7oXQd/5kKtpZ/qRsEV6Dw6jcKRHFzEjElmS
wJeCdt0XNxRz9ldDyH8Brh9uP0TJuKIwy34bLUk7c4yaPpNA1jIvJm8ZR/47NN6Kt3vrli7NrGDI
ZfIMKRCvjwkvC+GyuXvMR2h4FEB63TU37mbS7Wz7LuKkbN7f96e3Kau52lRXTcpuk4n9OiHRc4eF
8VeIK8iHDVYcBSdyowGzXTbzx9TPL5ohtB2vtP+Uh+sO82Uhw/MKhHRDA/9WCji2GTdPQLnV+pJl
Tr7nMxi1RDKkfOcujaiIGdkK4M5Hk536p5c93pu652vxlpgVkP0/TRotbyeIZYRVAR3mtuT+410J
MVhwLhmPKuxCm6gyJCYKma2BBokUU66GxVAFO0r085yIuYJ3jQG5N4Imj9QweccgFc92j5rntesw
tWI00IkbbFqtHOknRYwMffA75CgtdIskWoo8QFMtP74pra2NYLpR+gK3rO3F1mLEu88YOkRCUj7V
ec5ujT7CDbYZyNhfRTlfcRGNzzPQHFnP9FSJ7uXCYwyewy4wgA+yBtSQIvIagfK/LErbrIieME+G
88V3SZytuFYK/Us+mmZLSrYkiRG2t6rGhhRKpFIjp3paPEtBHdhvFmx+jDGFsGb4IXYX9dFVCb+E
uprHUOno6aOtQgKVMfZiOBy2+10pp+UEJ3UWBVlK/7XRe8mVrZPokNORZfD7kd2D2owhAy/qYJHH
F+D0SI0bi9ks5VAgPA59nwjJ6a+grz8362PXgUGcG3VC+Ch3qsJG6oCjld5F5ewItN96QyCDbegr
myKcIohQsb0vZ+sYjwBltJ+/gxb1BswMLSjGtnD4ALRp/RvUcV1OlS0MQCu5JARGGgS3noxLY0ms
4y1FSAsfldT4m3fAbpzBz66qX4fzQkkpM4AtRWz9I+feUZIThTqi8RUQV4CeINFyUhoPNrR92saK
iF+Iu7EONc4kO3E0WHOYhHQl8KAD5qxMtC4dx3hcB9UpjvQvec6UzdixQZF+86UPQxF9Dp10TUqF
9xTL/G5QxOujwAwVe1QHQeSCHnvgMHC/mayj06hzZUMeCxNhIZWNRNKe/Y/TRDrFdDxFCgbfIAWt
sHQOV0kaPlP+U3cWx/7jqHtE2CmzDoFVA9cUDbzpbeFZHwvI9abOKiLvHdzv2KsOqlPJZmlVTG/O
RF5mmifur5jrYEjGcx+238ojY/RJAKCPUTmBU58aBbjCuNYPHAKiad7phkG/xkTqgVyRucw+KLpY
S1JZ6BzqUNBBGQPbKhl7lGYoYOFdkJ611WWvZHetH01usP1RaSvaDhBKb0CCVboZ/oK/rJMmdsN0
ox43zHQsPJsPucyXbln8X7oShBCsEpTokxjGehZHNLnYecxFqn82A+GOApGAOr0Gt52hfHcc+XOu
hkKTJYAf8zoXAjHSNVx+LyPJdVo0XvODSpmTuvHSvM2ZyBzVoD3pXemUfKCU/rvNwRx99SvREsFK
KDN8rarikf/oa2h/UiOz/x8AcmMYqTPWon0RyNYnRSiPWtu5f1gGPtSj3MZfKeIZbpMNyW4rbWMT
gsYlutBrOq4arA6CHHFD/6gRPZLOobz33P+HSDiK1HqIrAIO80Ux3c3wx7Mv4qILO+Y9B96QlTIF
okmSPFsUOoK3A2tDh+st0YbyFkyIqSqfHDizLVkSrlSfBKFTIRUGkaXgIrl6dW53t9YxeBHcbir8
zooeM7tLvZfx3y8pWC//4Ro/AIbIe7IZnK6NBFjV7n3J644RtsYEiIFZImqoB8YjZkcZNqvamBAH
DuntAK5vBWH51jQWNnXmXbmJT/L39qckVInpw93vsdsKt54EyyfPcRN2nDnZOZqS+yySP1NMFnfP
VFWa8q4q7DyACJyn5kbF5gMtueWOyXA3+Zqky50JDWVreiGbLK+oMM0NIFNVtz5MWEIuJbTD4c07
zOpPWI1yCYN4bSAP/Bs6oOlv+NWfBEOka64Z9rZkeqAqbOJNBunAfLwCcV5FBdvWAaota6WqOJxb
2UCT5MIcc0KnsldSniMrItwiD6NVGKgox+88r9gf5TrfQ32dtrF4FxYiKUajRONZXMYgTTjww6x3
vmZajHqirrfMRuqKrklN0LM6FpmnlILfNDovhEdRHJ6scj1OqPbfZHoC+61VU6SWOpbXe4SzwuaJ
+0I0ZX9Cr87vYkjCeUP+uWOPccz1Hh5aYiPsIOsVe/oA6WMaP7iSxOnH7P1gO0+BQLi7ajkLWfhj
ycAHQAbUf9HxTvaMlEECXrVjFcEM6BrKsvDNAAGtE+YiIeddRau03RNDZTMVprN1vB5tgAFU3TE0
a3fmq8hPdXQjKn6YT3MEtBBZPaGWPxFhrz7hLU+KltsJzM9He/FbaG2cntoI0AEasQ0JLhnBcj6G
doY7Lyr/doS7FCDkxkvZ5H7fdtJFus/vUZgEvxg+6Gz5+4ZoYFfP7U4SAzRJQ1oeKdn3AgbFM51Z
dcPBWnl68Tu0REgx5oaHYADCTLQXm9XBIdoDmXt3deWsKa2VmSbmx1r5xmDlRW9gOlaIi0IVDuB2
oUuU+5L2fBQaTne3f1uhFuqpBhhnO7U2bAZtC7i/Zyv+tQuraPXVXyTTyycuRdtSg3CH3VPd/7WS
egfQNuqAucH2cDuqh7AH9u0fUndmwT9hJVEPTJDzvlXGDgY8pI8iC+J96E25AiPJBYgAnJWkacUK
UPFkOB7O+QsNhZ1xQgkqjIDrpsLYJXtcYk6D4GwuvOALQVa4A9mWpaTAQJ6MqJaCrxM2p0F/nPcl
VtcRO+M8kUIUjjVJFqPSswOKYXJC4HmYIt4wxRjoUY+H2nsSK1iVFEX9QLxxXR+4t30BN2y+V5Jy
tai8Ps0a+JpNn5U4c7/Rsceb9Rk5iAeRnumgKto1+GQegyTXRfzIAUXFp69fKdCCeKWr9WicDjfI
geipOxuB5NuRp3dpvpDQwg1EcwUMCALL21nZd6Hvb177Tx/ncpOLY2faCc1aZJYgU4N4OD/HoUie
tX0Z5JlIuOCkz2sLpCEMTXcNfrZ8F0oT1jqLB4o8VPZFL/O5OUyQCQXkPAEqLOooJFNSPypQg4rd
keKSypt5bsiVkV3/efTpxxOTUEAwIh8zy2BxRVrxgvl22L2FFcz5h6LJN+J+lLKHmhClRxzUMeqi
RY0kV72rb0dQk3GzeIHXNtq/pf1ATfJAqA9I0go593VgDaNbIFNm89IllCPOaIJqDK7y3goEoUPL
jkC1BKX20kYBtEro77a8exXjKRbGI4bLBZaYrARgczEufXlTelKqeex4nlNnEAIOH5PHfe7ygA8K
8r7ZQ2O7L8zon1nBDrjeRCl0q/I6qlTDjBcS7g1Rh9wUDuUVsQRdZqQRlCZcQCx1pXCJYy1i5zwJ
PLfYgK64kNZ2cCAM5ogW9IAuluj5l2LXTQp8Er69bDPSsjIg33CaKCd2v1qNhCbB0DoSRUivZUTC
I51hkSKdeXQojGywPnzc5fvgppS/aXzbOHT2Rml3Vd8JnU54Az9BzxWeYuUTtXnWsfpMr26Gxi0P
q06JWhIcx7G4U6M1vrFoVzCSR0ZzBBlUN5MGdfUYSacjV7+ePbFlTOES7DQMRIv6YRjO2soJpI4A
/ZA362u1khthg5Tu06YAhxgilTAC+zgXSTxunQuGH5L39x2l1DaZ63pBi+vaNWBjdrfpdKtfBrzt
XLzhSWQzJIFWZCpOaq0F0lY4Y+q2hvJg90HHECUCgt8MFXqrQdqwBI6Q9AoDXDZRnxfQH+4pjcDx
Tg7MRLqaW4o015FpO0dxxZtzWv50NBqBHPrma2mtsdSWOrYi73MAlvC48jD3AOzy5llLpAhfqa3W
LHf0e+SxA8RV/2l99z+YDu5SCvdh9rjKMkalT0uCilR4HBSgsyL6gv5iSVB5RsjIbLNSnPeB/Wq5
+5VZJw00sJcXv6kG1r8fV1aEvScKyBPwsGXFaHq5cfIlWXmVEC4Wq301cGwhQ9X2NJsdwe1n8bDe
GTYe5pWbHMiy5iGZFijKimiUZcB2aq7keJ6a5ruZ6Qbi/dmIyi5ILeet5sEPs0CZx6gw5H5u4Sbi
8VycFuoFm+nY+La/OyLHZ7Ifoa68iIWtvQwSLFLl+uXAf47Z8ViVnBMsgKwRiXf21QmbBqvyVA6k
DdduVDc5G5pTlc4S/3PGFLKIUHq/tlF5ba9Rqek6fxfSMZOTqkxG5mHSi08j7hP0m1nHXwoXUYM5
LMqN3hzuTcM7ZGy0lnaEljaoyz87/Ns4ZIVcsA3Ozmm3tM0Amy1ldJOFRf1njC3FDe1p4isGSuag
KLNI9AsuSt3mbCbyb64qYTkHATTr4x7aM6fmhm90+Prhz6cGa4ymkSk7BXAwJYLZPzSr3kVyvRNN
kDAx4jTxf+vofQHLaQnV0+xFhrus7HvgWP2heG4EcjYueEaxkNvTbWkX7qGwpgzipWxTovVjYtBL
SJ3ZXqNwDBFJfEcJPFB6E46jy0JZ/u9SYHhGtg8E1wRl4Cmwp9R1KeL08DsweYLICWYpftv5Az6O
XOVWpYbu8WGnM5cYA46+XVGjD32d4RJAQi2eKpiT+f9KPa2/47o0lzfIZsbM7PGp7c2t/fpMoMD0
UIoyF+C876uqtFOlItJBXsufkQDq1M6/B+8S6RbmV5qVuyO2IlpmG/UWCHW0q9fVr/xjcThgXw/z
6XSxFovZ4RFxyDSt4TBdAaaEfAyq83Zztx95wfXeUvVsPsc7JmRwa9iMcmCGXQ6OyRPsjwqqIoQG
PosRf0/3HqY57Oyi00EqYzWhMx2q4Nr8pM87iESfxYQIQ9FgJcVLe3GTc2hDUTnfP7dAnlpn44TB
9v40Oap7dx35pxVl49eJFeQkP8EnGLXtZ/WbRZmmNIHp07t392qKaAoQ/NFHVOv3/EJq52hUgvSz
2qstrdPok8TgC7FBTEAU/5E8R8K317+jkaU9li8oDiEjT+/7A0BKt5zn4vhMNmoKGgUo3Fx5Cehl
4qvPC/5gsvc1tIoujB7aFqHeADeYdbxC/M0r3xgS3Jj6rTvnmiJIB7ZD3DAOx8VlC2SE5kgdPtik
NG4LwYP+/HjnxEtOJPtjmhXeW4Fm1+tZ1I/ErNRJmJzTzNGe4kyYGKCqCbDuWUHn5EJzmfIwV3em
nP8+kNt0tDNXZDZhsTWPaWugOS8FbLyqir+0aQLUa5bCi8pRLlRMHinga7+CHYPZd7z8KgRJTjin
mfSmDw/HifCddygSRPJUtc+ch9Lmm9gQBh080Q69RYU15umzZN5BIop1JJjdYaAiwvvkAzmhBWOZ
GCj7DAswmpzEk0co46jSQb3fnvGyhdRv3T2myvmw0hPwftjQoj6X3ZnIF38s5MLxAG83ljjbQYw9
EylKzRlbFPmtddRQwvMqh0Yts9p2vYTfdQCyPUaB+z92vjprgUbG1I2PW51TrHKIhtygWUCfKvxd
3yqjaLSUMayonpj6dNtk5WK40ySW5bYno79W6qePx5ve/cImjbKMkf7+t/eHU6P0B38YB8nTj7Ku
CxNszcKV1BHEtBl2Q3iA1QPxgUZn6aRJx+Vmp8yLQzHFTat7mSu2AUgT7lmwLRqC+zdqvl8jl+/G
oqC/+58fiJe95rQC6aQBcOODdu8y5W/knx5nxMxhGQ9FujnpFZBdDA85QWNreVsRMn34gQQlqy3b
75ZT6+mlS3k3sNb7IkicYB82bNMTmmLzkR7Af8RA442VUVyNryPH54nfuZOOaaPYw5NT1BOsBfIn
UX2Y6N2Us+3r2AwErPPjjVkmbqqlkwHzIeHY2fL+lCgZWHlA24ReUk/d7r9f4MGhyg08IN3CyDyU
oDq340suJvSF65BKLa4QyjOdmglze6bLaLWpxlILLHOsTysTpuuymZEInX1j9OEwqwxF7ZhvqUgZ
81XhsZLwvcyWLVivQlwk/RmiM2ma+PoIuJ+zZ2RBQT2aGZQr0ybDjn/jqYjBJojYXwY5dnDHwmx5
avI+3qlEy5H94T266eHshPGGaou1yzL66guYJtb0t6fa/VbArg/GweaLT2yEgFn2Bg7VA1QT62bS
UoN/v90n2AcadAv9gw98h26lcC9AS/GHMGQtanQ5Mj/P4AJ/sQDbHJufOisFxd74Xq+CbGxQk2HN
MhWGRS5DacfJQcIxYnW+Ab7MWRH6gcJr3Hr8nTX9gNZh1dbLpg1iMZs2L2G0SlS1tCoN/mjxLxaJ
3kVA8teSlQWC6MAYp1ScbeON63dM36zhGKPC3zxNYKtK+KfUrxu92MeMAtY5c8x5+jlN/FBrsXgI
kZAqDc69p2bJSakFhTbQJY4EMpjFDgLlCDYYmrl3Sl20Vys8ufuV85G82TtEMezF5B6pG5KscCld
9K/ceOXCCiRtgTX9gJZpA6eN6HhphbKT1znPE8j3cFxVuIqyF5EvePvea8A/9JQSPHCLB0DCp8Ea
mz8OGCjCcfeqqtg0u5EVlHdY8Fh4iSCY8oltCJwzDC/e13M7dEtdWMxn1uC5OLLPK6bBJHZCRH4a
rfB0UkFBL8S6Kr0h46PwITc8l4KaUEshM/UK7g8MdVvtibSQqMG2Vg1lrWnCAh/eAg6pOQ7xk9PS
/O3N8j2W8nnON5GQbRprirJsrjQhvbAmu/WreedL24O0vZ+lUn1b51+zu3wFK/8wxOF1jYWoqqjY
aPSjUI0TV+kt2Hn1WWQKNA/USE9shoIyFtfrXncL3BX1B6Q/MWIbCuFrMnl2XY1YBJ9CbefwJ9w7
qtJYN65EVgO3mFiW1tO0g33nw80M3+ovobVuT92yt8FpWwoS5uKN2oO78RtuolnR57OyW33jdhqJ
V7bDfaXVjqqWksblfhF0yBAM2Ep7Syy6j5fLtT+jnMg40daEwz6oOsSV9EbMxc/gmQrU/mF3jXcL
Kn8KBoGCyk8yhMhdqSXr94WT3gpRr4pGhw8cMV1GIlnuxStumO4bhdHu/LPpxmfLtpP+YEpsm6OE
y/vVw8Wczp+bjFQWC4CaAHO6US4ZvbsGawXPGeEKLltk8Je1S5dkaYHGbML6/pM3p1LnhY8woTPS
31+bFrF9NvEp9j5bDkSHb5ixk+io18G4EuJJvetsmctv4LvDxnmpGe/rk3yk4CoNHx+KNO+CQWBB
YNs+D+VIYEuvHraAAsviWxLmQzLND439gHmdR4Ok/FCZrAPCwQJFOgBcnQ7YJ37+ipLHsHdU4Mln
uNlUKSlIZYOG6gjriyzn4G5iMCCPIZAd6ycNMbynozOTsmleODw5hw4BHrF6RQ7UxbMRr3ngmKZa
XUO7j9Tk4lWJcbcgf74iDsUVpN7NNZW5KAYu4NfGmhNCSL0opNE0AiUV5QdgKiBAwjDe1XlP2t1v
rwl/AaDPtgK70jWn+6FXOERmikC0CSQpGC8UaN9iuFGHWGleApBoCSh3bHSPF1z+uiUkrpxY48b4
beIQ+kO0sIuB5KZGvP52TcsPaBJroHAN8y4koL0//wOHxX1NXlJKHJB7IvqMgQIOW5xLROaGVzas
5I/rZF3SY2Ot/t5ZPhUXNEC82MW5O8Z9aW1IcZ59D5w+/MLzF6CBnErpxs+FtbxmG6YywK/t+xoY
/iSycvENermRzrOEgjDgygitoOtNdIDK5hiudrBLRqVhpuACowFjKXRh/Fx/VkvU/uk9SEFGxN0/
dDt//mh3/phXdiwvUyhKk0Noj6haPOetLl+yEUWEIsre/PNAcyX2Cgw+Y8ULCTZNp7ExS8ET9bEU
Vt8ttVLPY5fWqJsbZQoC1PdjUiS0ErhBH7RoWFSTRPCaKCEJ7vVls8vdPtzV/5ITXNARdO9Y1IBS
6HGBeWQwyE078CxkKbi6Kdh3lSD57DbEgGiPFmJoAJKC/Z66FBNL72NBrbdT/DRU6O20oF8V+Iv6
MO6h4oOQAdev7aPsHqIHs5SPgqO44W27Z6T7hhizlcuj0rzIUfRywTDrT+UKQAnUpgspSouMyDYY
+0z3lQp1xBw/QuJrFgOSGWTLaraAwuMWCOZxkrfkoPJ9v8f18F7kxdoVmP0ced0XYvw10jZUaA/X
RkEzqj7Hd/WbvV+2S41/15ZW3d1kOafNb1WY5r1M7R4AhPxU8mdXgcIp1xlhd+ODWY4XwcJCXgtR
IaI7PwT1Jv1ZFcIEPaquHQsZ/Yv5DTRhT9VHbsbWc/zog+5Cmeot/j3uibNLVS2OpcdmIMCJ52oh
0qLL0CWs2+/XPeDo6e4N2tDHWCgRLgkcVSgiIx7WbvMuX5GmAXBH/rq51NrviLjbNh7kC0FcWe8w
8KHspBAvALpQednKmJzHjGxrLjq8RnWDhO5BuvmR8CvADWhsWTB1w5y/cOOGdvVO/5WW4GRtrLvD
+uc/p1lRnVtkdLLGqdapdd3a91ZD+tT9OmWYbqc57gUiNImVt54US5MNSE2e0UAqZm0Rf/oN0T9B
lRffeesxeuL/mcPq9uo7QZYQpTG1TlqUTdspwqYtBqvShQbHqWx7BTwJpI+Ve704OzNbVoTWkgPW
cxSE11a5n36YMTNZ33FEpVumxVd0Re+JiyJjHGUvPln4Z0VsPXvi/76GjQ0j1/JldQS6xS4IEBVp
Ic+WEKwbi8HZQgE3JmwpDT6QuG11dQlwfPvwfKbZBnt/dAk/MGJxkjOGb5tJpsbN/V/86o+mVnW2
T1Up1kHQRTdUl84aHw/+MySsnLl+btUBsTEqqr4Ky0bGqQWQNiWR26Dz1CJ20f67KZ4qaIIZsCa8
1B6GXeicjIpMvgZ+sWbLipVmm0fC5Jun3FnD5UUibUfbc9h0YIIL5F1eyMZwAU6oTwup7Ahe8fMF
ESA+IrgzS1is68D0LuDfdhRk+HEJtF8ZUb1KNatFxgUAT2jwgHPWdM0ghLzm+OZ0W5PFLRFo5flN
/0xeLWpgK2GxB581WGPu83bBW3yaJTRmY6vZIvWF8ZmrcibJaZWWkWkBhURzv53pSr/06meZzDPm
moo47IzN/xI4Nh30JLATET27Pz4DR/ZuhS6qsN53BB60PJf6O9td0fZvnppFCiws9N0SBX/Q5a/m
56bSJRPZyZy9m9FQUnzmSM+yXM1NsKEFQdWELCFe0GLWDHxCddhDlTUwH4Sr7yRz3mre/q1CL6mG
Zb/9FEvh2g8QiDDBdcdXbSkHXmgfsWxR9DqebNQMFCGu9fI8vrkb5J41Ydz71/nPC/tzAQDEG6Tb
Z4uXBqkKOG9ue+Hj35QWBW/Rr/HjfucXK4kDGDk7Dt7JhqLWI55nhnsIspWG0avuI/rr64Xb0Q5q
rYlgxU6wrKnWlZ5gRBZC14zagkGvxR4b5QfgJDwO5Xd1Qy/6/krjg5hLRQ0s+eTI3PRb05RsPOqY
nse2pDGKfHqfS3WzcRRg5jGs1Hu4pMpoB5ygcOHpJ9SYTZOQNtHmdvKQZqQjFVkRkybLFvXTEUQu
qRzZdm3490j+FoTlpehi34UVHX6ogOU39vPglmAvoi2EtpeUuPi0m+hTrWeUSKLBpiRRChsEL79A
ns2woKO543o81pZm2cnf5J6qpLCcf9yeRzWE+9oSodvg68wOeqhM4/1xToMYeWC8IGGP2d6hDEUJ
SkyASgM7GQWr1oquTkjaaNaBBIt254yarP1Rk/u6TzfNn18iG6rKQ2HK6yoSOlg+rJmrRafpcbn0
aVxOVjh5N4uvq+0fOGHoUVbSjFcUwQAOyrWtt7xBTP0MgYXdNE9huzP9FCp/Sd6n2VB1AMH5K+fV
ClvspVD8++j8j8e0BXLS5DjeiG+IualHCJF952cf7VFGC6CFf31fyPN4UY3nYDXObGGm72YW+Ics
YhCufeB2B8m/1GlbdePT8V7Y6Kr3W6RdCx+H97diqBI/bYDsGkTiN8L/FIS8uj4XyQkF11h6duLj
IVJseStWvfuvwlie+ElJFLDqiTDYuFGTL0FqvNMkme5vhq5UcQCHPoHbxRTHK9DEqCnbm68bHV4k
vaAzy7r6hPhBqHOeBKbK5cejMEteImmvWu3Hkb6DHWj4UWB9oLzFcCAyLGxgu4P/L2o+SxU73GhT
0EOG88HW+Z7k8E/xtZgnqB8BzOM+vnJyPRAI7EI30GF3xdx7GtfORLBC/OCNpZDU2WTXTnSo3kSH
wTA+10FWq6j/ibL0toz02w+D+XL4Q49SxCdjKW/cach4/a45NEP9mn+pXed4k6zuFoszLVomDLSX
IXBivUgEg6arSH9H0qZHdq8zp+wQH+prkGyQrdkGRSO1X/tUHYXJdfGrmAFkZOy3OPAgLXqktR13
WEDSlr6qopz1iztuB2sJXaDQa4UjpG8IBSogg16ZrPYvhqUd0cswfifK258H3515kJJLWFzUHFSt
F3GMyWtsJ2qg161alrAc6KRRMRCnB9kDVvZ1J+6j7l1aSdXyvzBuTWW/Lk6AUKuzAQ0CuCl78gLA
eoHis+Fedj/dsaQSnI5tqGbEC/g/Tth8Bn26RDe1ehEFj2gKlaToTPj9h4hc8KEp+ivBEZc0G8w1
CQIaECa17l6dJRRGz2JzFcABWPQJfio4EtU243RY7eV/SrkKNt+VDzSrnE0p7FtJVpRrnJrGNOj2
Bw9J2FKXdQ01HQT320XipMXxzv/zWRb1W2xzTx9ytsshi8n60bhHS6vO9ivNBbhChVnlzhIZXKDc
5UTSKEZJx0YCRzlt3eNax7hulaXYGTCnCsGOoPb+iFgULByIsso4wBbY3pQxaUv5eGWI6M6rYdGn
c6c83aUcnryZyOhKKIipeO8+udgTzVKw5EIyyG/pr2FqrJX0BQUF8wFvYazc05j7cHbbqgQkgaxJ
f4eYzhrNgdKbbLJVw3rOFSI+EXCO7+S0NZDfo/KC/cWQCF8sAuaHbIMhE6bCRe5WD7NAMNYEbIZ3
3noAC0aZSHjdHx2BOdOMKvEZq6Khkpc/iQfvsl6fX8iQ5lQWmOHgWiPP6VVTrhhiE0yIzZKECwZL
9khVjRnkABCRk4UNrPjk6hICG9SIE6/lo9t/Irsc7lvWdEFwTdGK9FysCIWVYlKS5wAwqX7mJYBB
0ZzhmKVL6FIuSKmHbxIFG4Eo/DOKYL8Kn/2qgpxdIty2yL1sQNLV0FWHmwVWbV9iWLNKp1sHdkeJ
sp79g7o+kpy/kkhSXxVXUk3ZJZdpK222FZ6LlujL8ll6g9NfSTRoyXud4Mx/2aLc0wVlwCk3ABJ1
Typlc/3cFFTTypZbgdEysAzANy0EH9gfYpOchvq0rZsq16FpWtKJj0lIOBvqYotgFvqLWAzJbCbW
9zsx/rHVQz7gSbCQH9RGUH66nLoroUbX6GTY0oVvZ0FlXny5M8HQ73QB3NO8BXUpv608r/VvDFRv
UdBpQlKxw5+kgi9YFHB4A9LonP92UX/uDGlleK9b0f11Mnky2YJPtLJzlpw8gI5enwm0tCRVV25x
zpMpqh7lNdkrNPy/yqjcDkro48wtYxQ20tf7slOd4u0MZ5MJ8z1E8cvMuRcs2Mz9/JmL+PZDtMKE
UzEPL3yNhLq4e6xBDIhkbFMu3D2U8kis9lq4/PkzC+taMFHdjX59aZ2dSLQepi6eljD6U825R7oM
k1DctA09RYSRmy9A+6Xm+RUkUP9SCSmmWJUCEiKA7kZbXyIjO/tCf5mJv5Czzmwk48Co9imV3Nk5
OFvlwjydOtVG0gpBml0EikH64DqPUhPoIHDH8Fh40LhAuMbfcLQqPAjQXZ6+X56ZYDD5T8efi7Or
LZUXq4QVufNhcpvo01Ey8VOMd0dJo/93h4SV4BPJmTqImdZEVn7K6U0og+2gH41JXZZlukyvMzSR
gJ4j6ogBFReimQHKTwBrQNNs+FTo3KPYqDxHabKcP1x7lJtT4eurbtCpnNOUeKCoqw9hBJ9VOEnl
WzPh+D9eMAml48Bfi1+vLNLe6EwRpJP74V7XRcOghuAU8Jl5Ma+Vjol1YyOPvChVv/FOGYt5plEd
lXWUw/MrVqWLZ0+FKHG2i6Rf30kQw1fVKutgVLMHV54Can1HelJP2XKq2ZHLc3NwFFRdbVrsfc3J
GxozYELUeq3ejCqNmaKDxWXKvKIKHxob25eaGQXUi1YQoGmFSz1kUsyx81aVDrf/zhNCXUwaZPNP
kG/kvADGkT24tSz8/Zd4xgHXJH5e3hl9RtoPlyrW83OiT7sEru9Mjlfw8jd43LI15KZ8P8Vmz/b9
Mr4wgCa19NRVADsq0EUx/oRaP/hyKFmd7fcDg6ca4T84vxg24PEOyH9/qDSvo17E2K99ubF8B/a2
oqiyyr/HuvzmBv+bFFtllbI6OclqeR1KZ4HoAr7LzjhUv/0YOfo5IfKi3XLJSKiIKYbzsWlzgrHz
cJ/PRphtZxDlJT+i+1WVXIE0xPmEOifKlnVjxDxgIs5zzLXADkNdWEFYoOcbwh1YmVxqCYszEB7Q
bfSV/9KzzFjzFPAGYgs1NwbMRjMyj4bqx/E+gUjbCkFfFbvnIzhYaHT/2nofNTBYsaROy+lDOlT4
9TvDYCoctAyyP2Wkqzq+SU929BQQNmmY0sJPF1+oHpfDaHgXLUkl07vANdtG4YgNvgOazxf/vSGr
rM1+zkWcEAJLtYl6cBtltmVDKJiyPoLbm92++bGiANgFGy+QT6j0cvkVerDwpRlyQX4Id2pOfJSr
rR45V6Ni8w6ibL1Uu4iyGwxEyJ9+i6ye2m9Nr/UBe1dVRv5bgL646k//tnbX4JzWHVc58ewxjfLy
l57TdcoAMkNAvtWNsVD248ruk/PinEVRiH0PMEo4VvFzepZkTqV63386FW9eG+yxmdNS+dPBoWyG
+TXJCB2mLELxRUGXaANDaAnQE1Jxk5RNIl85TgCaIs2Cd/RIILaKUyi7LGu5lL3xftvmE7GvqgC8
amSjRkie9rsUHH7FfUcM3qxtK+sbKhA56gORfYhzyrRmXKIru/4VwscbBNZo351ixG172VUfGubD
50TEgrfAAbnuBDgzRAc1jolhtCJkwaRO06bHTOC29i6aDQIfTrc/rUitG4k8hTwLwn5oBDI8rLNa
QRqupmIXGQWLbdNTJIDpooXMQ8WtybwJozqA3/5pSvo1vqskV0buUvOthdsukLsdngyGKyrUP3lD
gBvPqnUobI9eWKHdyzpijPVN+P9T8mRpNFv3MVU/ECtIEY8AOV/bpPT5eiKuDb30ilru79tnnEvB
VxcISe4KGZQxmvx9GgrRRNt/mrotqQW5JhNivnN22qYSIvVr9C4HKac2zVLwoWh3n2bx5QDmwfU6
qeftLB+jZUdxqT2dGoU0jCGa3mduBvsHMJtsMW+IrQnbX0qDFuj4VjhhH226cR/XGqbLJyCX/bkw
mS7Bskb4iPioKqoIPBcqnqesT2o2OhtRQz9gTZNDlIaE7pjwSskjJvnHX/RCa46USFfedSkHjVwJ
wI6v1fVRDk1i7uGMOL6gO+rsPZvT69QnZVUwK264JzyHsWiQx2LTLLLPpWl7455Y5vLGsmPpIExQ
KCO1CGNEPI/EZtQpHPRq+KK3YMN+VHoM7wU9nXoM7VQBFLPHlqsBPpXtWvTa9yPTfgsO7DDrGGz2
dWCY5Tao9eKwPhxfDHP6Zd3qHZWkSrWKb6Un5uLOBuIdOwJpHXs+w3NWFXJUVC3QH79MIgb6veTX
6lhyAEVS76JqK9Ww3VX7KEVXmVBOfdbRdx7iv7GcvZrhOrsABk6D/uXKXTNhASO7Iefy46C2uOcw
hn3m14RmU1Wt0iq/L9eI1XUnb//ypZG1sBFl7vmFO5UgY6yLrEhBqTyrUVD86scgWRgboTmRg7ra
QlKi2e1n6YylIteQuVenm9DbWu47KH785zCH4sxWioaBea+aDoctWxF0zK/CbT407gDsUx8H137+
lCqGM6+gg0rns1hBW7bdyU5qa7Fxoik5CmJrJzN5kuIz50DdzLLnyVtT6+aDsWOVGQf/9hqw5n+1
HM+FbPJZ54FFy8yMZc7HL9X3JfdFxfpZCbQZnQbED7dM3pZEtHbpvsbWo5oeEDvJbpHzVp4EEp2R
UhQEKKb6gavY718K411dp0SL0Yi4MwZWBvKbVjLjaL4OjP26NYobhOrZ7zpOzQw1KvAp66tWw+fj
brJ9bnFmECaOJ3AwwIuEXQB7uXBsvvkIYQcG4GxNc1pzu4l+tEOptyBbK3Co8T3yjfhIVM/FLPY2
D4P6zTGoIv63FTd0THu94UfVjTkDXcRLuyoT56RVrwUfuYJf+4HTmQnYpYzt5QiNdikdtjZ7r24e
UGhEWPYjjrVyVt/VCnlaXfK7lxGYqsGgrZoNmK80mtM8bvbrKrO01DCh/1THHO9jfYmEsfmQ/akn
LH+YL48DpLj2oCQv8WbKw54h+ZWBNaUe+BJmtmpKKU0YHLQInifibqXQxkx5LVaCC1Uj4BU7IAiw
qiGVG1UYLBzZeA/jLlTcm+QOKGlx1KtTLAQQtC541IMH9jw2GEj4bRC2h1/Yn5J0w2h8+TcALSv/
rFFVWJmMoyGiwnSJo0M5kBDcyDb4gDdXmNPWSp+R+bJu0zlhelWLNNsYdcI21T+2RO3iidwZtHmx
AjQBZ6MGeMrcIw4/WNaaksn2ke5jYtTknmIFQjMTxrwO5aTMQOBjPw5KrdIvDd/2mmpHd2af3qqO
97zVNFXMSdthQEqUSjWW0QO38lBSlA50N9VCsKTos9TN3OdhzB6YMRHTHmBXJ6Wnw0yFz0VGz9cw
vZLVuSUQCJUip/UeaCDnVMdQdb0JDcwIxRiK7lhG7hLOe8USGuRoSVMdfLX1QV/CiS5aK8VcR2ab
UgxvQurqqeS+n0VBfelluiQiS68ATT92cvQjFPJcbIRqEHo4tw6xGm3vBLSWbMxGU8SQHnW+Lsl7
bgolEL+TNBA0ZVAvV462t6YYiD5VqwO/LoI8WPor/Ld2QCV+uCRvhqah3XFMHK5arMwn0fO249qk
nOfHexUuR/s4u4CQ6T3iS/Z10qfT6UrVNny56GBlVvZmH5/mtQ4CIQaJ+iNQnp2QjQv/oa796qus
co3cXNuboPAEGNRlXpBMVCOnT7cuvxUXYrnyMcv+22Pz4bLE6IdSV+/FDOgvVLRFSxPb+ldXEtjc
7WzcTOk+/KRJx/E7V6abmDIiwyZjaTkr82h2l7iduo/Wu/Ar0yb8gnLhp4AtsRYxt4iNU3Jysf98
s1a50cIbRRicUuSw9lGxVSMi9HdsA0peKJrt45nK1Aoa6eb/QU6UXvM647LANjkrOMaf39xDP5Fv
4MZzcSYH3DtPNIVFAzgMpFo4PJui6eAumQDjjNZfwrv3WZ+1tFsQt4H/1TkhbWQ+I2U1R+DmtjxC
X8Tv5B2/hbv+FWUpJKuIzgu48+f7z3hh5foD1D5rrySBffUTLMMIboRqxT2htlk7oQLGZTBAyHZX
Csw7s7XP9zh6ia5azO/S7SZxCfcdd3f9w+fWAxssR1YQ26afeYGIijCXzRkislCni9sLPnRO7OJf
b07nvW/DSYGozHlvObuX9USL9HpkL9OPmousv2PSYdXiJnPtlXwjSvAS0VOh8jXyDHPkEH6Z5su5
LWnS3/ujGthya3WyQOO5dnz5sFQeJ7kJrgUytE4tJc18+1JbiMLBjHtps1oKTcUyyT+bP0eXMI6a
FEPM7VO9N7QKfL5WidcZuPrcC0VC5API9OVn7zpc9lwdbXfX3WakEhwJVx6/lDG0i5WOrj7wTtpW
aJRM42NkjT5JGCwItHWntHkpUGAcy9BOGkQwjdRnD0trzKvse30vltH4UOeimDGc+Xe9MDu826oM
CiyJMDKE/1X2tcPJZPYa0V33ooN5wp0/cH6nxPFvK9KzSE2iObY2lutpwzCdMkrzk2cdKsHKxkS4
dWgloepJJLCQ0B+N0SzWj3UIyEO+FuldvesRcHTRZYFAvQ2jeNChZYlK5PC1g+AsgT6dCtsAw8uA
/ioPAD40KB8MkbHRrgVuK5Ip9bmlZvmjyhDWznYT1XJ2fjFg/L6LHwe+IjhAXHAFZxMS52wShDtP
l1Yl2u/3BnNBYDyUKtX63KMbEAs5EMg7VXn2q4Rm0XdCqWLA8/fJZp7xPdjLlhKOmNehoSNEKa5J
e4L/5dyDUcQG7EZ0+X4+pmtUdKLpddyu/zslsF3E2q+uIZIAc7CnUJA2sp0YITymdjgh/ZVsQmT1
wNipXKytNytZqzLskVd4u0MiWt28MCtnoxOuRbIzoPTRpVmdHrEwqFuMub5C3ng6SPaoQ4Pi1mC9
UWzZo7k6I8AQZ0GPAN0rPyPelodyN4V/aqOPzi1HHGy9cFf+6kKaCTGvIQbjS/03Y7EFDyU7nZff
nzaCjazPm0rUhdPzzquH/SxREDc8V22x/BOEMClHwBgpXRHKTel34fRWazAd5InMiniiGnDaqQnQ
meIEgRPtSremih4CetwkiUMWsGIKIvspCvFFsNEztYisn43qdE5dd/pwad+0APqc0HCiK6RUbYFY
pcorYMFqbmvLkiuDSj/kBByJvPDmkEHRA4VDctpgwioBBiUgSJqBvT4+4nQKHjAebY26RqXc+6/m
0Yn0XjJ5AJ9cxuR3VqcIdTJNL8RcH8cXPWR5UbQbgQI/INspL9kgA/T/7PYQUaLpZOPeeyHfHoER
r13R0NVfqKVKVWSaDGzYJjV1Emt5CUHZ55EBVolTCzYAkY3cL77D3rDx9cFcS2WSyjOixP12822V
d4qvEBbXg1Qn5Fx/sKivMOpB2Czf33/kkEwthzFxmOa1ynSPPdVUtSBScRk+zRHd3mCnONB/wW1O
V0JvKvN2LixIGz53m8JpYrHQoyRPC7p9HAo8SlGoX+JmnQBeeYQFo8+wL9M6kX9dsIbis9oR4Yqw
Somas0Bye4fziQflIKGjZSAGEoyrCDSqnDn7pfgsau/0iDKuea0UvJY50cIdthLLGRZ7H2l1yqcI
63OrfFEV9Ld4WfgzxFKdTgvhRJhYxld9ICipazLrrSoOW31HRuoHvivtzxBtMyZPUcjlK6PCFb81
xf04nNN8+oKvm4XkNRPFoY7w16SysqVJPzXlVam52nbor94VRMZHxD4+BP4JDxMDfcclyKQyomVB
o63wTFP8nc482xXNltpUdfb6Olq+v5c7rFxcorfopq9Jo1gmNjaEfYsT23GK57JSEy1dHNkYZUZ3
mmBfE7Fa1rDg2NtACAbZbqTmUU2ridAh0VDieN//eE+byAEpwyDxiTZlro2Eqb+htjsCsfmV+Ex8
kj6Dou6R/2TBTFmK2egD8dLXe9wyr9nNSJsoJ0WFJBzxa3kghAgpowVnfwcxYk1qxfV8oWOFcTyR
gdF8t2p7wUXerNNHSsk+ZmMl02gThoQi/GM4MRoKwaXurAK73N/di6T9/FMqY55vjnof7ox2POfW
G+H7mfHIpVW+rUn/5sVq7NKNqBpkqmGoB6pNuH2ZhegqxL0bL/q7Bi2bcjUxN46tCDVNXpV17fK+
aaa3pf1yqh+qAWkxcyScthfhu7N9GmmZdVIfBmXVFSiUQMYe4WdHwlDkKnTNIn+N5FcfN4vqKZf0
dL/fI1mmFhpUTTUiunNDmSjmF2e6gWVBvvuocemWjAMKzm+wGpVA1Gt574SybtX+Ph1Sny66Ntgi
sPKe1C+RRcmFW/r0ufpqc60+5oxT6CJW+koNe9zQVEFdhQuYCEb/bKEQ5d8lnklg0LgxWyasWb5M
QOUPcPzA3ZkzJq9yp5GT77452Bj6tHQJ5iOe+/FkG3lPnXLkBTNpqigT1yTmi07eqJyjUESYjsRx
77CJNzarxj4ItfkpUyRe7N6wXdcyJp8FNwlyq4Be9L/qOgp0iu5oyj9RHm9QJObWC4ZxZYkhNge1
4DUMF0tu1QDK24cKAJihWomwVGaKRRQVgSGSHR3wcwdt6YYUPj5fcLvoAp+0DMn5TCuf4C8zPMTD
BHw7Rs61wB6Np1lND9mKpXSCOa/cW/Jlf+0V3+u6K/amjkgeltElZVX9W9ZC214JPWcb5sBqP8hc
RndEFIB+i0RmGI71XRv+1+A5DfwTMXBRJ8/KasOOk2waCAEAR8EAGf1yn16vDmgG0K8nvs2xz8Al
taa2RVglQbVJoJh5ztItA9JCciNofON+4iwAqYbqvgJ5rYsjZASu51oJxJqxX/0FvaEM91HDP0u5
e0WOKnYA5tlM7KKjpEZz7aO8pJPJ8pIBE0to9taqVpHMPVm8P5zYDHTWFfg8DJokgkhkiCe/y1d7
LZXMORje/8RiX71ZkhUyM+5cKm5siJd7+I3/B0SnXltYtnZZ8QXO/6MiVimwPu9AJLM6ANBYn9RO
9K4bReQpOSZCv+vYJ+quHiPzrcQgcGleiV3ifU4FDjbAme62IkAmUWfTJzAQW6Su2Xvu8koX3NCX
SP2k0Vm11Lqy0mzB2hAGiy3NdIMSWZYX9JI9ER9Okbpx0tN5+GRG85d9fVnvzizsj2iT7jDwwYzz
cGiPjH67kNaB5+qy37GLD4TQdNz2bzENs6//O78bng8oMe3M/apNElYHZYOn8zZhl0i9u9obDMiK
qpo880dnGAXRvWqZw0pHlfya4q3Mct5ogrz4E//Ka4Yrog0Ma9e0s/swtq+63JvRVSRN+zGP/LSJ
xUzKx4OuT2BLwbhK6xdKmrsQB4ZHvehzgrV4bDXgvImm2E80Wa7BWvGq7OEy9JCe7zcCG8Iz9Gvj
A+MpYG6QpTlcyvPeUazTeQ2ZZUgAuxQJxc85uiJqiiHIUBbxfXStWQ4SGbdKWXcEnatQ6RxUlm8+
h7uYAhcara7GBzWMG70GlpnFj47HPkV6RmGxKXSCca7bRmVbfRUGFXc6KTl4xQPLvbxiOQO3R9ug
OKB/QyEFaz67Al9hdTsa+blBYk19lp97scHVXOWGfA/f1Avr6+wEOrt1P+iv/T8481S4FFOo3kJp
UBJb8pQLyDAWidzvhHQc2Xze1dxpPsAfHTtPblJ/1Uqh1OPv9EzGA7qwugvvYxvUhF6MxGkx8w51
WHivCWfYDPELgFs3o2RehMTwNNKoggL16gngtgZqk/6dOPsX3ggFcVrpGrjVO8XR6xxPkeakglAI
MMSvP5tTL7ZYTHGsMhX7I5VPqkY/VLXVzj19ValIX38DWvhpqqOMBLrbk5NIT7zwC2dNX3VVR0IF
R2XVzxOWdxTDfjHV8AfE2DmPx6TgdWFA0vHvuYoXBUsgk2R9xDLhQN7gw86RqKJ0rXN4DCjUwh/x
7m0esSWo1YLCRKgcmzoMhnLWc0vgdbL6zDcDSm+JJiuem9HDYvdhqbtSGuakCujcS9PS8TfIQxF9
dcE/dw8LmMY3w6vyC+PRqHvX4STwipQuE5pJ/JZXzrDqSV/TAWMpLupL7AVGlJSEWb2YRYNEKLC1
fLz5sCs0MKNAsar9q6hvMZd9+MdXcPkTgm6YbL/DPNXw9r6MQJ7GHmF/V67t0hk5qeY1ChU8a8oj
sevjsCXLj+UdsDZs5MVShYY4LKkVcUCM11WQy1+qtiNpgtogvtBouroNc06SsyOeDs+f8erEPvHu
6XEvoNK9R5isM43irJULOB7Ph+3RIsYWNZDAY1dwhooPh77nMcohaT7j6ovbqKCQrwqgOzaTUB4v
zkglxUCn5lfj2+4UthcR0DjQumaiQuOt92VqaKapODWLBRs5FAknaGc+ennOt7Cb7ob/0CR7Htzr
n5TzGZzmRNjUxcCtPU1dRQ3bWwNHKuct49fTBjgzh8TZIO73xb/9igVmT4iIOcYUycFtS8nMJkmC
OqVIDco4qvg4BTk2Er4pS1KUVYTxvkxYkVyOtWdEhyFMRKkQLLTeABLwkA+obuyuD89Yg6wFahXZ
SYhuhhNBXQ9fku5PcocuDZQ/TXiEFPl8YFiEF6v6tYb36AaoGf2CsGULf34u2PKAVxMBcDG3COxn
TRzHF7nIkkkKYzRlQr/4HP0chWSibj/zVbZV4YCzzLK/bmISHMw6vuE21KNxGnpcLuWj6oEQlHMG
/IQc50rlP2Ak3dNdPNqfeLu1ZDeTQcmjL9M91GCzi6fanqCKJDxn88Vp2DhlWaGX0hyMROnXW/Q4
ryvDcRhpGASVBgRqMsE7UgDXYaG4Mnt1dOws17vdsPPHDPf6s5ywJvgs2PzrvnsyEROq6FnX5Qmv
TYUsS2fzLrVbWKCP7aVZf5U0pMGe2Hyw59MMVmb/69e3TTn6MGC3BN/ls2DzFX/YNIfEHMn5Sa/g
fckY8PJsVq5I8a3ASyx4QFDIpqr4n16P5bbtTmtNmLjvOIiCVft2f8mQ9QT/hi3+F2vYj0Xu1WrB
j7wCELfuePzEYsYnFpAnxfedI9zv4h7iGPcguM7rFTJUPfx30P67CqUNGk0Q5ELx4FGONk23N0GL
EZnUsqXfJBQgXTRqxPuBWTklJ0/h+NrzN7tXawjDsoTolDsuXlF2dyjYIT58Mt1VM6DSAQEM/LGI
vfajQ8vPQg9LMU3vqykt0lHJmOQ59J2AC8PoJvLDGDd6zios1Q6htCSR0DwfkycpAoUy+p3l4n/F
JM4V3KsXU8J6cyMmPjrcAT4Tz2l5fTR1BURXjoNF4oNAZ39FbyMXiNSttPDIUcqjmg4mmcq3K1PT
e7eK9bEMJwitXlPWft1fLIZt1skhL32Pr+pJck6M5McLmsuYY7xGXNQNfpJNSrPucekM1o6iLlo9
C30lLzsQSJTRo2h/tWjSWpwt6BNJE6GdInG5SbLwbxordeYE8L2davXc6x75oCygtFmlYv8g5y5I
YupeRbGHiMX/KvauV2LiqqTc9pf61a7+sHrMdypjzHqtBjaDetPFBw7i7x0g9Z47Z8/OBznAWhDM
ifC3zOgNfci5KdHkfGytTZpAqJ8q/xHkLA8q7b2WCvGYBlD3vyu6kZlFlbPjdGQ21tG1qpCRhaUj
o5hTNAFptIExcN0ykeCzxPIprkhcAQuQwJmPk28ja9EN0SmLSITXZXWy0Us1SIWGD/nSb9Oyb35m
U3dki+R3e4CJF8X+v5LJHeKZWr0q3kzCT5GZPZqK4Yf9DJ49HVHggDz/LRihkKaCJ8rabxqmEyaD
8EQKsaeiTL+6/KMNgVB1ZqWhZP5euGw65dfVjesFTyQ8chS7IEs6LfuwnkOH0qB1RQeQPXPCnPDe
6/3nmNVuHK4pc4dC8HR6BFfu2Q5xmR5mfdWVH121d1XnIzR74M44zymK2bgaZBK1Xhufe4/KRVaB
iys5RQSBHof6qVmK22k5JubNJbfZ5O7/p63ZR3G1oPonXwsjxeR45F84R3Zkw++U1bsJxHUPYXzR
RTftHS7qimp0f8NNu4qPVP1kBdw6q39P0Tg4eYqoX5TqWWz+mFwUZyBW/jD6KOL8xDywRkIG2EJH
WO7NpQKaUn0B6bxBWLSSutFEHRIu6PvOLD3rNNyUBPmKUDg2ryQ1TErv3CYb6ogO01SRdW0RYB91
qzaOZJpYbCpGZcz0mDrtZkhKAiptUp9jNgxap8i4U1sLEbzb0t9MMnDtCBkTjjUGZ25J/3RS0EVa
YQN/MvuCN9IZFm71oeJEz4c3jynPfVz3oBQAB9wudBIfMPkA7X6xkKjyd3vcyptTzLLmY7nSGyk8
gon7NazXRly/AexcWS4F9UzrMXdSWp3RiKy8eSFJgkRnUnVOey9AORLw3YGcCbM1x+xIi04owW7+
Ljq0pgy4j1wccmHrEJ8jtAJn4rmtnU6+ONWADUDDeqOxnZPLTxgztY3FEHxSSVOBjW3J1uxk4w7N
+GFN1xCxR+YsmuQZyg+IP3LhAvDXxStCMbZBRLvRUSkxSjG3pD2XHPPj1kUFCMPa6MvP8H7DY4pT
stihtNIihcy+7yeXLVlti8KaeNhS6SbjKSthO2jsJFuU7w0BbcvOTxAA6yMoM8Cn33jlXrTomQ+C
mDys2zGyRZbJJ2vM/nj67z7AYQj1lKvCswUqZNHAT2RVsWeq/BKlu371MJrVyCmAVhj8cv1GUTQ7
eJSN/GEoVPjkWT7uLDk3xfTmObpbLjPFMG4G61HU611leGFo93HqC/xhaw0IbPRLkVJcydNHYME3
fhwVanMDIJKKh8pxP0B9ZXVqHUK5lH8oQNJfWch32LJHHFX5EDe4pkViS4S+BBRNROqPko2ATK7U
OvY0VmRsGvCqNe0v8UfMa85AJUzsf6OXOlAVJvVfxMv7JeVBNtrj1v/eo5km2W9XAB4kfa801jPj
1R1jlZFy5Fa8qTYiWYyClKXeRnLQo8JV+UPKpAt457wVxv6Rbd1drF2pT3bqQdhl/kLAvIoI2n6M
5xN7CSp4DMoUJRdy757Glqja2SH4j7nKKx4xV1DmgfKUdwzHoBVBlVePLLFDFoQB/kRs7+V2RWxV
g2Bhx+Su7rY4LeuhFa7lK15ASAnU6leZKjPM9xOEo8hQOzq/3PP/wTz08SfTlkp/Ai7WhAs8JwOg
LfEFYZQ7JN8wUsn0KYT803AObWTIu1ha9s7ayT67Uesn3sAkHPNa875grvJ8wvhFhy5YIMwB5BRD
6yWdeV1AmoubKc6YfpQkQCszVAxj2Z/S7azaMcx1PI3OSenOAred7eXSS9nB9uVDQXqoxIMEQkan
3Ccn8JT7he02fiCLyIKPgUV4rTN1idznq7no6BQz4VkSWeWtXTuwQ7/uYhO71aMFE9Lulgx2niKX
9zapeZyeB/iTgTfY6GD6MkOUK+mFILFD7I5IDSxiSthr4sXL5op6e/9iX54IKmIuL3vE3F7XoBoU
71p3IrFjBNjjP3XcAESmObMyNWBqyV67SSIiO4CHpye0RSjTeVe0aG70AxyqxMeyIy5TSnr7Rajw
Ha31y/jynUAqo/Xkp2rGC4BOHLHVtphmyHZbXYdi08xyDgXGtLnHmbORfmtoobBWwA30602W6fh7
Sj9AIkujCUadFsObYDNbrFuclFFzJm7XbH5qtYzdIZiBp0behFEsdy4c9mjujG1Z/0sgfGNq8OGW
VQB14NMeUcnRTtj6SGpWGwlfHlPI2Hh9eYm7/+aCyvPebKQjMz1y6CYcRqAcirpsB2Q12plPEb0k
R6ojS0kTJY+mxeINu+hOB7zjKQ1tmFKpfkyH+vxvuCxPGxzOo3VfhJQBTZrQxXfaUxpiPn2KZMtB
70lztFLUXIrLnjfHq8egG0Fr9ED5iImEPmXRuFzQCCH6oYMpfTo8YVhPuFVqtOk0YGwpuzq0Whex
RECKOI1BzYvL93hcKWhWiCcWXpSbFG7jjwzso7R3rp1VYqF/US5KoWHf6o7IX8xdvB2q75YgWVaa
/s7EaE5Cyl0ZrxYjuwBOqoAP5vm9yT1gULpx9kuxQfoBJZy1pmCLXDvblqeh4AXwgyQV5ZbuO508
NdsPZiN47J+AM25JhFTPK6ouZ+0uUGKzvJsde6b7msvTxTSRyV5FB13C6Ra5BKxTeH5ndS5DvxQA
ZC/sRTY1xVGznroRCwt9p7aL/MLEVQAU53M00po+gxhOL1PDVoQX/x6WHo7mpJD0jIKEb9jAev0B
Ha+57y+xzR/TCpmmiJe4auMIIQSmbWNtCZPNptAsWphhQxJwWxxI3VJNqml6yYwqDmUvvFRGnDzs
XbUUsq9LbjfhBoIF5IodfA6LrwSXZHzMZxKtfOPPyTACoq0h/yfeiCC+0Kt4YRS0g16/wy5gGBg6
6bpS/5WRfy1f0WOSO5vEkVA21s52AzLon6uPX3sA4zaVrklfDdK2PXzaTRTB8vlfqlKVflAdStn0
Ngremde/jYU5bpgdBAzbg4UeCKnNUBigA46PiOFPy0yWDMfQFj2Dp22zqaMknpnwoSK7w1iC751V
ObVZnLGMjiyPeiFtMBoaWXguFJ8gYgctVnL2PPXm69WNHT+GLF07P2Dp5lVqIH6RLfUbyggj+PQN
ghACzUAaIpbrS4vcL/ZcPdPtJmg48IMicFvIX919eazgHcu7Yh6855PGQ53fRq8+m1dm7W3EbATX
RsHMcMtgacw2p1AjjZdB0VR6UTFLOExGbMPrnhjBJqsSaSuzMaOIdBdLeb3oPNtiTsYhPmtlCVqW
V3+4jSQ8iPyEgYncT/SEO2Ei5WcO5Tj5p3c8Y/NxkrU3hFDebaMURj4KRb4hkHHPkZgh/7s6k6iW
as85KoLD6dapJ6tSAqvzomkWLP44x8KdFrEkl2vawvUHViCrqTRs1UODqWdxzMwTnszsZI+ays7p
bmCMfNIYpTSOURanaJjIevjfz9UCmB79Gq6HVCOJ0Fs+eWbvVpdP1WjK4miwZjx6srf8xuCrgA5U
cQ3UZS3/xDyc7jhh9M9JcLi4Tlc9Yd7J+PjbcIQ/19sC3AWMkfEaloecaSUG7+PFXaunXkQncvnB
+aY2cFJ6HTJXAwUTbSroHQuX8VRgdrtzziN7bvYrByABqwh/fvXN6eTcDmEHcJ+J2zY56qX/eCJQ
dHK99I1s27aaTlePNuc+Fkswu32nVe9Hv/Sn1s61Ol9XS1ZUtherS4y84C+LqFKo6/RVnY3Qw2vP
ofEG2aADs3fnAsFuOf1BX4LkwDxlsXd6UopB03u+2vs/gjlH5iJrEha4XrWSAIVUiCJ5zWw5snf1
nhCwwhpD04UUzbwb8HfNvsw7t+fBO0iorrQMEr6xN5dQpsisqSCdPX8NxypxrihRJGbMz9DN+HN5
ADEqPPydPFafTsq0F8uMPr6OclB12k2fP7cqO88OB9a90gsRbLSH7NteGisdxOJg3X5QglyZgZYT
UAPTu6kqhkLU7aNrj4ozJ0S3ryo+r9RGLL8QHTyPYtWM3rJqMF5V8k9++cyXb42tlxAb8S4zAiWP
7VkH8UTuVAbHFgK2MeAhQtQIunxaO8SxJOS3IRSaEHLeofrpdQ25ezKK7QQTqTfoYpDzEltd4CRP
39pXhnBVfnKFsVAaiKkpyNX3VRJGd9pNG+Z8cM8/XR5MHLUmrXXbIgfirBV6JUrOPzDrtcH90Kqp
0PMGDx1aq3GNZHbFnbh+XhhNN5xPGYE+mVdLSoWWE1+La6GV3VPWasgSmwmC2xElecyXVhp4meZx
e45LaXoxZ54azAWWxPEDKLc0FRVDwQC2AIReGUGpUybyoSDE6456BofUJQVRUgfykMYISnqUQKte
jAIJsZF9ZJ0JL1HMAsxckj8YHL+i+bk7E7/TdW4diMbLA8cJywm5ONufflMzM2MNafq2Qj2x8Sk3
WAOTOSeiddZBt8FJeqt3jMPsGAVeEfAVnL99WeV1WNsA0hiegBMklhQppvGM1tgIfaVcTmOEe5D+
3qufBtTPtf80Z+bh6zLT67ixG1bb37msam/fDLEQoFZ5XMrOewnxICLKYq2TottiuIdw9jDcjwim
JRAtYvZQYTZ4z1DO5B482PsS7PUH7ac2vTbXWoSa7aOkixZrZAN7VYC+pg0J2IDEDzkJ/ODfJq+p
FZwe6Jd8DLXfMX/AACEY5a56Sufkf7ICs42qGC6fXZcJE9R79idr1ujPxvSBsgH4YECzJ1VqIUlN
17gH9E+DWDggGjHjugGtL3fOiup6vRMIdEAVMofWVwo6FxSG2aIucK+VCCCN7ywSEieG1A7Skcdm
vHoPwK0eWwLLRt9+xurUTfCctvpntJ1pI6hWKzNB+N3sfDITBS+FrQsvPgF1/8syGVBLXX3Cpzcw
peC0gK5f11CNmMS7C9QRFjTPTkCjhl/DzezVLi3uPsBrgF7+I3NgbcLO0AqiLTIQjicqTzZ0xOXF
pMux7LTTChELa/youIy/hVb5OOhNP7R0oGNc+mhd7GXnX3c+ciABScL/vxvwEFaTTQc8RWX1rJ5s
g9YJCurpOJYDIgFhaULezBJofMSfUFaGGwl9nTk/zComUZeh+/WLZttTM7SIctb/nhpDqd1KxS5I
99SGCBmtkp6FompO7ORpy536rOMXdnLYz89RSE7bC6fWlZbVRSbLDb1rwj4mYsXp1AXCbuHtI6T2
ed9zVB1XYBP7yss413XmFzlLMoXvXc9xWex1QLm7gxkrQhX6BS6KL/VCOskNc8UqL8VyRbYNsZvl
Z4hs1sVeYlrxvl+JuB203NuKxLRZ5tdQjkVp+hOH8THRDno8eDSyZOrzP3G0dCHbKLJCN2ZZZotq
/ar1EjmZx07AanQPOGwesLuJ1WIi/r9fZlKC6IRlYXPToXUGG3s3UFD+trCKfhycIyVkcsEpSwMI
V+fU9Ty/Jnb7jPny85OJ8KfGpoiH3Hkrj06vduz6jgfvdJFYo1vefitliEncYk86kzwHOS2t/8xu
pm9sDhLJsgDRzNFAPaOMKK+HtvoPFOmwPJxOVcFM2liWBcxz3aeZhuc2PHqliUwnljP158snFuJM
buYYTAIsZSOyfvs8G6esywKkXFe6MV4j3K886tH5wDavNMRiSW/SbEMmBeyDcsq1ZDSka9uZrJOt
76cebD4yzfLJeOCL21AehodHoQfQ4w0fauvfCyPk/k2H03/6DQD8heqbg/EWMZzvZ4uLU50oLm5Z
JN7NtbiSuGLEnTZyocLlFJteT6XUaoaAtlkcOGi9adWlZkQhgtDqm7WCDk+2sxEnEqMlnNnuiux8
1X23bG/RLwUb+H61+1J4IlgSQAv92G3Qr1oFx0IsoY0IfP/Ndxubip+2JR6Ms1Fy0NBaDnW/uLTR
QsjNZE698ZkiJC7ZfS114jiL5hpMOUy8d0eUSc36rg8ce8Ea8/VCIEV7MPX7WxQBWmVh+M2dFm0a
EH4wdXHabxqR/jzK9u7j7bLwq0ztPibai9a0OebBDB17pMAwECMqqMvkmpClT1UDpIgCSWlio4y6
3L3O36Asiel4yiqfXE/mAhlvL0FYWI8gPTE7PsrrQelCn43cWNWfmp0K5lIridcOnoxU/deEE60/
nqIUKSnHys1rTdimk4oHhf8c6TVmnygf0Mu6Yp19hL39UZqBPMzhviBfvnYh4QBrR0yZQNbHzPSP
rjQrXTwD9euDEmULruN/LYB1aX8RlYZ/sYNnUZSH7iA6XispvVrDebh8bVSynGmu9+BRzDCxCqkA
LcvkHh1d+tYy6Lzpf7Nf1D0LmRwZwbbBVOQbckPm8jkorLP/ta/WMW27DpJeM93G+n0a8XKdhuG1
tG7ZbWhI506W1EmqezGkmFTCbOdmIix1WomKndJK0/RCCISwnwzh+BXmPU0fLmTluhLW3EzZE9k/
ISDdflJ7RJ7aXIxj4LbshiaICAVr0/a5jh2r+E1HUjQh+lBMvxyd9S+3SWwkTJgh4Tdq1YlqjKU0
bNtonq85ljnrFmW9jNHDh6VKIJwKBvaOJLELgtDd0fBRG41mF4s37uhOHJZQaiDBLPx9RT1PDe0T
Ltb/a9+nSqgOV3QmlkM6yBRSI1aqYOAoHbytqBYqxBnEWQil4mlpDMqB8yv/C4Pnf0w011lIqdNx
EbtJpjiuBh5iNRzMAd05iVj7JPhoyFsg43GYXlyhSt+n57yDYNSe+0zyadZmQNplbfn0aPXTOfX0
zHV/R6QaKr/c3maGfiwdVGBTpBxVNDGtPVJ3/NU1RqBqKyez6V56dakGMYtdHEyRqfCc0Rx9VFHE
1jkuQ/g97XVnGsN55z52iKpqhz/5VDQWEnjUyq02oyMH/aCwp0cNVnALVBAgUuzAsKVN8aCvRiI1
tQTu5dGTbgf5XtwBQ5JngE9e8QUx/jsmN2ygvoVAeHd+bZdFscA5OytleCr8udoRc/nY2AS/ID3x
Aidmk9XzMZPHQesz8970kgFJ7koS08dJWyXI5ejbRX1SKAHkdblHfr+4joXr+by7g9g4X/e/coIO
4iEnBvIn5nmkIYNkmxpQ4jQDFazkROX3nS698qwH5Yj85lhvXxXZB5nhQI3jhJT5EwGBTPQ4iMJw
UN917OrGOLLKlJ27YfxP46VElBfxmBouXMCPLjctqKHEKBIKspZ6+DYPbTCIP7MX6DKpjSzM14L9
8l0+tJRbL1qS+//Qvb03WgZ5c8O0Q0Iye9OVaSz13yyU3EvE8x5TSOhxG4F09KO3rpAZr1FPS++J
07HI66ubOO6uD1geGcvCeGfNcc9B4+hrs0uBE0Js1739OW3AoAa1PWjzIri3JJEZeC9FTYTBYIU6
l75BW6fMDuTHPEjGNI5Lh4VMMPFff1MYslk1Ln7foXP0DuGyexWmrq6kYcRshHGCeRRyLacpP//X
rxglK8b3/AiACVxA2lz24sgqMLkiSxbjxJ7FIMj31blRQAmoT7Yt2RdQUcXOh8XPKF2YWaib7umZ
UT0jfG+d3zpNgBmZqm8KJZN6bFOd/wLcgpizW7GCKsjfde+ZwWGGQMmPL8Mc5EJHZGxn6quemJoC
IMTN0gS0TXOjgSutUv1hrfxyqqj8p1/DmD58BHU0/Fn8LYcSlvtSdvuCCPPmPwPPpXkviw9dfda0
FCVXssv3deTkG4CJUF0tc1QX9xInmgccOGLCgQSJWCoQTzQjcDMburWKbXka7NxEWnbnT7MuJtEa
ZaQvCC0OtqBdUlW7D9DANvFXTDF3twJvUefKh0auucnOr+HxxR7fZvlVFUj12pDhiX4KkZs+VjNB
RsiVRL7N2fEXfWCxsAxjVCoSNzznTyTkup+KPkefkUoNLHr60xNEf1gtfLbwxBQvLuzJr4k/o7LW
ZrU9jY56UW+m4LtUatjanxRNB8TbRLr9QvByb6zv5n5slHaxlQUQqwrMw/brl0KPI3HpUq1fw3Mx
RH2iXwIzBjnf2CiduHd5GFTVH7rCujaxgKZ+ZChhJxqincRGXgkq+Kf8UTEU/CCKGUmiFiwIptEK
3btMsXVhdgwA2h1bdyJb2XeyYpf4gLcniLmnDB1RCJLdgYrQaA0FHZFpX2MxSzbwbf83BBnSBGXa
LEa3vmA6tzuKG61MQuBSwaa0LtdWZyMG6zKXnL0dbRH+yWKlTbpF6i1dxuyktUlK2p/CEyRT0i8L
5Q1fPlEROgBmoknxMgfWtFqaI1dCOeA4yjVgXB7E+QlrJyhC6TJDPKfgmK5hGwvchNR+uo8cwLUt
wnHK0URgPWDkgs8yB3Yn31p9KJ9aH74/wTMVzqrUItoDqIs/FAwAPqi2QtCT0ncalLOovVE8Hmam
Zw9OacHaCnto3teSEjsEilqHZ69Kv6LCQszXDl6bwNJ9cmGY/uBQXqUrj1Hved2pec9EExEyLhGl
ArWvg+ipcld1J5JQV19k32lLoKlc3UllgqXRuRxc49jtcRMxODZGH8qeBSn5hEFzQrK47480hGnC
OVf4KR9hGFi1WKtKblY+IzH5cSfwcp38uL0WmzZKCWF2dQvO9s9n5z5N2YIyKaqcfzoKsAganE9l
RGgcM1hml9/1Du63MCQARuLv8H3Zh1bN4+7jGXHuF+3sVMlUGUP3xluQEas+fXrnANdk8iKPBn+x
RHgb1PwNAmblXuq1GRnseDPR0gR4wVZHWqNJbfDzubbgJ+F7DxQyObMhyyGiO9Sqlm/S7Oj0HLOd
5twZdVCtISs5XE+FJnofjDasAOT3VXJXYOTyTHM43iOnYxi5Ac7kkiJ8mZKnpFmgraWBXSP5lyhM
imU/gdrBT5Ozdgg7ADDtjCHwuXWQmkLgqfpxXuc44HPTaYDhL8/MRbsp+Qv2QBk6cX+CnbI4olbj
/I98pjfPEHeux8FVPGiLYg7ND1dssQGyxR7T/r+1So8OqpfidDS/3VDrq9pdDeO/yDuRWm6SEWK4
saT94tlwDUluQK0fJ5dCNAtQEaPuT7A5ojk3DgbS9ZzMuStpM7hDGxDYfVrf8sEUFtGvhWQyjmMT
Shgesa6MsbHIfDu1fkyiRMAoVcUSCkJbpkyYuthLVFQZxzHAZSxSokyI4AJwZwvKfs4FTRHjJ2HL
XJToOu6wJRjNmjSDsJ6rtCCTfxJx3ie6lXdVaYFvOz2npprTkHYvM4pwaaP0HB9AUzr2qyHZHy/U
aXSZzPyvs0RW9O5gEgpS57uVL84DPqHEp2K6fsFrq3As62VXMM9m19K6asHY/0UZAjaQtrw2XRM6
6KsRh2e2zMJQKZdQZDEHv+yOClWIcxS2V+DrNHeNLJM7kyx2M4zMLM2MRnvzA7sEa8rUL2KmQmNq
apyGIGds2dF74pGLdpq2lcxcyZJTcr8lIx7KB4kJ2uU50FoU48UqdsUhViP1b7VjXx0kAmGoqx3j
rY4kzleqGrSQ9d9wAMi/WRsQHsliKRs5TaPuiprCLZHi2djUmzQDml6IjlWU040qJgVNPx4/NbmZ
Bf8Ck32WfpgtttNMickoAiMwyquofeB8WJlOEp+Qow9bMpNXDXg/98geu8/qVf7mNe2AFRjWCW/t
YTVFDxCbDSS/7EEWuqKlIEBEPOUbGGL+bB6KyhGFvhhUIPNLUzaywVg6/SOEtlEbcn0Q4NIRYbZv
ey1BGQxqWGka4bga4qq0SmmI0R3yGFG+0n2bzqLZz5wz5MofjIKaer02byW4XAG+nttqnox4H2ut
MvqFW+1dkEvNP5ZqKkbIU4eVRb0ahfVQUJzymxc2/tM8WiJ9gNrxTBbvGyVodu+P/y4Thyhj9VPH
13MbsNn0nyzriXhtSIao6eKWqLqGoHrj5YftJ7Z+9G4JubJeo84IRhTmfXp/iIxJR6NwAs0Dpm7x
JMUl1Ncz7i8b0tzUOAGqAmdTR/+p1RjzALsaKu86mz9J2fWoZQXS8Pfj7JRB+31lut8J5pzAM++n
xS3mcHZlWR3VLubLxFazMUuCX5qCEimGaRItVfqoii3erbcXxet1SHEPsqXESgdCgqvzB9WVOE5+
6Zb4ujjrKDz0e7I2tzTQFyMKts7pPogDlx5E3co2pTvpS6BFvD/gjBzpx38ZZXUQBWErJJGJZrBW
jGql/BY8NKBfmQ0C6uMMhMgRwPDXtBcrMJXLcvbu3USGqwfRKN5r5TcgY2OxnqxEMW6hP8Y26fFU
ySe+wG2pcXMPNUpj7aLXqC/WVHiCKy/0G9RY6EPQr8hxDgxDyOeqX64qH5B5z4vkj4P6uVwEmjCj
YUJxUsvXJDcQqv7b2cH0UbeRBQ0NtaiZWwPwENiGgN5uDbFIwmZSAGdBJljmf5fF8iVgPInFjLwt
KMbO3yL/87wtRSCDUiyROpIKhUSpVZb+Z2NHnFMuo1TJLEGDjTa48bnYc4d9JEuA3/53XSZSaNuK
Eu+wDaM0t0TM9M6USPA4cQ2ZLycBUATZdNxNahWSOW5BPZrP9EqGZx0NAlbdv3hc9XU39Qq0QP1T
iDxMAJPC2PbJAZFTh8kfM1cbPDdSZOLz0HMV3+qVsUr0iHQ4DOi28jWFGN4A6DFRnzRW0h3NiZtv
2o27dfmLSqPUL8JXziptL/6m2jQg1XWv9Se9AtXGjaykk8bd8qN8RaSIG8LtESCQeXFaMAsQYLcK
gQ8Riu10fzs8eZib3mjdTJETfMTUZcCjPHDp2EyUsK6RLtrlYv89fjeYOyIN1w/IYgv6vmwAwR+U
wVeobkCSDLgQL7AcKGMkIkYZ3mvBg/Qo2GV8e5n+DIj9RQQy4thCgGelQOffCvey89IK4cLNRytP
a8rjdkLepJJCIyoSToLv1lcqJdGS2Q3NCZQOQdCRdxKgHFeb5bJiHA6FXBVdWvpRKkO8Q9pErQsv
u/1jZQ95X6JVU2E8TRYR2uWeOaghX6GISyIizefq7TGAL8yUadVGMy7xTVpLtjlpyUIOkzx0Phyk
18mBeBO5zun0zIpLQFzU3y8rlJHSYrE5jRP3/NYC6g+Ufhr+CTY0Gy/4lEYzNXPw8iDBUyM+XIRr
NbwOE8u55ckqJjrvC2cMbfHAWwIOWV/cZJjShzImJ/w3z4Pq+1qLvmf++B9YoW+N55xL5p8gNEKv
4wpxToNrrZCP8S5Sos1FqbQLMvjQsazqdNUasPavoE7tD0egQADDnuSWgn+KbTGW6efr787RjIyw
ghaB0JuXcoeB/8q1jex8IEhB4qpKr3h/fn56kP5Ltrlai9T3nKyOVkb3ZNOGXp7me4f3VOYeIh2x
F8pnU93w2rm6LF5Aa41gMF/8FToJi9xhCWFJ+HAKDHbc7AQUqx3xtFTpz3FGv/T1U455Js+BgWAG
7Y3rMUKwml/wQc87tXdAM4UH0xWVSXorR54aIZeDAIr7xn+P5YSbqegRc73ojCom7bBGatncntGu
20PgRLYt3W1seMenJxQ3hAewPQNwNyje/KLTO9JV8reA0dMDAlp1qrb8z9tDZv9fSejEqa9XDOH7
Vx4Alu28Gpb66FGYOW+NO1mjABlSm7ca2wckXSE2NMwZnrVyVDmAjN8g73tylLuj/r7QTTtdpp0v
LppkBHCe+0Vh0kGEGQ4K5/qb4kL4LW9goFuLcfzoQ1edHBqyIL+qdsTM71dkpNuruefZFQEbA57k
0g6gE+jZkb5FsN0vLaeELeWXQN0tsCdz39cGTaKNib1I60nT7OapY2m3rN+kLkpiI6bQgNys/0LO
+7iIGZG6UC6R+kt4V9ayUUhzwo6MxL4GojFaFEAihAbWLpC9CE+KzBmu0KckWvZQM6pe4vNFjloG
0eYOLH+MFDP7pq9kqmIKAr4AG3cu+kcEd/kF8zhpgAZNDucYwkqgmHEHvR6DDPbj2+XgUcBn3ZUu
aKq40SbsdEwSe8206IDUVO4oGO/622JWTolJun2EElq4QXKgsZS3k+BBFj2PjBBTIW+fOMmMBG70
uT3hfeIb36EXO8TKbcXoXh0iS8qP+NbSQDnDEIBD6raVayTfJr23tfwVROA4zoj48D8MGhBKDVKx
NAZvCZ895s/6rig5uQOGhYhJdTQEdhHewLRsxkOcSEoc8rg+S4wMW6bdt8hwkH6GHXkRPAZDBhDh
MjRwO/x5fAwBAyZ6P6iGSvNiiNHOteXN0PtzihBNLI+wJtwzmaq4tA8IZFu1m8D2zwJuLAE2grDh
QGLmzroJHCO6TexKK711xH/c6yqxKf9EIQsojRsAO8qGtoLJWDdbJXlqfy4RlL1IDIxu/lhVqCxy
k/X26J11nF8UmTreCC0IxI6DkIaJaiWXVa9FCYvvdZy9Qtgo/9p9ocxzc5fec4tLvBWd7aBZnWY9
IA3Lv2alTys2dtTenSqb943KPRaPm1KZfgGScsuK1LQZrlJEp+V9nOv6xPmdgc2Xz7H2dFVKJdaS
Hq5HYpb3cKNVVZU8r5sb/HxXH4g6JwBZFMEaUmmCif+lbBnKoDjvwI1rDMzSTf6ayeWG9xzenrIE
w8pvC1QGHC+oEzGVHr0assi0RxIe8MMbENhWi4d8x1IZDqFpYBJdAUxtdCpL6dn3HT44/kbGh30Q
OkI5Ek/OIe0I2XrGmWhaA67bSCc+pgE2yWZ3HL4xGtFvS6N97I71Hw59JqRZ+CN6fGve1toJFFyc
5eHj5odel/Kz1ymU8WtCpruy5/qwwZWfw9e/QpQV825ZE8NUg6fSz2jDiKtqcDbx09z0R29pCem4
0C2f3+E2m97rdLFRoqkKjb/BjjiMuMXvdYv3NTeGREwYm5hT7Tzsu1btFr8jgMmTyo5P+nTah4RF
3X4H86aFvIViWnblzVQsY0b0xWwLPci7yVz1ylGmyE1B+PrrI03XMZxvghtiYJa7UghKW8KvHvju
ITU/ssIzn5zlMNqwEbnHlnZjX86NlZxbasXrXAaS0kQ6e8NJP+7flulZ/gQSCkqmyA9ykj+0w9DW
OrF51z2h0ZazoZb0XGkaNNSKXHe5uKJrwEODGNtSrLILo15mBOkf4f2siUvpMYS7XRka6izfUnjy
otGdRzbJZ9kKpPSUr5CWy2cYHj7D68Qt8wbNd+QyM1T+IOCAAI+Fmjuo6uLAKuVWVchzeZ1xxXBv
LEAWROQrqUsjsMYIxWLrHj/scpONs7IkjorXg/pjk76b3mgrruULQddBhWxi5HL0nYgketjwemn7
MR/xIxUHtTSYb6W8Xd+oApwCg2Cqz0oqtEkiQt7AFEoMl+U9jdJuiCPZgDZdG3G3xNsnZhI58PLd
BSiySLfDf893ui3LIcn1uFsMLdOJTUFpHHbPqujyCsHPvE0jJiJ/5D48NtVATm7F5cLkHACzLOvp
EPgNcr8hyHsGuGl5loXTouG6Z0anld/WJ8MA7/sldNpb7DbkQb0h2jW292gQkTvRTgNI8qdRvC3+
pezoONM1piG0Pcs4a4yIzvZORwKQK0KRRNThvtpAVcBgY8F5pxjzzgo+zsg/c1ui2XCs/CLPVVZm
81+m8PfUJKP7L1gwrN0k3nifO81aBYscam12u6HuTwvRaa+1DonCMXryHN1v+onSLcchNGLQJJ3R
FOoaFXmknbrRRidMAwD4tRYqwyrceOI7Oo1eDupRcr6t+5mR32+ghdpltBOT+swDiV0Q/GuUHTm/
tS+kA0vlWiYazzuFrIePQd6Bbxzchtst6f2u+oiOEe/8Mi8Pj6fYRvTI7AygiYkZMwlmuvrOcr3F
uN2XuznFAFCZAZWF0V0KgDP1bLHT1jzGcz+wGAB+Yi5Hz2NJiVtImd5x+0aiqUbIlThcdqQFDltf
4XMyl/R3AMWy67LRBbpJfO3iS39XV+vnKmdnjIOlrXe7Ew5kg7j7xLWpzvEmB/wtOQ8C2b4kJn22
0MOJ4Yt9S+ZVEqO0/nksJMyx+il7zrS/Ch0g0PnPZV3PM5+C9GSE9ZGj4UAqrv0Xf2MaR8mketZ7
mMDv8BUYaxprVTjfH8dN/IQVGnTE75Yq2GaUYmx8L0o/hO13YgamX1vW6TIoFUqwdMxDKxqaFyOo
DyEhR0ShDgy2AVBlvluXGAhj3dJqYkvdtuigBJjMa3nzZJW3cts6ec9lTm/T9ceA05LOvOAoga6m
5Dxchoz5yCiXq0OT1xYWSr/74yjbGNBzmIsee8TRzhdcafynyAkJ3g3rD6ditFFK3yn7+EAt3JlG
bXHbg5A/UMfxzEYT18hhxC8Bp4RM+3PmgGkbWPU1aiSfAplgyMUaIr5hAdbZJcYO4hVk7EMSh0Lb
qNv+Gm0DJ6jbcwqgpGVsRBV0KTzommDr6vCXRYrc7UnU+QBHPBhVta8qRzPyOPGhtDT+qJ00zPa4
1RNZso3cNNiT3IPKZwJKrUxN4Zy5JkcdhBN4jS9uO7dKJIfV1LKGU+HFFybHL3+AS1baDlFGChWN
ArwsG8xQ6GKVFgobQnq20ccI3NVvlDS026Gz5DycCkVMVyrFuurXOg60X6PGpAs4vZ61cu1eLggp
4cwGn2L1V0ncZmxVJuingJsOyFY+QXr9sEK7Z/MCCDgQpranjz6wRrE4Z/Jc+l61pbV5iMzeChUr
22neu6QjpI/tzmDOk3SzCDzBbTkOB4fTpZN5GzuS5dfstf3MOvf837dzAKu/Rx9NeNvA5YXee1ni
uxmmL2rH67P0atg2zZy1sdlqOokwEVWyM92tD2IqU3PleGI/l3GSONTXYI/5WAyay2it+9KuQKR9
tIJ63YTQf4F2N7R06+Qx2mMQCraqhu/xL55S78WJbOdck7mF0fm3a6hVRfKhlIb5Ay3c0dXUaY8x
I+JU3kPrOyjvGR1xD1KkPZGfNQFMt14BfES3+pb8SFnD4aJPUgECgoo8IaEjKlrWYBs+7seXavWJ
dL/QhWtVlgAbj767izYRfDbT1C5AuSRa08gbfpQ8jWLtb97ZvePk9WMIxc031yBKnPBtDM3S7dOB
ucG7Kgtl5B9wTiFsEmJ+UVbNn/+z2kg/JbNZBTl8ouNThryfWAVkJBOz5OujjoRElljpAMqUgpt4
8odT+cqXCNc5z0tWwOpCX/0e/JMfoNGxY2GdXOYyYbH5I5TPLWP1MG1R81Cbg8UMapNxsubJwolc
XK1fYiEOiRTs+w+iFGzI9pxKlf0o26Hc4HvbBDaCVVJxRJvB5e/uSVM1MB5iN38HF9vBVqeW0Pte
C6PtHSZuDoZRS/r45rfhQKjeNtd7Q6Dn6F+q3Qax9llNSCKj1jzQ7lDMpSgE5Anm0jpFmE1GOZhl
6sF3mU+ZBW5YSlmO/PmvbbZO0WkS8QTvCzeUNJlw+RjNo2lt/sXi6KJPp/ZSyK6BMb4Uoch4fL3Q
NnFTCMssy0wnIXYZ6hRIJyhjcFsmf1+ZQIuyh2cNz4XQT/sE3cPMT9oQkiSnUbezNy4Q+uE9w6Ik
MBcixFUx/2fhRUhRR2s92XbuI3Cxl35YnxzUJVg9/6DE+NBfM993ASy9sBgBnFbaKXPGywsQFZ7x
eHwwFet3sAX+EPaGHgFkD99bNNeSxfYHZX81f3vRcmM5EAeTY/lm7x934XFinV9Av+QxIyvK4tGT
8lCdo+K+BeBbdKvP1Ly/37YzIzfZHUoL7R4swdUbNz2wZpsfoUXiX3vhDopb9KvRe7BY/r0uo+hP
pw8viq6aYCllrY2tjkpLNAUR8QGOJzENbLZTXa4UNBQj9566bV4aF2tkkgm58ooB4DUNoOqdXUoW
YSMTb4JTZMElzuQm+r8l0SYQbJZ0sjYDVPtaWqZ3EJCNvB/A/zwSyA72GNt7DiosmMiylMMA3aow
ZuA9gwA6QWAndzsRXbdihvKHcGGJSre5hsiMv4H1iECoVPiicplG5wUMVSCY9VbhwUyhLtgdQzai
qXTZ0f/xWQGeqwcj71m19EnKfJEEVPZrFHGe0/DINSaDT4GvH9F5QAIMaghdbvxXtv1LV1M0lNAq
Nzo1jM3LhGEx5foQJEZV9xC8JQhvIHmkX+q6EquefrlP93JTB7AIK+zZEUBY9w8p97UpkRPbbxaA
zcU3JZcGiY3x730e5qL+ZA2qcLS1SfQVe4m1AFuhosOyU0UxaX1NKt7Nz8pfGGgkUVgFdcPMa7Li
TqDUKx+xUa3q7Fwf3MGoyp3zF9kYOAMV6iVHdpa+I3141tDrgorNtGNHUYVK3qblzcPnXZ0wcnLU
yRNbfXI4njGqLvC8SqYVpaYi74XjXIStrCr4iz/KoHYWfO+llDFlaTZn5K9pXyVQFn0T7rXlEK10
ZXXL4ibAeq2TxvAPL2bf6hL+5oP2QXAtp1vO4uUfaQYteq+ccZUnECAgIsVXR3wxF2QeXmkOy8l4
6tM1UXvZOzjluGMODrAuoQ7FZYpsuazHaXDuvhXpfyJagw5pr9qFPfGTm0Do9+Zhvlwtbp2lCWMx
DnNb5xoICSbmuYpuwiR5uFSJnXND52Tfw0ECUUZpAGLrIDgPJv+f07+u9qKuhfpttiT9q0SEfNGY
n4n0MfamzmoeZlD513lnbmelOrCVsIQtCuu7yEjeayc9zFBw4I4CmFVeJVdebv0GK6mK8HrTP+Y4
vtlllJxyO/EXxQpcpqe4qMG2nVPm1rZJ22L0OLbW4FV1Wpjq8mjxhryDhh5H8YRuFKTHxjF5sU/w
ZzQZpwTTTL4SUkD4OBbQh8iPxdsoZtK0HZ9Xz77ctP9ErU74ghkFYx881FGqz7th8w39RAhaEA38
nmxNXUAzvoaPH3ocgNmd4LXCzmYMgGsE8nOJAC7LNk6WKiFJVfnSnxlPMA7JJcz/7bQxhml758y2
KAEdyZQV/2dsJ3YnqEN3K2mHAmeYq1gX2KG9q31Soex+3ScHgOmEqvWy1vVI7GAZGrRsTKt9wC5L
IYLMYhUf9lmWQ/HJhx+7u6q7whSDejSYtFUK01j933Fq1L1oCD0JYSX93EAFpeHfUW0yKwELqgoa
iQuRO9XuQtMXKOuuJ3uloXzjBW6/wAIOK772PShgEHSBddUmyZ4ONBSE1sBB4UrJsIjtsY/Qec8k
8vaL8YDYY1MRPtsEHIFz/8Vb0nGU1NlAoHtyJWyeuCEDbrty3oEDcKvcuKTnGU8gOhRg1oWSWP7A
nGGzm/KIg2kY2DKMTqUs8xJ2udl29ieNHQcXh06EJLCesYa34HSczG627ypD+4Wc90MHWAaa0X6V
7PlmZKOUG0ajdPS9cfbYmuZQcLmVK6qSHmR5Fw03OFsPXtQNUhNJr5ywLAFdQEeAD/KAYA9jJSmY
5Ud3WaRki564wsYfHZKKmREwY1fr7rFxVINFCieswDVQTWtidOa230t430n/7To0B7oBFkrQFoYR
a5vg8JaYPiakNV32cia5muZb77EAqT1KO66DbmTRpmdNgd4coWGlfsx6dockAAR9TWgz6q5ib5mR
9OeYCQkBr+rRDW2enUHJ2jbkha1rS1+AkFSJg8WvwSbTn3YKuTpI+J/q1fbqwhk279H0mGeerwrW
D26fj6AfLdPVJKidIkGABRMFRISumiKu3uf7gfgA07XqRQMWTqqqySwMRpRvMtPEJpz20G7jz8DI
SyHI9WxIFT9iuLms6xeEsvTbhsZyAoCjXGLGWpRPgfdJ2JQ0ozuQ5ywax209oREk0X+OmTw7k2E1
yJdH1dd7dkWvtuiSbCT0XpMz4Ngp6dTavx+yb8AAHaHYRHF/rbYUuBj3iv8ob0PkC52gWdT4Ucm5
fhZkIhG9UboMmi9oBUiaNE7ul4Is/7ZoRdhYqTABRptctM98UyAkFDLtsP6IxGlJTX9qtu2oBqjz
OR4sRdj+m4K8rXWJTnyaFCDfp0Ykg4y+zr/z2BYAiaTmI0sbyMWzc6Iu0bvMl1qr/2uvynfMxXz6
saHr6vX9gvDjvYCrVT8NCcGUFjADFXJTMc3IJICwWS9GX3qUbd60ZV4o+CjpDLx6WIG8te7vkQt6
pGF0yDJzjNTPyMXdJR1mdYP6DeZhS6cIBbQ6dCdVTWOT+eVitjBdPRiILi9L8R/0gHPceqvi4fQx
slyLOtQ8BhrQ0FGBruIRfkKo73HyME3ogXknLEMMonllj2YyR/+HrTZI8bfdWSOFfqdQHLSgQg3v
q1I2GKMmsbfD/Qtt5yonC6OVvED5msLQYODeawVymkzu46q0SxqAxYKadAB55V5bncpSlkwPq/04
20t8wqfuQp7FOH3TbbMebhqv3kX/i5CljdzFd2BmaDDRmaeS8aPz5Z3/hq9MIgfU6zLkFMM7+NVs
6DBa0oeyzVQc4rIyavnAWdEobrfMpWFJZsQDeyin50ank4Sckypk6E5TgUcxqvMT2n+UE6w5kElJ
eVgR3VTSeSPEKigoBMihN53oRtDnyQTtAp3rdpEDHhejNbULwmby3VhyrAmVJZ0XE3rST/L0tVrm
kku3W0jOx2FNo9qszC62rkZimReAgZmkeA6w9JpQ8t4BaLu/LTgeOoHA8HWNSgIdKV6IpCgirlOo
eOMDfKPeFqM0i2//HFu9UCjaRGIMICxDZoLucFRTt1sXJcoS5V/NDqjLJMOoOYA21oAbnniwnnuu
XF7tFFe41/m0tj+0K+hOIka3ril2e4E6hX9cu22vZcEOYkX0FZp0wd5ywudixjmCbpqL3+HLXCrH
p46PCFvZsH6D0iXuEvKOsKuAxJq9h3w161yriQojjgGqRRC8HDUHubuveAQf7i88YdMdFahC9IqF
PpWWMmYfvuq6y+44v7HAffEQIt+QGcoAA9zfzKAbxc4neCplmcmMVEGcwgz3ld3M3NYdFhp+gAYN
fMGLQehSRVfI0FRAO2Gsiq6tHGP/bI3DpP07HzFcn+sUWWJ0Ij6kW03vWOT+PeKAh79PoXRILwbX
bB/u7meFRUVT+yI1Pl+0NX3+XOmB8uJuhVoFzmxu3R79tJdV5xcw3Tgyot96XdK8G1Fcqy3+dDLl
vt1qNe0qkicddM+5v/3Z3FqCD9hnnax2Now1dM701qgaE2WzL2HT3DmIxne9pcGUseHKjpHpgp2T
9QHt6fPmONjWXlVmcX3oEqQnesyDtr4PcCm0yh2J8ZHFr/0v/voztCTDUWqqj/+EYudAZET1/luA
7983XHrTAGvARudExVZytql4TtIPH7S2uK4ZlWmfAHwDC/nDtxwJpbQENXd1m+78VI7SzXfnr1U7
EbptLfoPEFqjvDZIpSDx7dCYGLV71kEFLDDTQrNgQDB/aAr8Ck+gLSGtVBOCnTaOtyE67Af0bxGG
OVHKxKPglaYxowcIWF8OcMapziiGaXMjmdq2+Ox4v0KDRjpUHDDWFIpOmjkIClGDEc+pCp+4TLcd
6lbkUaTFIi8CTlQJ7dORbivwwFGd6ReLTXszN8lAsaanyTW34ku0qnBlmQbcFzT0reEdSPihROsh
34Yb0tooxVGRXBuqNz1FORAelwj6OyoR5eWihm21FQktVbcMgt98Zs61XVzuDSsVreGBqzKONnZE
ESk2iaVzCDiy/fZyyUSJg6DfMm2QR3snZ+/pN/moHWpenPutZEypcXYu05ej1py8D3dIRVy/hdjg
msrokUvqNeZ1nWNwqzSHFGQXA3QUwBKRd70qr7R974gUZwZ6Fpx2zQhYGQdkvLs+YYzD6QWDRTqI
GPxVRm1BzLYhw0fcGIrpUdLVkNRx7UN+rxTLQzzdg8iKkVd7L71yiWrP6BfknXVNcJtKjv1czA+f
7qEicKDeUFU4UXsBrHmIZFpDsLv5YHA6vlXNpmP7tsJD0tlNE2nuAGZlcSN9rU1PhG9xPOpC3/ne
L1wC7XWwZRLTlfn7lwfY5cIfDkZuhC1sLZSrDbheu+ZDA/eoAXKUEkAkIAg93TwY380dGS/pk1U5
31vNR/tdjbO/eZXaz3mzSQypLu4KA+8I12tGIN0OfAnzeX95Xl195XaGclxj101+GUm0NUeTmVH3
6hsOqmDBFIY4SIv7T6xRVRpEA1+en19nIJ4cFPS+MFz7bZS/J31wJk9m6l3g0cerqa5DjOxuE2F3
eKOa4bylICYATpEFmiWLECeEn4l374VMNITrlw/LHEA2yvVeBPZmpioN8HEOy2M+bkIwa+FBEtxP
ugoPOhhbvFc4AGOLCOIQUDmEOG18m/LPtfPStyTgH5tHW02FWQKj64stwvq/zPsSjdktzcYhBEY9
SqABlnq7hf3xecToe02AOzwvNlF1Lb8JFxYjP6caBSr8AW9R7K7CiiOg1ejT8QhqbAWnUlBdir6s
y9nwFj25spAw61fapyVXP1nO7iQHaRnzgKvelCMJjk9E0efcJzFBKrJ0yWCWBhqz+y3MCOUTonN2
Dc/ULPUc8KvYwPTlzsrWB0eUglRpeYg5ZKvkT2FGYzjUkGfuAQVwJrLgV6hiia09mqpeEHa+9Qhj
qTJejR/VFBeX7hVmbj+ARJF2A1Th1reCdGpUsqO0hucr74Y+peXKfYVMlyOeHkPAijzpcg0Hwp96
St6i7hDTJTsbRz67KUSMJBGTPtaVoonw5pKL1gfbPYNuO8+Td+yY4hxwwHykAHLkb0cUys0ty9B/
FPF8vIcLwS0HsooAb/h8L6WoUWQbuIXxfFnhygRuULmEU25sPeoysO6xTLBYlfm3SHC0nwICTN+D
n/Kih/AF1fq64tnhz+nuVGafDm9RBuIVXQMcWGLb8tcCekdqNjCxdlSwi7AxWO1JmxllohSZufcL
vVLcGJQEUpSA7qv7HV5RYwCkD+CHWEqbYrJQ02rI+PBwliIuQGjWdQEWIAYboTFW3ppK/kFVRx7X
iWkxnerljJED9GaSlDnjK3mMx8vOZZ+lHwvvzxnd8va5FhlZPy4u1LvGUYBTIPD2UNT3pUO8HD8L
K4+wQ0OjShUIKGXmQOpBvyqVG4nsQX5+BmI+/5CPGD394WtNWrwTyK/OV6erIPXFW/BbGHO7g4RD
H4fZxT0eeT9J4JaoUQaxI/+/ZjlQWa+gAUKnOWYc3BCdiXIVRCewC87K66AM+6vK/+v8nvuSQ/T/
IPdpIjQZmEccK04uk7YseuRrKm2+4gcif1Ow/J3Vz8H6c6tcANhlptgguFVebbnr3ho7/6wvzbOa
vmHGwd/lQJ5K++r7BSPiv+o07XExRTuMw4qgQhA2yBhFL7nKexYW8vysHyGxCGF/cpwrfEjOkSwd
LKPWSrPl/qRu5vU20PpTYb4GlOLDivjbhNcHQVKlDY+aU1VYNxlCwBdEqtiDJ/wWmcK6DiO15G7k
ep8y+GyyrZHZHfaGcNX3VHOLnhvtmW9hXHEkohFRpb4pOeJLy0HkMoHjK1eFaHJpU/Tzj+vLjyjI
oF4BQ9E4NNzbchokRBd++svpJF6si+UkyEN0bFhKTTBUUCKWsmbZ5SFB9eIZtrcEllQnSlO1LH3E
iVFleSR+ct9Hj2IL35gufzcb77ZVL6vK6bzHtK743vWTeze1UwdBodOpfG7HzlQxp+q+axJZxoWS
4z9juwj7jD/Br4DgYDnY/kRrggPvAEf9tpfZzAaV7qdsAx/bTb+3C7CTRAJaAoCZx0O7pqowF0FT
rKJxpLayDCoQatMfWVX6Q3dOkEKsoqPIVtA0CxCs50v3yKTl9cAmAzHnTlIYOxI83KSPN6n6SEaf
BUnqcxzPrmRkSTmhiwxMHOw9EHh0+uHcdohd3wK4wr8QvAhbfjgJCXG7dQIbjqVC3pAcfNcLBwMt
rDhow5seStjjFxGWBix1jdmwpT8tra9p/cmGEcDKSuobbw4/ZDtKS+DnSbzGQ6DY+SZAwDZqxSBF
dZW2pnPewB4pdAsmDqwEldrXvtekGV8WtKjAcGNr8B5yabCkXPbj1LRSkmOe8/UdQgZKKkdi2ZXY
QgbLHy1XexFMCFzwDrIIITyW4H/5UrY/QonGd/mKgr7lptW4G2PwkFknYoVZ9BT99pX+y+fdIqtN
bCsagJZa7gHD+GQxsR1m2wBj4CxqkjIhg4H+FWXaECMrxwaPb6APGNRJk4lzwNQR6O8FBKD1kZCA
tQ8QTZKW6SYeqI9D6mHnEHJv6IfusBNpO1uHCpBy5XzTICReXGpL7PQ6J6ctR/YggrDuJp9z8Rvb
H3l67j1hOYD4Icm0/s9faOS0C6YxC1Re5/ChlL0Fc9pA+lTHfP9yHmIJ1chDBYHlctRNiyJOv+1t
uViEKfKka8j4J1QSfEN92553Cj6Ypqc0dkjy+WXYUH1SsbBGtU6ghTY4e++kEVSMmaZwCwMPvBNf
CqKFvdVUyy+G6aQu3nmAIaVcl+mrjLD0ZlO1ZE34tg5qJKr8EM3aaMN5d+W2HQnDjK7zp2+ezWFN
B8j1EsueB6ZxdOOdiFLUTafcNvv4VuHkOMlY5rVlbFb+xtf1Vm979xF69iBiUz+5daT6XwqM49/s
fT9226QNVnbufn7QX8GxfWC6Op29TKVA0W2OH5E7qsph7ZwoeFqgfvodjavQr1vS0A/+2aDgWAXv
m0kG4RvJv1Z+szPeFjrgrMacFuqaAjWN3jqjhSI68sg+BFxAWhv0nbMVb6HuH4zbi7Ob5uUXQ7nW
BWmj9te4ZI5iv3kma9eKDOEH02jfVx17yL4z6Mj2X2j4bKgHqLmKmR/puOvbnf3R+oO5BQr60tpC
qDxj6SvIIUACVJCi2ScSoMA9/bF+GUhTVklGegT8QuRNMHOynoICNMLbjyVznuTx9RLNZme6SoAS
nhrGBeWQyNBglko98nkmZSkqGjy0y9cehB8Eqg6cWgVb20eSzikDfZ4b5kvCwMi6SURP5cf7bo3p
42oNrpquceCYwn6ai6mQn+Frha5V37i0EtswlZ/kCT9ZWQLJkxiDc9ICsTMO63fVm/Mns5mDwkJF
/CfhbU5IMi3Zc0WkNOCR2V909K1z2CQE9eVhyn/fttgmIDTRthKrUs3ol5M2w+oU5qIFbbG8Ic4/
E5qs0cBOTMXS5GHee3ykkOZNt8BaVAKYH9Kb1ghtKQ94cFv4XnslmSS8bJtJGUp9qsRgAn94V2Zy
ES7f09xrQxzhvKO1F++ItZ0T2C2hpEvKLKGXAvAOc8WcR6qcX5nb+UT34U+/cpsVx8fbXXkT3aMs
39nfvmR+MWGty6DcPd9Y7JukBjsgLUaNeua5Wn/MHhX5mwzEmwNCkr3M6KcgfCwm1HEnh/cIHh8X
Wc9CDKGgt8NKTt5AcgsfP0E65m4KCCUubGpZXSY4QIkrBqKxzoJQjepk5OZVXoEbrMv4gdSoKwPz
VHQDBjLHt73OT1kLw8DEVhXotjLi3Bh4UgJDj+Q3nuflMCGMJsb85dj/kWUFff+Hp+Wu4F+7/UxL
NDHpI2CULYhW27NUCA8QRI0by4gYW3cCFUIpR2NZJuTzdSQ2GeQ00mKL6egNlA9NJkCu8eiD9cJJ
klgTa9lIgwlZodhUfUn/KZcVwjT154Koy36yClcE8Tyo+c8A5sBq3K6Il1PeikOwomsFgMOSbk/Q
2WaiDPVrQQNdbJEpHij8HOyx5hoVzR0YKniPcdFwHIUOXnvZw/C/Q8pxKzyvwmHtQWOwOsDmxJzV
ecz+NNk027qx4InijPmAlGYI6i5mChlrKFBGOsFl/06EQe+9yRyvtL9ifxzATlJSrZRchgxULqF5
eeYJPwpedhqQ7NkCdHf+vUwI2pUUxnnQBGT8Zb9kDjDKnJhrDyVcdlwB+AByM9J0A8TOFzheMQYV
/bzeLNEhgoQDD9rEru2K1rqmmebyZcMO8u11M7yQf8Ijc0HeAK9DH0fXofAa/Shev060eSaM5DIp
HbV5kBvjsV8xJYHgtLPkNOy1TmxW1GrLzyFh7UFiSiSD65aDTWfjqyteXXTwaqDgfeHwgcN+cucE
l95n1ptsGiU9rf+ocw6nzWKpwU63BDF8xZoLUXZzSiORQJPYlxzNMP42b2rH0D1gNoEbA2Y5DUzH
y0UJYI/Bvmj2w+IQZ1cKhfPpwMieBu+o7hjzaCzEDoSzZEvfIB12nydbQIA5rPRuIxOJZxCNsOdd
UeFurtizsuJ6+HjT6Wd5RmAU50d+ClI1EZ6hy+6LdO4IWbJr42C/J2F0mZhTcbVHCcfKABW44S5w
qg5cf/3dduwG/YB5w+kfDjug3PBqmVr+zgcqNoG3fDGtwcnIeyus9VsqNL8Zypw+urU/kuddCRm9
8zh46CznLCQD9+D4ixlJGQc6cVJwECZnChxLElGfbnhdHWnImEgOO6mTnYx1J2l1Thd3V7Up08NE
jS75fMtf1ls8nZ9VfQ7CgbG7cMvjFO0Yn8YROTRLiruZM9iprb7rNpI8zT3Vs+ztkvgmErBuBJld
FTOGJOoFNsC1X4Chvo1xiHpjPXZjwl1GPyNCAH2Zex2/NqMLz1d08+CJ955gzHKw17wYlaTW195O
OPYmQMG+SzlRgyjZ+RnGT3mYhqcuvHAyO2Ybqp80OhwQR10+VjyWzlVrdWuF+nKMTjtXzNVTiGsb
kPsg
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25376)
`protect data_block
uUKwYlN5WzlEzTcq7yWg5D21dPM8EkR+PCCPGHqlq5XIRFvpXvK9r/J+W54NtOlweUssBtU0DMJb
dWMTJGMukls+T0Qp9Z/8VIxX4G8poWwXAh4BEvihf8mKVTk6y2hYXVqe7CeI7aWVmglxpn/Y1f3V
Gsx4TYyLwZCE843H4wRDIN8DPPz+bAVnCN1KKjjH01nWm/Sl94JXKJSTS9ft9UgSGFVLAm3rkYKU
jWByths6hH0bDSA+HlxHzQROPv2oLrpJyq66Gc4NxuY2i/8fPJV4YVbU4AetS7he6cWu1FxurgBG
O1RPENL8F7B94nqVhQ4y30gpHSaI1Ov8CEWUM+SG3ObpToL4FjRHjTWYoT8H1CiW1jpw/lFaHnpo
Zihb7mGd+ZifUCJL6YhdJzYMXSWbGvIF0hOCuKV88eKZ9JTLkO4EiCk5z4dDE78mHdH0Jy45/7ib
H0wUDXYXaUGM/r0tx4Pu0yl73SUfafS+mj+AFCz0A43VKCrU+8wVOP10KvF+hgIsK6F4HbaRpH3q
yUU53QG8rMXP8HsYZw8ISF+fKQhsAu54gmKwUR7t2BelGdlBNLsJ79FoebJ2dU+zQzYqbR2+PWjt
vK36avlWcrtNdDdlNsLIqjwLZdHQl1ldRaYp3YSvL6w0MNgLls62H8eZBT14AAwZpydbhzQpXius
V1rD1ye3tuJlbNdj9pl/FD+2IWD1Y6PXFxurgXfdFyxvaixRIXbeVnus+haTCDQteesUIh02T4yC
pE0ykvBelT5zHHTtF62EkPUm6jmnC4YpD0w9rJPI4dvqj6ZpnPdMQwc+AhAYbfh7Iwsb1xeOHA71
bbRJZ71w4dpq8jIhciEG3lxxDu6Xj8fYaHT1+zLorOoipLgd3iVqEJlsui9DGzY0AL3PzmR6zv9j
Awq9cdWuQ9gPZWjgXpfdQzMLIP6cxcqAoZJl7oktYCfgn88gTAaAkBqbUYJbsaqBj7X1VeqXF9sv
T3Ykt8XcPphPyFSYju2u3CQOAI3SCb9CaaK+WUnLMeSoReTl8BE66/KqRKkhnQVdDvtWtp1O/snl
qoVSZnflyN7ESL+QvR7Ne7LbD63WRi5xvebbSjzZfsyFUwnl1u2keMOOzJTmkAcAoBWumPJ0FPxx
c+Q2zwugcDf50lXu7UKByH6JeLggF+jMefI/6301dJCminJKbqILd6CtFVHVQEynK4MmARyGrNAS
SOfU+H3UMnT9QHhKB8msMFALbPtjVcGzDCiVEXV2mJPCVbfkCAS5k0Qbu6i2mTBveieu4LApfZdF
upKwWdHMIkqjVQFfGYWcTH9FQ4T/tZYwSVEaQkOh8XVcScDZhk4HvXu6T9clMnL7GegcVaLkESEU
lEYLUzl6zMgigVjR1eEjfB4mgAcDTWYNdYm6xywVeZ/y+ztlqgN7bmhFxxC4juTREJB8KGc0kZsa
7rIu0xiO97T5TgjcwiQQ2fj7BqmCwCEa8SMwiWA07kTMDuFybSzjQmuguEp/oim/p6JFBMYvBQSH
o6nxCWCZo+RLGMzOyru4bGQ72WDLeCtK/MAwMVwpDnXsxaswFI7MIAilSXxnY0Hi8iRbiyyXejjM
QUdPSsdiyofWjy0u2uFAxXf5xQyyahyMov1YqD/F6F3Va1S+HtYFs3dbfHgJZgqTZeRdhoieGvNJ
Ozqpyv1hZIfyM3zuh0UPp3UI8i3xreXT7hg8W3DVydpqyHdQyumpGXEuEls87+qkZxQoSDbK2inc
Jr5dQUgTNMI7h7zuZ3ftpGVc3nvz9L/4To5v7ElGb9XhBImEznV53GFSW9loX7MENnLpW98Xb6N8
ClIx2jnY52gxuBCSAIqnTV31OuCrC21qqVZL52x1sf+MSyaxc+Ny8+HBBUSaKbpletve+Hr/AsQp
DolXBa+Yy/xv9gKVkQ10PuM0k7qZTvXsYfDjmfx4EdYoHgOHkjrWCMOsD2HdL0t0M/uv+oeLSO+6
bkEawvrWiN2ZzIF15YxPNKeJd0ML1VJL0uLf3DSLptDaaskuCBOCjJOvG4ebttZV1+lvW1sl9U02
POG4xmMiBrl8yoxyiOMkiC4g8GzkwiTmRHO51n1lOO6zN0nuBKWCv9mFiCEQU0uMx7d0VTcRYug1
q01SNk38GVIszL/LTvCEapFZUk72VrFVmo7GpcXEo+BpKXMteOEPaUa7Uu79NINrdaSiW0/yAWkg
XxvHMUUlxPeTDVXDHmkC/rsCupAmySmmqfY3jaINTwOruRUE0ZYQi3LJwir5shdCZpJgzhE34GEh
i2lt3P+1M2aseNBrI8mMT5BJ15oqbpotTvBc3Z5WGBdc6sAvVyJuWyo2qe7D+IIkB0YY/5My4ak2
v+JD+MaKx+lt7SMry0Jj/sfXGU7hvFpSCq49Anpj9MGfBfeeCVY5EF6cl32hgr7tBrScO2kRPneQ
uORYcmx2mhbylpAflrtS5CTKSQrD86stznR6tVCXGMTQPf/jHTvGfZSmZrfePwAm4GP30TtV4/2j
YlNYfvts0xYyUh0bCuJXdXeTVxlAmbNwEqA9LnwPmiW0O53cDESJax+rd7qFQ8GnJhgYM2eQbrza
nfLhEOhRIyWhpIDYkg3KN91dLiovp3w8wa9UB0TnFxBIqv+oilaMmDmajgzk73RWwyEc6dp3sC9u
F0gfY/3PA/6IqJhsjz7/IdgX3vqikO2LkKh5EpDF52kkbs4OmGhFcmm/aYWUpk8kzMvD/+zfur1I
wswNeirT/8KJagQfm16wUn3w+yJy+8FlYnbCeYKKiFedW0n3pW13cpeJEdHIiSgOKD8yJzYfS8pS
6A27nL3uVRh84AFZTbcKQE+JJFooSzoZ9Z2tP81Aln+OOh5KLM3OLAft81oCBiw7yen9E1m8waVB
ONqvyjQIsLXeAIMNDfxhWAY2yLHGIbFP7O6xvguvttfkBnVDYCiG7UeL8KtU7Q+dEob4DHadjxqS
bFa7Grwemdz503CS6uhuiiXAxiCC+Lq8MA49IavMCTWE/xDniybxvOHN0pc7D8u+3zqW7F9awQnp
nVhLvTPzeShtAqwR+h/ogTOsIbZl15at0wdFDoELgpH9BE/kipJYxr3u5gdbCuCnd7pHgLrxUww0
7IJd7IPcsSFdUnfJk0dCb14rZLiMQYiYE7CM52fksha7WAe1Qd5h49aEa3osrSwzSL/1X+AgTeNC
aEYAq0jplwc2uSiQpG8ZgaUTL7elursucVUgY7mJ/cdC18IXLryClOuab16EBIY2eyE5iQRMd0s5
5Nbc4g3C47L6N2aDJuHUb6oXJC7zMWRh3YvvXXO99wDpfW4B8hYoFSinPKmtMOjHLak9n3asDCew
BSgtAQcfpDmZZupuRIydHpdfzlvNMCDsP+xUXGsTrxiFvLLgo+zvUGHYzvPOlUgw3oQzxMWWMiEH
EwZHFTXu5vSBzIQrO4qLh3NItvTXIPc1nE6vNPPZ6x3VyFhOQRUF7ydwZCyYe/czS0A+C/8Bolz4
quLzg/T0ya7rury1m9XTUPgjXPoO4YANoSG/KW41MCvGW1/QRiv8i4UrxCBAnJZH+eW0Tupf2aPU
ifcp6u0E1Zabv+yHZqzFwaDaV1p9voFJLjRWtgEB1/+x14wbHDYjvoysmwr+9Sn1npAcTi5UTnmz
j8w2aROPl8OcAfXi3gcbhRlzE/0996aI/vrjSRVqrLLoT6JZXPYb9DpD2gL0cY6KTHm60S0/NfPw
Tr7cbutsHAV5aWUp283zBjL/Xm6vAr+c/kJseI2Wqatp0QQLeTs0nsYr8lgg5GOzZs1365yx/hPj
8xoJ2g7BSXML2ADec33JG1rcXry7KbP2VCMYTKMesclbRI0FDcqew6PirjQCQ0Lzt+dncdiQTBTJ
EJiL5SwIpf/wR5B3PQYL1udJnEl4wwCpVsjPhAbUt+sbBjFHRtCsayK2TGL4JeJHIJ/wRffnygeM
SGvVt4NgGx+o5JywzQv32AC0jx0Y2yx8FdpXyEGonB0BDb/IKfrxPnI+TscMsYD+kjy26SXpsYqZ
QcPLmcQydB0Gp+YWDjSMt+AsWOEeTWDtgL58PhCV5BW83d5qpgmJ4BcBFS6928S7MZln56veHZd3
oBniXEE+xv2kinL5xTFUhS7DJVj2npCN1hFF1a1t5KgcL5BYg0RxuvmRqlqLabOFZQhJo4t1zTYD
DKpsqWQK4CBeeWMgh91rtm8vfT5ebxL9uZBSo4KYdsGrVtgytTjh67LOIWo2Vnc1VwBMfJ3ZAwqQ
Dle3v38qUWObQmEfhUj4ZU919pPXZ6LwZDBSH4xmHeKgT+aIhSsScAdvhEQP0NX53t7QHCGqGLwl
M4tCaA51Ok/LBQkOIGBKP3fJrWea0HQr7x+7RTZEHq5k3TiAQTzzuHQBMgP4HM5NeEl3ixRQFCcr
CO0T8dCGJvHtzaB+EtVzju5+nWNu9s7B29n+lT+N2lAkLwtqLCPN5JhX+tmgI/EPjukzGtJlx9ZM
UX82Bckl+doHA6SBzC7wHTFb0GlaOcRTUDdREUbQkQBOenBD7hQEa0FtHBWGAr8+Sv4zn8hZc+05
dxV+14eGxgt5mKGwyNSrXCVknLfs8Ctyxc0cIcH9CpjZcyOxj9kTmFpukMzb7p52cb/j6ytwxV54
hL+SawFFDbsaFl7hjE4zw+QDOHF/zyg3qpLHtIEy4M9UJQ0P06UlW1hUr5rBc9w7A8R5Y4jYzU80
ayjViPTXhxou5Ffq0Bx8E6vsbdmVEUboIo8sn60QBbBr1JPWO7eqpHY3HYJLp0/Y0PoDsQfWRzg4
9EOC9FQ1VTqIzhDhpzdSmbqlk2uicVIJ3PEdkXrZdlpnjGvy4ncJoh7hHzR9hG4SDaW/800OI7DV
ijIrI6kjz8ucXb0nif6CDxqIO2qXYaGzrxQF1zCdjnNZ2PM1hcJcDlQUC9/ANdyaySOhjtmI71HX
kOQ71ajVNWjJcuxPGWpQbMZIhvLx58inDVIw/En4ALMxRw24pRoDOTf5k2SJ9anJNRMgaJLhEHOQ
bd/64llv3waxKamxvSb617mrjwUr7No349/dqAxJqJfkrwVU0tKpuXI4hsK/kCATtPya/od6hkfJ
RQ5QoO2ziuyNjNhIyqm+Whdn/Ggh5/zQCsVtgfYY3MT8zvDhDI/wAE5FWqcxcLRvafcrcifkUkjd
SrGtUhwT3zmoCz5MVokC/qccwKc4RC70laJPEGQ3MY3rUS7+IlMYeSsQuyhqE0CX3OCHw9/nYGIH
hfoG9qf4XQ5tOrQCwNYVX2kFj+LFyHdW/S8x9214KAiw+dhPyKCHIs4OntToKRlnx7d9rx65SxLZ
lY8yxChzopPmXVC/azNHtsnO7qU1j8TpnGvhbmqwL2560QNkRbD1nfVyamYyWufVsNCbAKEoUn34
RkcsUL9kbgcfQhtueViLYOR6OnCN9EjF6mMkNryEGhNI7W9niypeDixajZ8QxQ7zpkRFak1WKnF5
WXIG6t5spl9FJiM1wTKPEltUXXDUXK0X/rnVqnYPz8ayoMnoJvNTKRRJNLQM16SHfHk3BW9btpF5
b5CUlKMFRMtruLvXi456951tTULckkQ0rwjqtsq7P2Z96LkNRcClsBXZBNq/oKVZATBpeq0277zV
jMlcitew/8R6/tVGguphzPypJAHnEC12DwKhiZCRKJ96mvEe3ZBEq3sy+TKYjqqQVlZ7sJVNWv/B
XF/o/eUSaZbptb0wHTDnVeimf3nxDtm5XRHHxaNPfvxxjJQa+FvkflywmVuYbEDRZdE6RUSV4omD
h/r8QvdQ9/FTSPI6yFh5um1wsQ9ZXjGWg5siCfX2VlkM/HDmlERYhSOxwLUb8Qv3T0xYO74dBFB7
AWZaDF0tKx+vXkJNC3jm3g8nUpQGioANmdyjKEvaSoU7bavMbriSD+H6PPGkbJu/i7KoTyGBnvGr
lqYR/RLahv3BG4WIIZbS+kpVA+DG5j4hUzVvC/nF21UhA48cmKFKyJmIY5m31XE+Cu5FFuDkYDxX
FwmFi2UI/mxxj/YLZedZFEgjXSMkVqZRGd1NDQbVdeDIGyFOnuKQAmVAqbS4agQXuKSEjIxP/pd/
Mtta/1+o/Qr8yHodjFDf0danIqOH1IQBQ2KV08Il2rLREjfEHjZPMTWVcrB6+HZULxIKjZBtYMde
JwhmXfs8qtoTcmdItO2KozmYlvh/YFZaM8m/8q5ZTQl4b2oV7ZwlOufpIKulSRK2QvLLaPz3RtEc
88XZmfEqBcRJ75ve/rl3GJdVcZCOI5dSkY4DJ/ceuSohYhVWBjufvc9j5jeay8QsbfbHGJKeIvlC
oYWMt7pLXjw5R46EGdBBD6+BvOB6mV2iu3CsmImkB/LRxQbtzL6cN6AptFX5nJIJ9oFNtsTBxTla
7HJ64JRX7hKRjAP6qlEL8ueDFhiNFwyMxSqKi3toVsu1YF45jf2RvRCFY8LIeLj2qDZ3UJM7ewXu
QqJocwXSNNx8H78rNYhtLIX6MEUJK1jt8vTdBqDni/GIHsOa0QEulhpd+rZEaCW55TVSu5qvsTJ0
VHxQnHiWowgPbqmjc7gekPmxEohOgT0AaFbDb/TIQWGCEkNbgtOrqdk7VZ6aTVlTa+7Fx75sZkB7
0lp5XQATQJwEjYmIJx9ZggLXw7bsOV1qtZvj+QUSa9ribJycxq/YeeaZ7mievZXGbO8skMONwpep
DlYJo057+dGwmETeJViMYULuL+/DpBxbYeXsxuO66gictLrJSjSHrrLVb6t+HaoJpb/RT0PdeOVT
V8s6AN+J0pehJslE7LE5RfwQQZCH1cchVeVUeo0vNfVOS/mV6+07xWxijdUX2F5KcYlBxBWwDaVx
JOBuHMVfX52hJ6W1VhcSaVnKgVpztnelFluymZzgm/crGuq3YwR69Kws7ZpdEV96Ioa3RFgR9YQN
pA0+xNRxXSTsM7zlBcEwLmTN/7BYhliEtBalssZCinfVd28R3091nZ20BKtHNS7YwZh6q8dDQk60
Sym2oR/SuJ4CKJl3RhEmmIIFduuPCyA44gyvFNIeMhCaznxdL2bHNGh0KqEmXk45t2EX48GKJWaz
Coh4kJygQI1IFxGGvKiVdslUX3mXrVHnjmD+895CkumLwSebkIXE9txShJaiHAh40F/tcLXLG3Ch
Nhkma/wDhQJ08nm7uSwvif8f4/HygVU0m+pOtYpvRY1zro8FBjfX9tMl5UuY/EgOX8JGLDhZs2xO
FUFg5RjqoCX1KdxRZNc+QP2B5TSQhiPTtq4KdjzpqAdyAkEiYQqIFhivQQ8qqAXGX/IZJKb6C9pt
kBYLVdgp1KesXPFY6HgKLY1s1QOO77UY5cROhsqfeKGSAtXfyI+uvGvhB0jdhGuVczlIjq8j6t4H
/QajMPLXjZKEEsWdbbtv3/V3QqJ6i0NXHeB/NAsQGX/SwMXqYDS438VT6M43+fJ4xuCLlixQu6Ol
W5rEdZv6VDDqp5Cx5vczA7vesthmmQIVjhvrBLzttcwmXlG8fLjsbKG77f4qeI57oooM78s5jrZj
kOxhw++oKDBRz8NKoFgJP9gzvbxJfQQoqzBXOGDznxFicttZ3uBg97pBJOXpdd00/Au75W7nfJCu
W+DQ+0YjRlLGhm/Jgk12jCvFngMXoxf75jZupDTBnVhB9HEIYdk8cxNgTJf4N3PnC5Bt7w45tR3t
SSHsdKNulrzQuIRrVOlr/YMQ5Ern37erCE7wru5RQS6ugr3iSYraUIVrR0FR415Wamr6OsD/Dk3e
VkCDyXVx+U5FJiEhUAB2k3SHtr8EKsnpUtjm49hbuB+GbLsDEmGSFbG53VBRFR5o9W0bIUljzx1/
FUk5oY9+FE+Ynm/aac3MLI7x+fuA0yCvOxUZXHEta1xOiO5C/OF8yyZhX/WH3wYMcQpOnBpYyi3A
dLkRB0h3Z5I6pVZWkc/Vf1M4ieoNFifZM40IKtzcPNZBDY6x6Na7oqv4SR2si2vPrzcAXT99IkIy
jIcx1OTdWsAPp9UFPB2Tm9B8PIC/LnqtAHNyubnMEV4WCdbmS/RXPYryrL6J/+gXfaugX5HFrw21
qMJL5uVywVuxYIg09CoeeFiYZQpcdQCc0OTIbTx0S+CRZ3fKUAsIe4j2fHJKjB2OYcBNV+TELFob
Ffhosz4OJJN1CnXzS0GDkUekc6zcKEBQ7BJg+9gmyqcp2Tyr2kGNii5/wksjg7g5XAd5XiNWChXO
5O0C3NQ9FUL+ef4h8hw0FNWDCCmdGRGJl+gHz5Xft9BmetsiOKDJdNb2lIyr7RxGjLvDhosVsiAm
ghKfTVv54PKaUGiuGgtfjqRdNZwF6lwEjEjpL6leYCPGkL3LR/5crXZ+YCnpcvL/Ui4umtZ4TECp
i7Lt0Q68UDEByI7YjfBfWpHlQ7TUIM+C9tEOTz5c/t7C2h0IGUQ5Gv9c4kTLRCG3LeY1MDP2z+wG
DWn5sM9zlcb1P+Cq2poT4T9T4sUt0gVPEtt7TYXeeWyiohP/SgLabYOfzGaZu6jXIWRtdrCvFUvd
Z8fkazy/FP5suvOM7zLULFm542vfIvlyQMvAnNOk5AKCY0F9VJZ93uPKwbEvULf9rYCRnRYVcPgg
JyJ4PPSCXFdJ6OWMCRliUoiNaWGGPvLE7TwVPbO15ItMgpiVvILrMXAYIZcOW+MghUNjz8EgHYE4
xoqPvhZA3IdoTnn1xTBaVcHCxNDHgKURy66d5Wm0Pt8SVntL6AJfuptZ+KPszBHuolyMn0/nHJWL
nw7D/Vb2KKEX4Nqj0uWtKm0iYBE4Kcfv5m+TuzxZzEXtQeDeDYJcXBBnv4H9tHP132UGatcto9ic
xlPBLXb3iG3wLr0ITqgLC2QagLBiyoEvts5/hA8zpb/5j4T1wjMQWl96uJWti0BzW7hAmNvcMzXP
I0nNSEXMZhey0Ajvjohx9DxXPNxTgaB0r0dTPmER/JXZj9EZhZa08aSeV7+L0+c7N97qtTRXaBYR
93N4xGz3jvIYzLn9glbBU7g7z5a6/Gr6OK9UMWHbwICIm6D9LYQ4TS9n+chI2sfh/NVk/JeZneAQ
yj78i5lg8Nca2xWiBiU/ynlC1WS149c83BwcSrkW5vY5s38b7WRS/DDpcW5rTnD0P7qowY5NdZ8X
GL0SoCFQoqk4PqcUMz18gL9jQIS4Pv8hHRyPpo6We474kLQ7nZ/Ln6CCg+qTDE+ruJlfI6UsrvyP
mmFJC3n+kS56MWF/yHuk9aOWO/swqyZ2FdfPZOHaREzCryJc54yWpCv6ZgK1+xkFHF7LftA/+Hiv
AxXZOlxCdTwKR+/AMqboiTb6Kg24ie7/B64fBq1iSciLwFxXtarzAZor2rIqsa37schyRNLBBYih
vO1He20JmRJ9hsTUoUGmoweja2dU4dk2VJfD93lEs0MtmExXY78wG8GDtZP3V29y3T7rjjmjxZpP
fxhxOculikdMEru8pWR7UCPX1/PzpK9+K1nC4k1Uu6d1mdE9EhhUjwdKVG2gdPX6iLC3mYaAgO7u
USuY1LMbJnOdJHt7tPidgIbdJ0kYgiCJ+xjqd7KONfGu2KmVfmz37irC5q7m5kapVVod75Su69fc
8F6PQRZo8/39nhtKNEQ7vxb9wm6Ydd28cfxB6pXJlHiP35XyFPYLlxzpds4BnnagmhH218DUK5jr
aFcJ192lU0u4G53b62SpS3sfzDYbNcfpRh9F6hwLoKf/XpeJrJGW1wfq/eHDxRCPzDOKiSCyJ6u9
nWWJYdtnP8O94gOQtGYrbg3fNv7TpAdncriYccqeQNlUw1A+xUl2I3BUgZWr1cN4tZ8HflmxIwbc
6Ra0fIcLGax2UjICau1PB8lSx05N8lvcH3L2Cw2L4bGu6CL4z+LqvyyX3iM7w3dDqgwx+O7wAgEZ
Z6h35M41w1B/tM7uVqiwBJRUUKKuil+VUfeLK6doX9IZKpOCr5joCvDFk6eyzkMRbvJ2l2CYqphD
BOtssA6UCbbMZ8NcIUEP+peESHX9Ogu6e8DRMTJKqHSo/SxlHoX2So2ggtOur9QPdA9JLiEEgNAF
rs/VAFNb1UJYE8YwirsE46wM6CYwqx0s27IvL6hccsV7cEko8eL99EsFbk7k4cq81ojgA08Ydpyr
x/TO6CuzrsLeDcDeEBuR1hI/W4i5M9kbi17HDU2FW898Pi+Z9poK2dc7KpsN2U4hgIwhUWVv1EfE
tzndMsecV//3fDqRaaFXwL/+SgjR2U13qbQajfweQWCJ9glwPygUJJfVRTsA0sMg0CjuYAxntnox
fgaFZwC9euDYxOUR+KahPmheXNWbmC51sBc17qKshDl7f9q76ASHTIRZjVgE7H2K9Mr6GsulEWsI
2Gf31NnMfS9GQQ4VtB4Vooy20byPHRm7WrqL2ngOO5MFrDjW4BTwWooVPFT48aVTGk0pmkW6CDTO
2t/DB4pullygIYtRWiHDvvDLKBvqIFbwWRjQgKZy+QIRkx48y0lru8TvX5jVHAxLwy8AuBvPHAIv
x0CpZCuLyOGnqewCemq4VmMyGb00IUl2fgF7jGc9joruMti0T1sjwZMG6jIlG1nWxZXJZD6d9hdu
BR+LDWT28RMAErR58qKHtVpb0fuYW9C4yzImPCF7hHm+NfjmszQx2HcTaJuTOdqJBBPqKmfwNY2a
W9ur+GOZ/tSCIYMIw/EEYhDnuYU8uIaaN7q3e9i6wHGkjDrULj4ES9WieNiwJLHt0B+bhOG4NWHI
BU2Rzw+h/rONxCKr7+ixtb+Bu9HdiJfJbrnn4aQ6j3jjj2nqpzbsjtGkbvFbYOItNTMI2ZS26fVf
mCD6nermcqFcwgYKJiUaJuDuJOrmmCXs2/deZSYw8InD1OD6Ts+vIY1xldlhY+/P/YDO/hvhwGn4
29Q2gVQrR1i2uRBpTKjabqyCEJuzEN6tDJf/8WK4t/Kv4wCeBhQjPWtblstkieIoQUh6yG96TNYQ
WOMfZMORef8kJoJAIQ9e+iE/MxWkusSPQQ8JDebpoH6nQlStleUfSwDxZXUXVxMBOQJrhXjXX8Nq
FJlW/w+A/vkS0NoUYIU5QCfgci89UWfmpCQ0rmOBhLxMIWClllzGMTTS8Xg/ZAVocv6Bi070bJsF
vz/kKioWKILcRy/46wn8Q+E7Fl/zZV165WN2DCZ9B51FCPS6Z0fjTEGkgshmAbjGJATwsq1AojcT
nVcYA+1hxaLx17trLxgrcvOu7nppihRk20Xt94O+4W36exVulXbmslchRmhSd5+OJvcoeIPM0MtA
hHs9vfL/nFj4EFBAUhN08mYAAJfa8GdTQOjtgFsNzODyf0/w76pXpthUPHwWmdsMgHniK8ggFR2r
5dft6i2gYXdmSPxo0M5jpgRGlfY4m9XkalyIyi5guDaDF16vpISgzoTxznRTEG1tNbb77HP5pyAm
gSQoJClfu8GL4BtnNfWrcEyNqfaXlq/yOVaSF9WEDvxpmCrNrh9411qumOCEd1EDBRVZofS0GWIJ
ml/NDDOU7Y7CZVZQw4WGnEgBfRAq5ioPzhVZ6R9g8HaWyErabAElMIovmwJm1at4iL3/bC70WghL
MuSw9jsc4omjbGB3Aa6xH5TgPKkIRQEIxh9DH419OV1NqKILxCbvNxGlxlbTMZenpveW5Bdpy9wt
FZK/hrGewhuGiGoq6ndxQIfIUzUmyEF/ScQUOb7acejAgBhs9yvQJJbqVeKmZgQRNEhJ3AcsOBbi
HVItKCXazLvT9ZNgOcI5ITIzFXAlV2Tu2P+/aqbT2qSNVsjbBhb5BFhHXe9FY11NEhrjYCIf8XyM
bokHaTjMCn3s9uJmKTwmM3WYQScWDXtDyvI7aUgC/LGdwaknt9lLy7/K/LjZF07qWtFjQFFPKTf4
fjXhZrojSOOLbiO70RRrtkHRbqku9EHPSbITUOqMLcaeSaaryxkv246nZO5lbROFuLMtpUn5YgXY
vFMKUpoR6s26DO9FqqUoLarBHdAuvHW5KerjkLzcRqbHqFwQvwegV94hhlXcN1I9SB1eBFnlgI5k
YPeSTjO4LpbjoPZWoOVqhnTCDTJzmz3M18/GigcT/nijC5qtzYAUfetOtVKwILAF9YZVSxmGgTdz
tHiF8e6fu4IgQx0bY3nE86p/pXJgg2G2O8EjIhHfz5S0Fo9xWX9GTzFVQOdSdm4cgmvF/7cfWnYY
Rq/SFML1Jv7QNGuB/mAYzV2O7WvBkJ2hzZ9LqWDss+xUkrOrlLWKlqwhVsPOKXnfnoAdXJdAlW7U
1RRNqS5Cup7Ql8qBUtfk9rJfKGM0tC2ISSoLeIz3ADiAKF5Qdc7DigWoMrWRD2AuQSuivk+TwAoZ
/bt5NYxdYJ4VGbvuOzSPYLdFG7Y/IPdHw0jRQzH0uWCvwJZPYTE8VOQBwVLhsikW7USlk8L1gATs
9Zeq88RYHtO8i1VXRE2W5NkBpZggzTPLSNkkXuKtjbwfjxRbC6bn2m8b+ezCnVTYip6MIRYCK3Fd
Ai/ZiQZxHN0j8OO+f2bNQjYu981/rtHWc5zkQhi+yKOtzPcXYznmqmsbnt1RVUtJXsaQcoN/DNjj
iQEtnGICSKhYn5NegPl6dPQwlRVkRzpgJdvtLGgOWg/plOIRQd2oEd9pBF8Rorlntj5/jJYAFqCW
TgG6wz7RCBcivesON1OqLTTNGPPGoNbQzJAk/6y0xvuu+fHXWvnmhikWQFNd3h3qqHF8v1pTHSYn
tClOw7XZmozDcqQu7OuouAkp2eHMFZXAIfsBnRfQvfdASbGdZM3fL+z3NuJD7WzUE3HSUFYNWq1D
KHWqZUBtGIwdiFOrNbvbx/HXuKt1sRNGpFMfWUqzr6y0cmnawUP96DisGUDiv38Va3gYb9rD7DHt
BDclbz3pjNeIVzvkOKP/nBIWDoYqKcerqvXufSLyt3vqI29rnMjOMpNoUqYsHcHUgL0yBcnZisoO
NhYDDpVqZAwj6mLpx39S17KBWPcLYVnlYtNJ1PRfhVFUW3h0ViN1IEz70eyeDZhvL7ZrFKGOghiz
vEA7QFsRc67vPCmBXmpX++UyblPK6DIvN9zg3JJVe5hdoMJkv6jbhUEa+OmGv2t2/TbWxnYd4TMx
O9JB+2zLa6c4p+40m3nIHmxmWxyTRjNxtY3UIQ6qRRYigItXinmMHDBaYBPwcMdD/Snp7NCHvk9f
TyF5Q561hTQ4KgDolAh65Tsk+XmF82si85+fbR17DVeHrbBJvBWbqYEHeRZv4h5hp4MCWVgcwdeN
nmZ47seiUvTOoWTBxxq5qRuyU731gbzITQvkPLUXqgNBZvj0XiF8LkVNQlozEJaGrKefue6P/ZUp
jjFzFa++1VaYFDZJAXLmi2bXorY8BdTXRZj+OwBF1kmawQQra0X+0EXV7bY5WcwAPlQbHliGHO8V
nADiDStDCbHG5cNBcG0EtlyVcrisGgearPmMaP3whcmUKgwg3o6ItDLzPJp/XsiGz/acCB1roXE9
whwlELQ4PWURyMIxrADSb44AuATtosSJPfFyogzUOI6vhaXrBhA9js6eRSs3SJJmzSlWHIE1O09u
ScrCTcFr5e/of7Fwcf68R+fVpP6umUh92rLPTFOgZdkViokmDu3B5xRzF/qEAYBKJh39vdPVGyyF
Ye86B9lUcX8G2EUpD25KpIgctwhTNS1lwJ6ZIjL/juHmwjY7j8AcSvuh39Fp+bU6USUybSuZrbGy
aZKQrXlg1VR9fxpYemAB0w1bsUwOrI0py+pIgkgMfyOcWSbmnN6HAzsierokXHABoHNME8Dwx8m4
eNhXl1WPtirQKnxDsYgMdYGPld9ONYMNsC1/gozMrnWEFQUOkzma5iUSJ7aq49zfirtW9/RERx9J
z4G9qI/cENv3KM0SdY0TPJmD3WCNmP+/jKj+FgU5fEYie6FYaSITRuxFkS4U72enbNV2I4zfs2Kx
A7bMsmFrrwHFur03DbrpljtGuaOEmJ91rGSZR82l2bg9X6nALsP9D5iIHFBoZOR6iWH7zA9rpjbb
/ivSNDZAEy+O2UmvZOB6/BGfTjOjAkRXw4bNZFo6uXhLiZYyXje1ev+6lebDQtFruePQ5pc/BXUx
XQCjYt1mlH9aBWhjP7cGW78IQLH/rZ+wddox8DziKerxHdEpymrdA9AU3KnK3QTa2tN/jEyZJwMi
0e1k6B9+9qCPVjIJglJKWTkIHO0FmZHxjJ5ZUoOqbU7xSxKXQudgJn6oUdbgo2xVwentp07xDu4C
UVztL9c47p6beUfsm0hDBLp0hBL+tiIPuyTegNd6d5d2o4zXBHi3kT6O3jkYYUJBxMb8FJD/V7Q2
BSFj/ULp8DB29xE2JqCo9NrNw++a1JTHNvhj2sxmgcXGXiwKApwki6EaxktcXhw3W8/fohC8qiXk
1h8dQTSzPK1p5OWK0JhmaK8zEmuHE/yYv3e0sczup3h7MDizDU6u7h2dPtrGyhSn8Sk2VhvuSXBg
hbPFP8AgLafjhmRsUEt3VD7UglA/Vy1pbSjOhySGX8sMOGJ4qh2KW38h7aMgFaHfUEP2Pqm0lF0U
66sssblfkipXrpZ1Zc3SuPGDSQOpiI5VFi3T3XqsHTEpIKauCa+z0/mpc3I7Z0PxuLYCyqB+c7To
wVVKD9lkcXRamVgLCtamio32H3tWT0B3oGDeHooPFXkrAICdWImm/5MruJiDrMhx8X1vg/Jr17LN
XErx1mBtHvRqOx55DaQ+wAjfKo0o1EMw+J3GmTY2rg++j8rfwU58EwolgyzZIKvqo0S2Dk9z1zHD
yRCm+MId7v2Ad99lrt+hdylztxX1UM/3LuR6iwz1hS52is5ScmYOZIiJTB4e9ebfRaeSbmOI0Tyo
6GcN7tA2FLtSRmPUoRF4gS1dSY4KOTanEpaOcOo3BnAmgqEin3lEuobd155Pbm0OkNkwzDPwq1CC
nM+QOgTignIqaM79x/pxoSPATH3Idww1fAP2zmMLyfQtjw6EaleinqMMyyNggt9vIiOZWM7cPNkd
SK64MuCMKkljn86di34/bpgHpNJUgyY8FaqBtUvuEzs0y6FKeWdxAFCTZQuKMMlRJiplKEtk59/6
GxC15svbenUjSUtvxVnQcxF6wX+dPqVrmjJ0zj35QGufA3QtCgnKvdbQMQs46lxrf2sjAUlM+qJD
FLDwBRefkCw7dqfk1uVyi94aeNF+IHTv+dV5fyBq8KNUuO0axqu3OFgDqfUShMHlvpW1+z560eqW
5gLoK9jaieiLqXQn5g+IdGJj5JXaLy6L3qRb9g3Wms5ETtktQOW2AVdJ6N6kKuMVl9MxfFAcSlKC
Y90yIX2P+GWgDMFlJzlTdUsL5aL544Y0G5/RMYQsQ5KjWoBSK4G63LmHRrQfR034tp868xYqEb0R
R0iATbL4kXOw1q/+mKujI/UwtoDqVwlIS26aZy7b9lKO9ESjdflCcW+gZWI769egqW0FH2XB3Mkh
1G/+ilbdeaCGpRvb+MrYMTvEJsYV5NfUmLngtghDFw9qi1/EVF9/J23Df1bkQ3pTduvghVHnbGVE
Zky0WgzMd0H5i2jImOKW8hAU/7LWb0Gp1xTOXZoji7aFIfK8BZgk/VOzj+d8eahFIhFJJ1JvXNW4
ZZJxk1rG8LioV+U92d6re2hIgMH2t1pOgeEU03To32P/XlwY8N8o7yGbrCNTUXBK+dZV+gT6Jb9d
nBqqFgGq3spnbn1vZKoPwxxd1WAFRWc0LG5nyiRcKacbJkEjCljs/+ozZ3FaCFnHU1R8cTcpechh
0ociSNK0wQJFBge6ZCrPEgrz1Dm8wcCIPyxWu4jy9WXIvfwGmim6/uTbMW8eBxp79gob3A0KK+Uu
+ayzZrrw2HVxMlXHqHCwGNfgTPq4gYz2F/GafzcFe6lTQBD4TU5yvuD3AWo57LPeQBsoG7piz03D
5Ff4M8IUxMLd3HBMKMy7TqHur0KEjWGxgwha8v5pMxuVU4bI5u/FxKmn4ZVJVvIpwPTk+Y3fgOOJ
U4Z1QNB33sBebQQpzH137omteiMeQnTsBwuS3SYCMeNWsBJqBJesX99TA24lpxMrVf2mx6G9X8kv
xWEqs/eppv8DkAJAP93MahFpPFSgPpICBcVbcNDUp0hITOOJ0VFZMFcwCrgjfjY3w79SivGckjyF
oabP7qJ4qNoAzELpjJPHEmIim14UGvW6UV/00ufgVJh0KBGuAoSt4/ssPu6MlJlUOwKj2Afwxx2z
MoGyadNPXwz5/5nL3U9E7cGk4w4K7bYgTrP6GcCdP1RenqKyUzePdLNOg2yoKNKvW1aIsTC4R/mJ
ekugUaepyRtfgHUHC+gOxGyS1GX0t6j0Xv9lAGNOgJByGvA5jxDPhe3x5GEr5F589mcZS/CINjtQ
xZlXK8NZhP7tJJJAB3nwC7evvVC3dmw2/owWFR2imcclst90tkcjNqpr42ZR1D1UL4osbVrRyj5L
/baO0CqWWWx2MaKw+yDPyrijt3zZg7PwDu6JSF4H7tW4A2EPjomD4QGZcrVXbp5eQByMviVd+gSc
KnbeePs9t6HPjtgNUqL3LruKxZ7/uY27idiY8nhj/YbMf8XHHvLzEXnCbQ6JRs7jXkAdkQIq1kzR
d4JbgJPCQ8qesolgB/Z8pI1d0+5mxILFp9cyrNQkq93yPrzPQQQsgIjxTSCCyuvg8huJTJhl5DFR
dK1V7TvD6n8MH2rcTceXlc7aL9iHqsQhmkqQmV/1kfE4lpRLD37KC9wDuEGxOMj6De7+YH5JyyUo
unWdg+V7iV7jH2XyRyy8FQ051P8cxXwe2/x2WxhNMfKMXjDtvw+HRntnQjrBLdejqkJRkTQc7SG7
NxBaDvh80kCr9s7KPftWRJPs4IT8vwttrQBuqdQlJvq65iQTgenJ2j3PQMGH/zZ1nVCEM9/AY+Fb
R80RoQJO+fmhXS/RJsNltlq7CeAXtZiKZC6aEpBmHi2hmr5qyePFTcnhrDTueRNPJSehZL05OMnz
SNZb7oaRffCjqio/Noo0Gn5n40vEJoCZ7viV94C+YmXAS5I4K9sRdU7myvX6qzdYFLzIntLpnJMq
Fv0GI3D3KHOXzS89y82GQwhdZMQeCVPCSsG2t4TcZsGzQacl6IyDuBVikKg4uYGL1ArjYvUpeERz
t3AkbTV0NYrsXoGFURbrfsRDEIUtVzgJbdvTPR0GLZHe+fioWkWHQI65yq6A54vEp/+68T/oEf4m
d2h5Sp9XcKpVO5qha6EjJrorBSs43JgrOLy/tZFc8hiAbnKsZVgza8VESdwaM9GbP4f2gy8Uq9WR
LcqoIuYr0hg8nvo+RRcgsYWZrtuVeuMAizTUPbkTaPHqAZPKy1aq8KmWNLiMLIDEXGpJIGxCyhst
4I0CqiS/bdIAyrl8iPLeLQsZsxl7hYrQF9L3cYsNkx6i7nQ6QyZtD2pjhl6cx6bSKobVk30XG++S
gJ5KK/ulGMMfkgiho4HpW2cgVIs4U1ptmEX5IzodH8nY92wIzEtEbaurXCJ+bBx/vKFrzQ2L6MOS
Tu+E9QCFETFBcYrafEPx2K4A/uH5r9SPe/T759QoPVbV+9umqeNVNqo4gMCsvLbnoWZDC1E4Wdxa
qndtnGFyMGX9RFA/BRhgLmlSr3g/rHyEy1ohxoI62TqSsuf1oYiSU2OnVbkAxtAKf+ol7hO3pWVy
L2jUl1hHRGrGQ2gZVmcbAkbdmb9zG5FqGHGjRNXXvzyyKQP4enanS++l2X54ubYzPAvz1VZhZLl0
/PFYyGZX+s/wdSg2eJmCou4geN6nMiH8k7ncQIfCIPHEIIgjnfSkhV6WZXuE5gOyIzYlOZ4aMOSe
ZEeoY3AWEm5Y/edcHDqFtiWy0gRw18u9aGuMsYVwLPo6Khyr7hvdVnO8UopdE3KVI/OH8xKsXiuj
+gjzQQzi1rsrEYMfKS71f2iHVJFADquFu+FaVL/8gTEz2xZEYRPGV7k6nqPPzd5rT4slaRcTjLvc
L6R0DPX/0HJgDV+vHT5+npL6ZhjxItd7eCpZolhiw43TFNkbozGiW6zDxZzGD6EEm5OTXFTQ9eM+
gho5GCAwKb1AiLLa6o4iwATvZDJ64kOHOFRDwly5v4FJ/3ZoETg6sF0VbXl2YMO6QNoaCAQXihwd
bHvEvnHOSpMMenR7e+kx34T1jJuALE5sTRv197UHTS8MmDJMLwZvztMANwhcs/r2+DMMEPmEBLbB
ePCBTUE0Z45LRIWpkHww8Tk44cuCgLxvkmBaPH4vZa5NqrIdiOtVUvqvmqAbIWw8bUA3NOuX3Q4R
22uDd74Sm8DkorhRb7Ca+OhpJInTqjiyLhPlLzZ+nDmKC4ADAYyD1qaQPOnJWahaLN/N6jKZSSvR
pkpIg7JuEL7Fk6o8CD2awS14WhdDaO3tPHJ1ae35PsXkeVGv/VvKWiV1qUwVdTmsNZdpqoycZgEz
8hIqX1y1oLGQ6qvSBGR1eiGChAjB4NYYXpBWjke9Q7L7HE++tnfNJXJP6Tlbvb02KXz3xRgrg9cE
qmFHsjhWE+NrTDaDql7WUYpD9b2uQmaUcwOkBLvMaYN4NLJB8AckbRq/tT4z4TVoimVP7TgrwEeD
ft6VEbToSeILUQx7482P+3Wz64OutvE6tjHsTHwiSdEVOCXb7UtdF6c2RYbYrtzS0tVgZUbR4RTK
C4N0fGdAF+3dS3pFIID+UnwrBBpbfWtcN+VTRFq1YSw/2JPQVU65T+sRrH3oS8jqvZSnjVs49ptK
6E8C5JnyaRiaKjDmLPLOYzbbBZOVsYpL849XH/JbhfxHtFDVnEyfX1zTgoY7H7xazIlv+iYB/+rS
9aJ1UZ6D19N0QBPf46ei7/JWj2puaP1eEaOS+dFr9gX2XixLp3lqqiQ58W5C8oTfsPJyJGniUl/8
a6BrIqPjF0XmP+GnGqOdo6rtxHI1swr34wGSn0Z3AP4KBqMVwJqBVDOH7RuYW2LVVo7tVBCbKK4k
bxpUw8aJeTvNeJFIYkpAXMri5zH4x7lEa5reF0vp32QrN+KbhYrzUCik9vlbINJOOFTHTq2WT5TX
pU1VeaxFWaqzvXw+LqOJVrdZFSxZA3RqVH13kd6RVElpDMD2hVRjlFbcb4dPn6DpsRSu24mCYCdH
iJpZk5Hcs+f6c9qvQ133IeZxnJYHqTIwwRtxlnLLzfs6wNlQgM3Qkq+whcmlNlOEIDlGGWPkwZla
AgSfK3P6i36qDy1E3C6oiLvuEi7ZFHosWbO6AYCWNbAPtBl0TfyLIvvnIf1fsz8eSGbg9AheBrxi
8sF3ORvFqCxO+YGdKAWyynO/0Wh+g6YGQTHhEfVM4O49eXR4ribx+ugU0rGyouBn9cTecirkhjgY
nZLM7tCX2vXTblCX+1E/t5Mm2ywLxaad9ZG29e/EDVt33+FPgK3N2SVasqR0q+aUCF7bmWH5hVSt
4wjY1Cm4nTPW78BuYO/jfaCoDEOsmCWP5PljVcSn1yh4PSE6VnFiLvOKxxDzkWggt+mLfzG3wjnK
XXslUSLf6atNk3axOflaT2lz8rlh8XrLwAZEFjQnBbv74Z4rrWubt3YyKo/0jhGwnxIdm5a+OzJk
fLPywwCpj0/2hZKZVWCAcbh/gSMQs9n1rmJKb1RG42Gh3uMGycwtfxWmmT+AvWd5TOaseBcsbhXH
O4IYGv+faCAjdLQSD5bVVY/Miw3LQr/P/sHKFOhXDC/t8RlSwMa2j6igYHIhR3prPU1FTXGwRkpk
bBibffTwAyW5Ka/4YKouB/umu3upzZRpHgtkw8i5H9m7drhfJXgGnUklqIXl68+B48aTdnPN4eP0
2uWSC6v+g9vLlPPdrVRiyIlT7XbH4dg/ABnflGalqFEqzCc3/X5woheSXclqdOcLb+GsPPtJYzFa
UJ6Pzx+cJeyUg9OpF/ZLCRVU66TEyjI9Fk7xCzzmeTGE1WKnYTGeHfYQvY49sUQ3PT2lQVBTOTFm
kCpzRzLwttcp+piE/DA5nXBta2ywCyAyhEF4+Dk8GxJfzMmpgtDDKJ0HuoSApTIuQ9hil2n3S2tJ
kxwlHahhBQxQGdOERbMUqCNGZQuvIWK0/CCBOGhXAYO/Pb0UlMgPJ8bUhY7Y0Q35VGoYhE0RMwSh
81brXe0h0Pj1MQojqIJPHEbiowER2/zzHgu1KU4Zqnp5wxoWL6ZP3qIhgkKeAa3egAzNaFnJZM5p
f/KGYRoyGgknSlYkLML7HmAwKdP2T+9tjzFrb+QDtatN6RGPki8cRZmvMjMUgkbuZSODzN4XWTig
/xA62EP23RDCK2QWVXnMsymbhjf5gBx1Tu6lyCS2F48TrPOt7Cmn7bJvm12FyBioBZBZvjCIQf1x
9O+4oijUnGp9s30SaDHmyE4xLr/t7M6b4MJzSBY9vK5VHlBYS0lArgyEeZlcUd4Z+ymAhNDqLkFl
gVRAonqCLwSxTKe0YtVt4Khfq1+N0SrGwgLjvZOZPbZIKEbRNpCP2BiAoDelje4TE4qz4DV7+GBp
YHrGG8quLWRDnRuX99WEuibTxRD7W+TwtcukWmC43Ef4EnaLizFCPKJ/QVJt/r4Ll6DlROhHLYVb
k8ukTCJUgLfDv5vDE9d+sTjC9ZNlQwh/bcPUYkrAsaOzBrNJII1XAeTFIAAaegCEnsQxm8WmJnMN
vSsy87UzkJiD0aIuoAqNA36ctFLWnxuTN8PKexUTk+QmnciRpkSHrDsScMFxnkchzV4ykIG5DXqv
1wFLBcg4+EUeVBUd1UoYLGzujPVosOBVlMyILlUYHwIlZVbmI6/FuHQXXR1cXniEKSwXPh/iK5I/
8pVRyEFS+gP3qzCT2WBUVBsSiSxl5f+vWiJT10+npvaYq4hzlY/Y5k2tV+9b2m1Ue7Yi652peIcs
b8W9V6VXldhdUCv48GPWrfx1RHK7Hx8vM3q52m9AUMbKitFwG4xgjW8eGwsiB+qr3Y+ADz7fbUGy
WyGwgLTgqsPXR+nEZLSYgZEqQS0g6Blw/5Sod+dZrhpc6ZXYjPddBu3tk3jwEwrUmcwW5/3pwx9y
Xg5zqet4ucLnUzjYGLTS1eNAIzexQwq9EQ8bGYlqmV4yPjPy1rUiJRc/PHeN4+Co10MOZ+8WOuhh
EGDgENyNZTnv5rAUmMBtcC4o8m37HwwgzCy8Nk1O9C8hIrUEyraYezbp5cXEUN0FgcyQa3kGEEoC
9flKqkOezp8j8jHCEqTKpIZnQ+5vzSQjKoh46O98caO3AsPba5dbxkp78Ow0b5gW10N/oGgedifL
gQnTq6lttjz2sV9wClkZjOnDdOUlbohC4kIdixprxzLX+wHlWPmi2oQFB7kN0YqSBVBWKBQQ07pL
gOlRdrWeYsMh3xYMQ0A+EOUyWfbsLlmrtRUCm4G6N5K1mtdAdBps+BGLyFIEuS7CbhK0AXoJ8qre
ZCuz7K9xZnh6x3k1z3uME3G9RUT9oToUBiwSIeI68+241LE5qMUlQvVwaon6yAeA6FW8hkEZ8h2O
j12K0J3v0hNIzfq2nxwbwA84ZmDXRKgdB9tCMoLFfA+CIZwoLwLZrHxniYd0y17fjupFupQXr+xq
XG2afMzowreD9J0302dYIWMbHtts8W8hKNCzV+WVQU5yXatMR8e3ruWyLtBIcJcStvNBf5LWsqlI
1MtkJDSiu/jMROhGTscTD4n6anJCTkH4/5YrUPvnnANZbN1uYq3YgcuA14J9bm/M4Z3sba6Tvbj9
5MgII2mCAaMsMFtDIQkpuG90rx/OcI9WamxVfyhU/EOZPw5BIQhwv4lOBcDsHR1siRK7/B93fDoi
0zPq9zEvaScHV5tuIF4vefc+8yiJPpGl/24eUxmQ1Uuj9q9rTxNUApcm++7wiVzkM+zdZ+qLwuzn
ggfySL9pIlyIqynLpxSdBoiKJO43xpOXew1zc4gpZHy1GDfVLdDJbgBbHqw+FB/DrPi7ab0k7eAT
aZB7oYQVX9f0ZlAUGpBkaOw4prlrCs1EJzw9egUOgYXQ5ZR1MSVZZ2h6HhnX199G4qKqx69Fn3YE
0DRg9bnEGWWEyCEsQ7boqAahjipZe2JYzIIyGs4ogEQMdK5Lop1dq3QpKgYFvhqj9ZoTPgCGkTJt
bjoDGiygHUSVY1Rmn3cFtkAY9uOXXh4Z7lY9cdzAWwpZmjt1rJEuiplK9IMudJun6nHDYnbhCujY
qTfqlyL2pVBrcS/+qhCeFDucidQnnIGlsw9AR09mNljPHVei0ByAHOp13NxR5nF1PTqhL76Yt7MK
YeXn0N0SV08LFL8cEExF1DL3OCA/WZGg/NvWJV9H/5d7gwmuarOkOjMgOIDFmoSnIQpqZQ9UGKcy
WqEoP3aHLcaa5AwaV7QhedPVZGn8rS2VRJ+SjB/O7+jdE+Zpjkgsvc6Zd5doy3ON6S/ts0azYj80
FLe0tlUvGNRYrX/nDsMc2vw9i6SoI/b9x3k5DFIAPcHhSe90BXxK3sBbPFFjUl8VJINa7qFdFHWx
JSLNS7BV7VG3L9gyoQ3NPzV5JmWsOaYbAaiZNxYUYeWmhD+YrExCJNDqHlbzRxeqU8YE2kB4Gdi6
83qrbxlK/Sl21B6Qof85oLkqLcNzPjwjjIWqbvUhdfHxBsyy1Ygg06u1sk5K0yXcD/DR8+nK09VS
El9ju1EMjWpf/EFcnJ188K2cnz0RzyGy+T6MfzFDMOHYVdzoAEhZro7x7CqdsddkDDgCLWNLr3gN
mMErxnW00gPHlZdqxbG0fKZjVbHcp4le0L+c5xevSO/FcqFr0WX/l4sGLfirmggLmmeKKopNqC6Y
AuNPWGfa2G1CkdC/YwjYk9sauSK2oIApf0KSj0gs5P2r5NLCIH73bACNdTDgj+nqB9jnmR2oxkW6
PrLLo1ujMRf2qAuAvbANpH1nngFDPkubw6SF2UgTWw3LlW3ysfHnIMU+0RF5e07cQniM/wIr4xKG
83T2KUDYaOSyvRh3juwaOjChJW8OVV1DdCak8dikS9Am3GNxkPAg7Lj4Fhqu7FZQnck3CHZbUCGb
focIYD1zZPMLiZ0rgDPWBTB7y8Oy6OXPm5kyesH9KE7dW92QoGiGP/6YuUkgnJPJjL5anagnHfvY
CMgZuVAGb/kaaU1agvCs1CjfV7B3uLXkl5//JJqohM1BYSrwRbq9w1krC2K8Fnm/bVvIdFO8QFMH
jZaWsEI3N+T10ZEz7PexHDtfdZDDl22WfrV6I4lORSdtCjJN9a6sujW4Mbp2pmY1eqzfZMzByWXd
9b6B7Ng/lQNIIZbQtwJA2XGYbNs3+NBV/rmH3/8uKjt3DIM03xRsRc14EJ/3xScNR00g0d2BgYmp
vATP+JXC58ioyTxfIrpNYg8oFvW1X4aKbg5KxllPhhOSSdp55S3VB2r+O/Kl0CaR5e859K6q+Dg6
tiZqElKO98lDjvisHuJmeSnvgafvqwPd2v9U8GWfZGKX6bX9Wq01nARPflWFnNad8wDmYgK1+BwU
wfRva5ZFUnxI9f2rAu4VxTJipo7t+ZpbqLxmoKOMfo7I4nusJvbpSC8Op2nfgOBTeFJcqFzmFw19
jXOOgEugmZ3qw3GZ85kh2/b1dPuGMR0PmqXgZKyl0ana2vCaWKCKmTTU5PoiKeA1pst/FDnG6S/9
gmh3XUyaS2zWLkTEDUNUvAGyyToVptqZVgTu2C5UVrXq0X1iL/XtWpWFo6S+puaaAuqm9ZnNgQUI
fzm7ZkDLDlcDq82OOpXCCRSLvGbnIqRmhB1Lb5P1tG+Sv3muVlzcEoFUEi4c+ECULuaxFG7qT82L
3P3ieSdUDKlSeZZmPCvbIKM/+rhaMfkR8QrjSD62tehAa8L2H6Srs0LfrYSfN2oBLVMLTBSXR7vc
bzmv4lB/bFnAWYuT9iEXjBmnggSa0Tde9dZt3aKvg2iehPgv1AvCcEj6AOcAIX61wr9p5cZbd/sF
HD28YNH4G5hr+wlls94b+xf/c/94WRNSNXPINuSahFAX/v1K7PtXIarnC8ZXAkovkGsVXgrYJcmp
JXbt5/0bg2rJuhPPZ1LDegxXx8MFjWT3ggw6YOB0vxIzprqsEZ1AKDxg2m7bu/k7eHBrNBv2lt9W
RrEJ8GggKx7Ikqsw//AFsGOcxC/ELUTPbb0P/9T7T7qlqHPWs34KW4bABLR0gdH9xv0WSG9erMwf
O1IM30VnzlpAv6GAXaJXBg9ChhaPIR6gxDbDtY7pqtuIaXUidwKh3rxZrPp/QlPOlmHp5hSdVHyB
cPfNMsE8/OquxBvH3ho+5OoZ9QA0C9PVmtkhccgbSUBQR4Fe0p7rtegXIoKjXRA37Gr/xPlh0GV+
Pj9jGZ2slyU7gX7a4msaXYbYGGnpTXNtRZCnMvTqYmiyuIse90hADD9449/XO7Eu5QW56ctiZZ/n
bTIjZc66I/R7Q5+6B74pAEDXgOeCZwKGxrXHM7WFnWJKyh0QHUbr91u8470RZrRUsJV7pTncr047
HtJU5jJRrJHnLLE+TpRW7Mgt6cjaIMOPIzybapolpU5ONcJ9X2pj1KQ9pqd8XjT9bCIqde5Q1fFW
6saOn/wXBQlzgLT0iigyk1cYSZQEWCJ6B6DmcHSid7kuKn8BGmKtVeC9HByJuaO/9tex+L/pF0OB
GJhUW2l4JMRikVrLJqKsE+gesmpHnaFmJF5LOIfnF91UvwZN5GnD4j1qpoxnSgjxWc96SZ0SsFSk
fgV2ocAxid6ifYcL7ZP4/9JXc9zxH6XuzuQYYQVqrEzYqzNwlrRlyxPzlQ+msHoHJcOhc9jpz3b7
fOa8QnpliYgtum/RHb3+my9xcNpAeD9fYbe3xmnBd1PCA/bDDBBZELkwo4NJSNleaICDiAktzL1G
banwjOuTuSbEnKo7zaLEw4pHoTttpzh8pW6qF8WnIpjBBnZGD3y899/kt3Ty+zO+MuzWfbiCyeE1
5PN8Neqk1hN9OFPWRggwIEHO8cgWYhbLwCnSZSPGM30oBrh1306qsfywes+4rc1FCJPNzu1gzoCs
DYgRmIzu+sakKW2YoACatew9uvbUGJzzCxdv8SOStEOr7HjHbFsfkm/7Y4ZEyWSTgot9uA9jfFAg
g5TBgJURMb/ceE5gw4mUH1hvLsrfqOMYakXMN6zUnQcQovOq9dL667ENxcjdsDhsfEzl1A8738TH
H245gsl7uNTClAlbOB2YJNQGYvQn8J4zFxf2mlwKiZ3scDCGOuo2/5MZ8VLSjJXVboFYC2SecmqR
qe7BFQFQM7ao+6l1OnL4cWQKVte3U4tE6iBMZEpDhu2340ic5/9GAPLQ+W9t/ScwdUHu9RFptTXy
IbusihSAgYXCI712c/DI1CWsfqCh7t6Wd7/hDQBjMK4vjg7WMRGC4yp3UiUmYq25Eie77PgqCm+l
ufea7/vUQf1aa7jls2Us7oavX/k6aXdcLOWwN95qd++Cy34Q5B3h4Z6AMg7mx/eHv1WjFrsQxb89
cQPeWSRxGrLg2LPiOu+W3k/ASI5rHoAHKo1KieyxJarM+UoNr0jldnA7ETuUILnaLUGqJXpOd/Gz
5bnhUBdtyUoTqWQTnZkF/WhgMtsLA4BLmWr9xaOQu84lHFmrT+dfbU9/3dYQe2NjrmGZmArNqSYe
SEANzgMhBzjZGbwMe4xgqEYKzCNvUwgRWIH3bl22ZB0SnQw1cVBVjIu7VzbqvfDTLyMMlgPrJqoZ
lwYvRpquA2lAg8Vt9HhpM0YXMTuKLv1mmQRVgZQj8Tr0FxCj62S8Y1oz/gsEEn4K7Pg0iR/DAtpe
eZMU1wIh8gcW4hlDXWksGMCiiVG9MEBmi+ztoGjtPxP7JT6L4LQv3LRuQ6XTe9gEFHZX8KpsahLi
un9YO+eTBwkxvsDsOu5GOYHDEnLrrE+KJzIh7m+iA5HyIDFchEEC3O5bpnN2gTayip7BKq8xvxMU
fKAVpBgd1gpBRzRrOJ9c9PWwrt4P2a94+jHd1wNEaCW/97lwLe+bPLwgplmbiNcWTl1QKHbDmWU2
qqgAKMFzixlbWPRureXrg1mR+LC2D5eXSt1517DNGQt95QSuP90AWySgxe8PdcQQoroxAudHVMPJ
2yzKYYUtdIO383DmGLuI7lNf9OT4ZfBYfwTfy2Gdake56Hf6MPZxHyGsD2yCOAsytUpgoo4qXkRu
NwolZCTypR79cgvgJxxOmYRzU7OVfDLOHoYhvekFmWJnYpURFz+uquBkaBaLmzH+1gYw6MkpYuHS
lQIjXPeiAmH3yNe6mOhO2jSb8VvV0Fozh1bVO8O2huskEmr5sgy8hwa9DIg8wQui16QW2AVObNmj
H1pCxxXi4xrNhj80enEuOxoVWxmR2s9l12tW2E4X652+6lI2lkLVPAgX2S1nkE6VKywq7aupIt8x
J+iqW6AeNDSmzxxKONku1W3INM7npJTDJxKklnjW+/x9NPmPasNMEVwimWhmCFoJJbCYDiTN3Zc0
4wJ2qPdLAqWXarWLrl6qznb7cR6JEBfwLupQuAMv9fPX353nGEq5wmggryGSTMXAYNF934Kf194Y
b0QCBYfwdb6Hg2G2V5GxCjlJAhI5mGPdzGZ2DE4M1mqI6Ep0+2AR9Gf+qARCQ7zPK/AHQB5VUU9i
QZb1riV/DUb4FJMQoSlNnjx5X+2vrn2NqA476E5vkSJ2IqRPpUSCn824Z1YdrglSGb3hUU3rBGwU
BH0UA7ooRuy+wkvOPUhJkm4mB3D3QqsWlB7qts2zxykeeMFG5xKy4dC8yAcafVt4tsOrBtM1bGOL
WqWw4d/g4CBNr98yobCeDAzXOlKjJJWA+5Zz5du58n7PIGqIbC5avHgb7JlTK/K4kfsEed0BDRrb
BNqy1jnB5HTha/ST6+k77SIChOQAxiayHJvCBH5dsm1+eF5Qod4HCqaHWyOsadd+HgJ5Wk9TzNjs
77dOdLnjq2mDpQjVEe9IR85dv/kzCa3xgtploSTRsb4n2BtcWJkiDd5k2zHDYvDyOXyZDiWPcQPF
a4kF3DPMAsi7zr1Lv0PemZ3VRWiMfkXjoI3FL/zMR20t+taPWc6XNfJOLf0d1PKEoODMFHC959Wr
MuTasOG3likde428oF1Un9qmnk+SQw4FK0HBDag1NyFpSodJash23dFnbk4k/Ml3R1mCFxwW005z
BgasPc8jJ5gDyyrO2vupvSjTuBO9q0YC4Byo6e165qAH34k8zMbmsyXWpmZIt6O0nuwwCYt0E0qj
ib4hpVrh435+H0SL0GHF2B5sTDDegHWu2ujltTAKWVjZAHs1IcdoPtUXemytjtXxx5/+ifb5P7y+
UGfbSvlrnOFnFXV5gKD/I6FoxllexdholQRoAsbAP9jJ2l3vF5czxgj3fxlYwojeazHzKhQhBG9B
+DLiE012+LDQPoGyI1qyBA8wvjOWGpBvQvQqZt4MwYHhvDMfotfdzGIF40uXQsiv4gRclUb/cw0P
HCzFSNG6dCIsTBrIQjHBkhNtHu3tc216sxRPPvBAwPiOrPRh2870PGI4YE1ieObNM/4ZYGsJ/SKT
DbX81qKaRq/TYR+CsWhs9Tb+S9Uk+0xazUwP5XEr2QMKj4ApsLbbL/4k3voxSug70ue9Vu3V4n21
QsWlIoqPYVTwfXLjLXeOR1ZIuCyQIRPAyXjrYFy6T2bPgSLTpChOBQt0hvaZNvsoZRfba4dIM6E3
HXJUHjR4PE8Z9Q074Q74btXVXVqZe1I3sg7mW8ZsnasIl58SAtI6+FrMzOZBb8r2g3XBfd3YRu1M
8z7KmW3QdW3ilOZsKqyFk0kZ+iiipCq5bYSSXylCEveDTSyj6P6Tho3+SwugWDN+3kalJP2olnQ9
SVTgT4chktNj0kuMvvkhcFROCWWdIMX4dL0QsGWeyMc+Qn9dmA4RLo9L/+HfajY6yKXmg9CTl37h
ZEOf3kp3kG4LRssyDP239cjJi+AoFHebfiXzxxCJ92SOOF3JdLoJk8GOkSnkRP9RIY7FF+FRzrDW
IOIcJD3fEwU8GMVUl1XUTt9byH51DPi4u9myNG6rfR9y4xtEVPdu4tUJ4Mub89QUfaewvQtvDyHm
yRoj1g1mlusZWBtZfPKvbCkH94hknmFyGP1+VI9oQ182Squa2X+quHFLe68NwSI4497xFAD1+jWy
RULMWmeRMTOWAibZ4ZROFfzluNPGKHVYrhfk49nF31xNNCgAOBemIwieqW8Ao9INooUCVN49chUb
L42kZ8ZYZjmnXFaWPd/DSDeq0irvvcX8b7q1b1xRC5GZHGdM986q5TOmul3oV3iKNrzs4HX8FAGf
gbjWdg++wmilVzyAKBRjj4GBuO8DoiQSHvDa/iR8YmPpXGtb5MyXtD2YbWEDaMC25Dk28C2RgVAT
vmL42nu1oF0kncAbZJKNUO7XzCIPOQjnJbunNPlTi/zRiXWp9VX/GeAqjoPo7+FiKIx94kzID1FL
vcRWoRyNfr2DR7YDFxTOts1AfCIXPFkyZR+ByOyI0oY9gX5pksv9i5NJ5E34XqZDvG6r7K6hPKZx
tdxC0WRfZw0AAUo9uI/uRkBm/AtR92DnKByS0vLRcXShvK1HGFYEnI7WwlsaQY/JGAKnVzudEKGG
VVyavO0/X4uCEtMTNSnDz9GxgBGgL0KQc2MxZpRxim8XSMJQa8ODIn7/Z1PJrP4h6kxIrgQi0bZs
T9CdDql4VZ5NseYw4OrLyG0Ona3jH5pS1KBmt2IAud2hCgqgXNUHYVXLLkUkEsKuiDnS2Ek8dBEX
er1PVHwjWkNQsWRMDRM5VOFDrknLeFcy7H4N/WYhElw3axnRr+mzMtbL2rG0GUf1oggXK/6lRxIc
QJuu4byEej7YzxIoB0EN9iy7xbyWt4kags60SAdYICF53yCHqENa8ogEYYBSFmXdYvONnDkDcCdL
QHYCk5LNMwyY6rTmnrjJ/MJWef9wB0tmhpG35+0w1VRSj83a0a1L1GDaLXMdeAFhZVqXuGB3udKa
bp6GE5707BL5DDH7Y2WWcXuFJcWhhy9dRLSQLexMc87XHLZXmCJFwpa9LnBv6QkKTKF3lElRCqPt
sn1mPAdD+TR85gV+IkHeNyToGqlPtTw+Ww7MSWDCl3U8SgLrJVfR6bp3zc9VVT5BnqkAOQgQukxy
PXtKPXTnq/oEf7vNN2XIU1ETRJRvZ0a0L48bGIeOAPXs0mr1bDMFZi586qAIY2icL5t43aQlJMZN
Q2chdh+zGc6d0052kQb5Au+hLD5TgSPjpXLZ+uCNK3Na8wNJHf/q9orMVuS4hNl5PeBSNUSKVsYn
E1jORjWvmr4eAG+GMdY2q6JCIMoRjSTS3bN/EwNT0l4tZkRhS6HEPyAAER1uqgW56c3FKKdlSrzU
akij3jyMHtZtSfTXUSrDTO5QMEgEJI0SMQAOGHsD4joSXFPAK9oKt4pnChaZbev2SfVWTs/jVSwK
SVywuU7FPq5NpGnpva6pBb4h2ai3gBhuSciYrEEWCmsq7Z9WhX3tmN72ICcIxXHrd8xGF/qBgvem
7hKGpydt9cb4I2/9nNTusmyKMN1KDzShjO50GDwR8feOgWZwCagVLFEspFoVbX6RFiKbdOyqdgbQ
KT2hFcx9I2wbom1JFyo2QDmnWGx8S7APb5WjDqLZT0GPrDtORptx9OMM2ytbFxKg7LuV8AkCkJuj
nNGpJYx591pVpg6G9PtMBNCidS2gxRAV8swwsPZclV7q3PYqLRfXYR5E0o9yK6VSB8eXHw3g8vJB
n8sfId2pd9q3mxWHGkTx0RD/ekzfKVQ+tv9NvEJmixpT2ab58k/zbYUemtGc8qSxs7es4rKlwqGm
Zkwhimuq5wkOTsxM6a+SArVWXWM9u19HUe+v4iyHioMfCOPTNny/b93v1bYmeppi9AiaxWZ/cyva
vW7mHRDRKdenHqIKixEZAJipl0emEabHZbWQdIEbwuaofnN+DEnjj6I6wtn+KcnNyd6TItxbKjVw
CW0nwC72ZqAsGsYMNDsXv6RSrGFd+KFCPOe7HOAEjmrjN1EbETWvo9SWEwoppwLCXMQxp3NStPAK
p5y8hzhCHG42RudR1paSP0rK6UhJb1w+TcQXqZJw6bTA+1vxfNi2lNnaSIBW0Pl9gVtpVZP30lSv
pDKzIC46uOji9tU4xQryr4Zy7E5eowiKUzuKF4PCRotuc6Fq1gF7380Rff4VPHJZl1UjxzyrLWiA
Hb7Rf3iwJNFgYcWx+YITV6Ft/zJ6BJjvLlrGK54slKrsjxbDNA2S6e1YOyoCs/uMpfyzsgZSSIHI
R6UtwH2ZAiHViCIclcXvVsvSxunYK7B9hqjizVjsVpS4/JYHnyseAhIvIpnwD4jOrNz7igpfiFGY
USZEJLElXF/CxS+lOYeVHqvAakMoes6Sx/Hf3GjSdtnZ8ovlMpWzHIakghlD55aYtUEs3PJJ1ptp
GqdlkozuySlU9M/v5ak/AHRoF4RxNE9GlsF4xC6P9b9YWaUjCYPWH6W89n0JwuAxu+KC6mBrtTdq
PyZYYlSLHDh6w1PdSOTApKeuUdJrZjPwocdJ6vyMwGVcBc4P9vbUG/8TxRckP3r6stZiRP59YHf9
P85+rI5jENRUu9aElbQ8xRwhtNFsE6shbr0mWOkNwXNE2zLfyr9+Qa+8TzVYwMH67LOHt+wqMBN/
uUp1P96CmVgsJVcJu8l0R7F1WPIgQkcymVJffP/hg5jw5VkBoEQLQXOn4poMfjtW9XIs7vds2kZu
Sxmu/SF/rX6OUgMEk5RssPuilmO3unR0fbEyg24yXP5D/J8e4985FUnBert4Oy6nrq070FfgXFBz
h2kHJPX7ZebWNdrSK3UmsfmrYh4s/Scex4tLtHydwLniAk9wyvmEImucjuB2HwZ5qZ2L76ZZvewB
HJc8IETWUQygE8D5bh8dzfjtZyZ8+TEk6TLSQQr448El8kpgdfuLkPIE8ADZyR8ryFb2LlYi6NGn
P7QIpA5VpKLaddbQWk70dxVtQmvB6bmkSeMaLccuICXqTKx5n80Rc96x9BRGPGvTa6QHpZcE88M1
1iXl0IRPSdN6vwgJcIGZkPpxXO948aR/6oQkEgp0D/MOc1iL/3bH68denCRSfApMqSM6O8QkEGE5
CrToSSGoSIALLz6LBhRv+1J6MjndiOcVqyCHqIH85xmkiilZwlGYQ39oclG8Hnkl+0TL1ifQJuKw
7uDITMCTX0/P6uWtKkP4E+bDdmw5yMgzUxWRsjy35lz4bTD/girYdycx+XPcikc7K4aoaiw0DS06
lYoLxuaROfEvBV7il1QgOj1WPLULPph9EY+9+BnjXpnen8vEF59ndp8/dMBBrCbRCJhZB6I4IMm/
tKbD6FvN1TkdvFKdgojEzaxql/GWzKqNBNy9eDRRh2onatgyvZUU5ip2XHEd6lWHWDv7xRBlvrWo
OVf68giENI5w4NvTyY1fQAbCgu07BUaXXCOLdEAqxZjaR3DmDf8bwBEuPIjXpGCZxlujVXFAu510
PVNTjJ8Hv0EAOJo6F/kuUaMOFOG8AQnWA94j9ooGmzGJMgzUNVrwtfN6noeD5RluArzZ2KVwvj+t
RASGAkIbU14V6AHMdBFhym1qvL7SZpWhRViZjpKyDwEnaYDC7ofsW9dIxUr35xbDH3WKZcrEpyUy
H9V64w87BMhdOWn6l4S/OpyimQ9HoyC/IYE8+v6qvLJ92B/nxTbMsjMMdAw75ocVxJIavMxsdmbc
vSR6XEewTWQL1TUISHVDXQD6h+Qh6VrS9WnEAbnarY4mWR6ug4rbIyjcGhpgeZ2j4RJCdSAvSf5H
Wn57W8QfqQqQkZspbuMJ3yLcfk9i1zijmkQh7t9cKcDXmu9zab36thPuHTnYK0bWQM+FJ9Aqzz9F
fH/uW7T1cfDQegXRizqV6GM6WtMvRTJaxBygixSc3QZnDsBocRvN6yXDaMSym9D0RWiZbnl7IJQq
txYnjqRMfcLOTb9CJ06VqyfVBoobjdCZS2haxA1HrSA7Ulys/jtrH5lNcjAE6Y2aMT01IU/xdqSO
XKDYhp7P72T2HVmUG2/JsAwQ2/1ZpS52pVru/o34we6Wc6aKrN3iX+9xRnHst6ouieSWU4P9voVc
32sEcDSbN40kJCWeFVzjbwvlutz/NCZtx+itLKWgo/IEkljWqlfoUbcZHHhnypGODkk9KTI2an+k
mW3m22dWCXXjqxJoa3mF0H2CQWy7jMi0F3Evq7fFCG7j2JFd0gtmqA1PXja/mDQuxLxx6HB7yOf4
aIn/jzXmqDf2rMcmQQKSPeH9yERDQ6GXOTndmEnBXnKzjZewh6Q+SX73AuA3W16+A1NXntyxCPGB
mzKCYBjeIG4q/oxPBpzNDCcj+UiNJLCAn+g5Vz3F2Oun9jWrqvKT0s/cEPzOujgZbth5sGD0hRe3
b7gXbRRdlsWhWeddPJv5E3h4EPd2nAHU2XFMZ2jqLFhMCllyZ60Ccg7nrxnIFTF5wsRLKo188G5H
2ar3agbCArg7Ys3U/VwxkhCbkhLx2EGzIpkS79VDHi255cb8fOPk/4jx6mC4MMoZ17Tb9T9VZlPf
vk6drvjpZz4OnerO1aValavnbhuzB6UvEjCwLLMX5QAPBy3DNoVZQI9/8Q+ezdncxZlkqxmpa3LW
1nZUu78djN981FPPrL/oBXjMueckH8QjiEP+Z/fyv8EvzvGkrbnXcBr7wcdcIo5UfO8ZZWIJ2P99
4acxXf+R7vcflnviDVeBA9G2r5WIK5iHQg1KozudXYeK/nxSo01p/uxaK8qhGw3zy+8tY/wePoB9
vHStpbDoQHIgBQrgekr3fMvs3YitzlAfp9xHaDX7M30nfjR9G/puq7WpCJWiGwWskxNypuURk9CY
rmSIGjBCT62ssDKro3DaVpGfia2SMxCOB/TZkTbyI39/sTIK7L7IUdJ/Jet8jxAC7nsLZqi6UKf+
DAegVPpHUpqyMudngfAktb6vB2anCFMnrigA+qxzzkqOv4xWoFCqsO5zyKq9PiOGuAhVnHxJHDD+
KxwO57MFnPQpID2E9cFWf1a1ptBeKR+K+pjNrN897NfmunVVhaL8aXWO1Av578uZJGTwUlI22jtw
P3Nw8/820IomwRco7xelph1/xntWgvMKAjdesw7iYpl/eNsyChx8BhnBF3E7UGY43qOMNl+e/NSs
ov2PHQykkgFdL1xPFotQ6D1HaDZ0MA0WL8uWFKi31MGyoznNt01lh83sBr8xXrTak45Jq3C5VRPY
LOBBi9YGBGt/l48Nq3J076ciPxsvAEOZBpubuBemNr/5rgivhb5+MZUsYiL9zt5vzDjBAaBpCDhM
gg25J+fpmC3dEHzgxn9Hq9s9tHUHceI/ghDrijvI3WEZlvBSbrW5N/flQg8KpWCH8Qz11iBK6E+T
lQAfkU4VPJT3AZoOo5LJpQOEf+6RUFzghgZMG/QXCbNj94TQtfrXfVQ/vKjG3daonrzN7P7POEAm
cjvpUTJuACd8Fu5s6emVbzrgEUP8iWI++o9bcK0ecIwpq7Qr0NRBonxtGzqHb3VQD2N2sm2pSEDF
1QoakZ/fgnP7WEJqRf7d3e0FINPcm6EuVRlnhlPyDSEcid9aXM/KvOC745sHAqE7p3jmyp4ly9Jo
GEzvX8N04iRnLV6sHoLRFKj2b6LQatruxOjT+c6AORv5QT28bg4Zpm1Dpi23cBoFmKItCm31X8dO
4pL3hUE8kBuGzQQvO44dVUBmJbg6214R7IHRc93i98b+3+9LH3L9dGkUIVfD6rI0ZxJrM58Ipdfd
R8zRtHg6H5jhARGhWJC16T7VMcHjrrlykM99ouUl6bH4HHRgp2UQoeX/fTMgnbMsxjx5eN2BnOEt
4dBYmSHz9lhtkJLEva3Dgcrws6kAJvZWHqksikQjSwYB3DKbRazrp0jfVHuY4HZ9b5XttFHROpwW
rnjN2DXIy8YNQVk=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]_0\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_10 : STD_LOGIC;
  signal write_n_11 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair90";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair78";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_14_n_0\
    );
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF0DFF0DFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[0]_i_6_n_0\,
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \^q\(4),
      I3 => \FSM_sequential_cState[0]_i_8_n_0\,
      I4 => rtc_wr_en_reg_n_0,
      I5 => \FSM_sequential_cState[0]_i_9_n_0\,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550D5555"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(3),
      I2 => rtc_rd_en_reg_n_0,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \FSM_sequential_cState[0]_i_14_n_0\,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => wr_ack,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \^q\(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => read_n_12,
      Q => \^q\(1)
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => \^q\(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => \^q\(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => \^q\(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => \^q\(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_2_0\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5_0\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[0]\(0) => read_n_12,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[1]_i_3_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => write_n_10,
      \FSM_sequential_cState_reg[1]_1\ => write_n_9,
      \FSM_sequential_cState_reg[1]_2\ => \FSM_sequential_cState[1]_i_7_n_0\,
      \FSM_sequential_cState_reg[1]_3\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_4\ => write_n_11,
      Q(5 downto 0) => \^q\(5 downto 0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      wr_ack => wr_ack,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => p_0_in(3)
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => p_0_in(4)
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => p_0_in(5)
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => p_0_in(6)
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => p_0_in(7)
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(3),
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(4),
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(5),
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(6),
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(7),
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => p_1_in(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_1_in(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \^q\(1),
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => p_1_in(2),
      I3 => \^q\(1),
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => p_1_in(7),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout_reg[13]_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(4) => write_n_4,
      D(3) => write_n_5,
      D(2) => write_n_6,
      D(1) => write_n_7,
      D(0) => write_n_8,
      \FSM_onehot_cState_reg[4]_0\ => write_n_10,
      \FSM_onehot_cState_reg[4]_1\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[1]_i_5\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[3]_i_2_0\ => \FSM_sequential_cState[3]_i_6_n_0\,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_10_n_0\,
      \FSM_sequential_cState_reg[1]\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_2\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[4]\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => write_n_9,
      \FSM_sequential_cState_reg[5]_0\(5 downto 0) => \^q\(5 downto 0),
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_2\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_3\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      rtc_rw_reg => write_n_11,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Abgc : out STD_LOGIC;
    Aas : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[8]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_data_exists_sgl : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_0 : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal \^abgc\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_29 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckDataState_i_3_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_3 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal detect_stop_reg_n_0 : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_4_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_3 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_7\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair29";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of stop_scl_reg_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair31";
begin
  Aas <= \^aas\;
  Abgc <= \^abgc\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[6]_0\(1 downto 0) <= \^fsm_onehot_scl_state_reg[6]_0\(1 downto 0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(0) <= \^srw_i_reg_0\(0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[8]\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState_reg => EarlyAckDataState_i_2_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_3_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_7_n_0\,
      \FSM_sequential_state_reg[0]_1\ => I2CHEADER_REG_n_3,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_1,
      \FSM_sequential_state_reg[1]_1\ => detect_stop_reg_n_0,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3_n_0\,
      \FSM_sequential_state_reg[2]_1\ => I2CHEADER_REG_n_4,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => BITCNT_n_1,
      \q_int_reg[0]_1\ => \q_int_reg[8]\,
      \q_int_reg[2]_0\ => BITCNT_n_0,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      state0 => state0,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => stop_start_wait1,
      D(1) => CLKCNT_n_17,
      D(0) => CLKCNT_n_18,
      DI(2) => CLKCNT_n_19,
      DI(1) => CLKCNT_n_20,
      DI(0) => CLKCNT_n_21,
      E(0) => CLKCNT_n_16,
      \FSM_onehot_scl_state_reg[0]\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \FSM_onehot_scl_state_reg[0]\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \FSM_onehot_scl_state_reg[0]\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \FSM_onehot_scl_state_reg[0]\(6) => \^fsm_onehot_scl_state_reg[6]_0\(1),
      \FSM_onehot_scl_state_reg[0]\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \FSM_onehot_scl_state_reg[0]\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \FSM_onehot_scl_state_reg[0]\(3) => \^fsm_onehot_scl_state_reg[6]_0\(0),
      \FSM_onehot_scl_state_reg[0]\(2) => detect_stop_b,
      \FSM_onehot_scl_state_reg[0]\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \FSM_onehot_scl_state_reg[0]\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \FSM_onehot_scl_state_reg[0]_0\ => \FSM_onehot_scl_state[9]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[1]\ => CLKCNT_n_15,
      \FSM_onehot_scl_state_reg[1]_0\ => \FSM_onehot_scl_state[2]_i_2_n_0\,
      \FSM_onehot_scl_state_reg[1]_1\ => detect_stop_b_reg_n_0,
      \FSM_onehot_scl_state_reg[1]_2\ => \FSM_onehot_scl_state[2]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[2]\ => \FSM_onehot_scl_state[2]_i_5_n_0\,
      \FSM_onehot_scl_state_reg[2]_0\ => \FSM_onehot_scl_state[2]_i_6_n_0\,
      \FSM_onehot_scl_state_reg[2]_1\(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \q_int_reg[0]_0\(2) => CLKCNT_n_12,
      \q_int_reg[0]_0\(1) => CLKCNT_n_13,
      \q_int_reg[0]_0\(0) => CLKCNT_n_14,
      \q_int_reg[0]_1\(0) => CLKCNT_n_26,
      \q_int_reg[0]_2\(0) => clk_cnt_en2,
      \q_int_reg[0]_3\(0) => clk_cnt_en1,
      \q_int_reg[0]_4\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_5\(0) => Q(3),
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[0]_7\ => \q_int_reg[8]\,
      \q_int_reg[1]_0\(3) => CLKCNT_n_22,
      \q_int_reg[1]_0\(2) => CLKCNT_n_23,
      \q_int_reg[1]_0\(1) => CLKCNT_n_24,
      \q_int_reg[1]_0\(0) => CLKCNT_n_25,
      \q_int_reg[2]_0\(2) => CLKCNT_n_27,
      \q_int_reg[2]_0\(1) => CLKCNT_n_28,
      \q_int_reg[2]_0\(0) => CLKCNT_n_29,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => EarlyAckDataState_i_3_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_0,
      Q => earlyAckDataState,
      R => \q_int_reg[8]\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => arb_lost,
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => \FSM_onehot_scl_state[2]_i_4_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_7_n_0\,
      I1 => Q(3),
      I2 => stop_start_wait1,
      I3 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I4 => \data_int_reg[0]\,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      O => \FSM_onehot_scl_state[2]_i_7_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \data_int_reg[0]\,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD0D0D0"
    )
        port map (
      I0 => clk_cnt_en2,
      I1 => scndry_out,
      I2 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I3 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I4 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I5 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scndry_out,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scndry_out,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \next_scl_state1_inferred__1/i__carry_n_1\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => arb_lost,
      I3 => stop_scl_reg,
      I4 => Q(3),
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => \data_int_reg[0]\,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      I3 => arb_lost,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => \FSM_onehot_scl_state[9]_i_7_n_0\,
      O => \FSM_onehot_scl_state[9]_i_4_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_7_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_18,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_17,
      Q => detect_stop_b,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(0),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(1),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state_reg[7]_0\(0),
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[8]\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => Ro_prev,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => Q(0),
      O => state0
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]_0\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[8]\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state[2]_i_4_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      \FSM_sequential_state_reg[1]\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state[1]_i_4_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      Ro_prev => Ro_prev,
      aas_i => aas_i,
      aas_i_reg => I2CHEADER_REG_n_6,
      aas_i_reg_0 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      abgc_i_reg_0 => \^abgc\,
      abgc_i_reg_1 => detect_stop_reg_n_0,
      arb_lost => arb_lost,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_1\ => \q_int_reg[8]\,
      \data_int_reg[0]_2\ => \data_int_reg[0]\,
      detect_start => detect_start,
      detect_start_reg => I2CHEADER_REG_n_3,
      detect_start_reg_0 => I2CHEADER_REG_n_5,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_1,
      s_axi_aclk => s_axi_aclk,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(0) => \^srw_i_reg_0\(0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[8]\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      CO(0) => \sda_setup0_inferred__0/i__carry_n_1\,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int_reg[8]_0\ => \data_int_reg[0]\,
      \q_int_reg[8]_1\ => \q_int_reg[8]\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      sda_setup_reg => \^tx_under_prev\,
      tx_under_prev_d1 => tx_under_prev_d1,
      tx_under_prev_i_reg => SETUP_CNT_n_3
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => aas_i
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_6,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_5,
      Q => \^abgc\,
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => Q(3),
      I1 => master_slave,
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => detect_stop_reg_n_0,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[8]\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => gen_stop,
      I2 => sm_stop_reg_n_0,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[8]\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => \data_int_reg[0]\,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[8]\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[8]\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => Q(0),
      I3 => detect_stop_reg_n_0,
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_27,
      S(1) => CLKCNT_n_28,
      S(0) => CLKCNT_n_29
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_5\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_19,
      DI(2) => CLKCNT_n_20,
      DI(1) => '0',
      DI(0) => CLKCNT_n_21,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_22,
      S(2) => CLKCNT_n_23,
      S(1) => CLKCNT_n_24,
      S(0) => CLKCNT_n_25
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_26
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => Tx_data_exists_sgl,
      I1 => dynamic_MSMS(0),
      I2 => \cr_i_reg[5]_0\,
      I3 => msms_rst_i,
      I4 => rxCntDone,
      I5 => sm_stop_reg_n_0,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Ro_prev,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[8]\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008000000000"
    )
        port map (
      I0 => detect_start_i_2_n_0,
      I1 => scndry_out,
      I2 => \^sda_rin_d1\,
      I3 => \data_int_reg[0]\,
      I4 => detect_start,
      I5 => Q(0),
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_0,
      I2 => detect_stop_b,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => detect_stop0,
      I2 => detect_stop_reg_0,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => detect_stop_reg_n_0,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[8]\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[8]\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[8]\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[8]\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[8]\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[8]\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[8]\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[8]\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[8]\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[8]\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => \data_int_reg[0]\,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[8]\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F2F20222020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => detect_start_i_2_n_0,
      I4 => Q(1),
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[8]\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[8]\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[8]\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[8]\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_4_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[8]\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[8]\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[8]\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[8]\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scndry_out,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[8]\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[8]\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => Ro_prev,
      I3 => sda_setup,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout,
      I5 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I2 => Q(3),
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[8]\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_int_reg[0]\,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[8]\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SETUP_CNT_n_3,
      Q => sda_setup,
      R => \q_int_reg[8]\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[8]\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[8]\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[8]\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[8]\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => detect_stop_reg_n_0,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFFFFFFFFFF"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(0),
      R => \q_int_reg[8]\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E00"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => CLKCNT_n_15,
      I4 => sda_cout,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"626262FF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => gen_stop,
      I4 => sm_stop_reg_n_0,
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => stop_scl_reg_i_4_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => detect_stop_b,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I5 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => sda_cout
    );
stop_scl_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => arb_lost,
      I1 => stop_scl_reg,
      I2 => Q(3),
      O => stop_scl_reg_i_4_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[8]\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[8]\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000800"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => scl_falling_edge,
      I2 => gen_stop,
      I3 => Dtre,
      I4 => \^aas\,
      I5 => \^srw_i_reg_0\(0),
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[8]\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF55C00000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => txer_edge_i_2_n_0,
      I3 => scl_falling_edge,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBFFFF28080000"
    )
        port map (
      I0 => sda_sample,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => scl_falling_edge,
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i_reg : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][0]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]\ : out STD_LOGIC;
    \data_reg[2][7]\ : out STD_LOGIC;
    \data_reg[2][6]\ : out STD_LOGIC;
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][0]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC;
    \data_reg[3][1]\ : out STD_LOGIC;
    \data_reg[3][0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    update_i_reg_0 : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    \refresh_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[6][4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    update_i_reg_4 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \refresh_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][2]\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_8\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_9\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \wr_data_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_5 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][0]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]_0\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][0]_1\ : in STD_LOGIC;
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[0][0]_2\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][0]_1\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]_0\ : in STD_LOGIC;
    \data_reg[3][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rtc_0_rd_reg_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]\ : in STD_LOGIC;
    \data_reg[6][0]\ : in STD_LOGIC;
    \data_reg[5][3]\ : in STD_LOGIC;
    \data_reg[4][2]\ : in STD_LOGIC;
    \data_reg[1][3]\ : in STD_LOGIC;
    \data_reg[4][1]\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[28][0]\ : in STD_LOGIC;
    \data_reg[6][7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[26][0]\ : in STD_LOGIC;
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    \data_reg[4][3]\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[23][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => \cnt_reg[2]\,
      \data_reg[0][0]_0\ => \data_reg[0][0]\(0),
      \data_reg[0][0]_1\ => \data_reg[0][0]_0\,
      \data_reg[0][0]_2\ => \data_reg[0][0]_1\,
      \data_reg[0][0]_3\ => \data_reg[0][0]_2\,
      \data_reg[0][3]_0\ => \data_reg[0][3]\,
      \data_reg[0][4]_0\ => \data_reg[0][4]\,
      \data_reg[0][4]_1\ => \data_reg[0][4]_0\,
      \data_reg[0][5]_0\ => \data_reg[0][5]\,
      \data_reg[0][6]_0\ => \data_reg[0][6]\,
      \data_reg[0][7]_0\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_1\ => \data_reg[0][7]_0\,
      \data_reg[10][0]_0\(0) => \data_reg[10][0]\(0),
      \data_reg[11][0]_0\(0) => \data_reg[11][0]\(0),
      \data_reg[12][0]_0\(0) => \data_reg[12][0]\(0),
      \data_reg[13][0]_0\(0) => \data_reg[13][0]\(0),
      \data_reg[14][0]_0\(0) => \data_reg[14][0]\(0),
      \data_reg[15][0]_0\(0) => \data_reg[15][0]\(0),
      \data_reg[16][0]_0\(0) => \data_reg[16][0]\(0),
      \data_reg[17][0]_0\(0) => \data_reg[17][0]\(0),
      \data_reg[18][0]_0\(0) => \data_reg[18][0]\(0),
      \data_reg[19][0]_0\(0) => \data_reg[19][0]\(0),
      \data_reg[1][0]_0\ => \data_reg[1][0]\(0),
      \data_reg[1][0]_1\ => \data_reg[1][0]_0\,
      \data_reg[1][0]_2\ => \data_reg[1][0]_1\,
      \data_reg[1][3]_0\ => \data_reg[1][3]\,
      \data_reg[1][4]_0\ => \data_reg[1][4]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]\,
      \data_reg[1][5]_1\ => \data_reg[1][5]_0\,
      \data_reg[1][6]_0\ => \data_reg[1][6]\,
      \data_reg[1][6]_1\ => \data_reg[1][6]_0\,
      \data_reg[1][7]_0\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_1\ => \data_reg[1][7]_0\,
      \data_reg[20][0]_0\(0) => \data_reg[20][0]\(0),
      \data_reg[21][0]_0\(0) => \data_reg[21][0]\(0),
      \data_reg[22][0]_0\(0) => \data_reg[22][0]\(0),
      \data_reg[23][0]_0\(0) => \data_reg[23][0]\(0),
      \data_reg[24][0]_0\(0) => \data_reg[24][0]\(0),
      \data_reg[25][0]_0\(0) => \data_reg[25][0]\(0),
      \data_reg[26][0]_0\ => \data_reg[26][0]\,
      \data_reg[27][0]_0\(0) => \data_reg[27][0]\(0),
      \data_reg[28][0]_0\ => \data_reg[28][0]\,
      \data_reg[29][0]_0\(0) => \data_reg[29][0]\(0),
      \data_reg[2][0]_0\ => \data_reg[2][0]\,
      \data_reg[2][0]_1\ => \data_reg[2][0]_0\,
      \data_reg[2][0]_2\ => \data_reg[2][0]_1\,
      \data_reg[2][1]_0\ => \data_reg[2][1]\,
      \data_reg[2][2]_0\ => \data_reg[2][2]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_2\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_3\ => \data_reg[2][4]_2\,
      \data_reg[2][5]_0\ => \data_reg[2][5]\,
      \data_reg[2][5]_1\ => \data_reg[2][5]_0\,
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][6]_1\ => \data_reg[2][6]_0\,
      \data_reg[2][7]_0\ => \data_reg[2][7]\,
      \data_reg[2][7]_1\ => \data_reg[2][7]_0\,
      \data_reg[30][0]_0\(0) => \data_reg[30][0]\(0),
      \data_reg[31][0]_0\(0) => \data_reg[31][0]\(0),
      \data_reg[32][0]_0\(0) => \data_reg[32][0]\(0),
      \data_reg[33][0]_0\(0) => \data_reg[33][0]\(0),
      \data_reg[34][0]_0\(0) => \data_reg[34][0]\(0),
      \data_reg[35][0]_0\(0) => \data_reg[35][0]\(0),
      \data_reg[36][0]_0\(0) => \data_reg[36][0]\(0),
      \data_reg[37][0]_0\(0) => \data_reg[37][0]\(0),
      \data_reg[38][0]_0\(0) => \data_reg[38][0]\(0),
      \data_reg[39][0]_0\(0) => \data_reg[39][0]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][0]_1\ => \data_reg[3][0]_0\,
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][1]_1\ => \data_reg[3][1]_0\,
      \data_reg[3][2]_0\ => \data_reg[3][2]\,
      \data_reg[3][2]_1\ => \data_reg[3][2]_0\,
      \data_reg[3][5]_0\ => \data_reg[3][5]\,
      \data_reg[40][0]_0\(0) => \data_reg[40][0]\(0),
      \data_reg[41][0]_0\(0) => \data_reg[41][0]\(0),
      \data_reg[42][0]_0\(0) => \data_reg[42][0]\(0),
      \data_reg[43][0]_0\(0) => \data_reg[43][0]\(0),
      \data_reg[44][0]_0\(0) => \data_reg[44][0]\(0),
      \data_reg[45][0]_0\(0) => \data_reg[45][0]\(0),
      \data_reg[46][0]_0\(0) => \data_reg[46][0]\(0),
      \data_reg[47][0]_0\(0) => \data_reg[47][0]\(0),
      \data_reg[48][0]_0\(0) => \data_reg[48][0]\(0),
      \data_reg[49][0]_0\(0) => \data_reg[49][0]\(0),
      \data_reg[4][0]_0\ => \data_reg[4][0]\,
      \data_reg[4][0]_1\ => \data_reg[4][0]_0\,
      \data_reg[4][1]_0\ => \data_reg[4][1]\,
      \data_reg[4][2]_0\ => \data_reg[4][2]\,
      \data_reg[4][3]_0\ => \data_reg[4][3]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]\,
      \data_reg[4][4]_1\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_2\ => \data_reg[4][4]_1\,
      \data_reg[4][5]_0\ => \data_reg[4][5]\,
      \data_reg[4][5]_1\ => \data_reg[4][5]_0\,
      \data_reg[4][6]_0\ => \data_reg[4][6]\,
      \data_reg[4][6]_1\ => \data_reg[4][6]_0\,
      \data_reg[4][7]_0\ => \data_reg[4][7]\,
      \data_reg[4][7]_1\ => \data_reg[4][7]_0\,
      \data_reg[50][0]_0\(0) => \data_reg[50][0]\(0),
      \data_reg[51][0]_0\(0) => \data_reg[51][0]\(0),
      \data_reg[52][0]_0\(0) => \data_reg[52][0]\(0),
      \data_reg[53][0]_0\(0) => \data_reg[53][0]\(0),
      \data_reg[54][0]_0\(0) => \data_reg[54][0]\(0),
      \data_reg[55][0]_0\(0) => \data_reg[55][0]\(0),
      \data_reg[56][0]_0\(0) => \data_reg[56][0]\(0),
      \data_reg[57][0]_0\(0) => \data_reg[57][0]\(0),
      \data_reg[58][0]_0\(0) => \data_reg[58][0]\(0),
      \data_reg[59][0]_0\(0) => \data_reg[59][0]\(0),
      \data_reg[5][0]_0\ => \data_reg[5][0]\,
      \data_reg[5][0]_1\ => \data_reg[5][0]_0\,
      \data_reg[5][0]_2\ => \data_reg[5][0]_1\,
      \data_reg[5][2]_0\ => \data_reg[5][2]\,
      \data_reg[5][3]_0\ => \data_reg[5][3]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_2\ => \data_reg[5][4]_1\,
      \data_reg[5][5]_0\ => \data_reg[5][5]\,
      \data_reg[5][5]_1\ => \data_reg[5][5]_0\,
      \data_reg[5][6]_0\ => \data_reg[5][6]\,
      \data_reg[5][6]_1\ => \data_reg[5][6]_0\,
      \data_reg[5][7]_0\ => \data_reg[5][7]\,
      \data_reg[5][7]_1\ => \data_reg[5][7]_0\,
      \data_reg[60][0]_0\(0) => \data_reg[60][0]\(0),
      \data_reg[61][0]_0\(0) => \data_reg[61][0]\(0),
      \data_reg[62][0]_0\(0) => \data_reg[62][0]\(0),
      \data_reg[6][0]_0\ => \data_reg[6][0]\,
      \data_reg[6][4]_0\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[6][4]_1\(1 downto 0) => \data_reg[6][4]_0\(1 downto 0),
      \data_reg[6][6]_0\ => \data_reg[6][6]\,
      \data_reg[6][6]_1\ => \data_reg[6][6]_0\,
      \data_reg[6][7]_0\(2 downto 0) => \data_reg[6][7]\(2 downto 0),
      \data_reg[7][0]_0\(0) => \data_reg[7][0]\(0),
      \data_reg[8][0]_0\(0) => \data_reg[8][0]\(0),
      \data_reg[9][0]_0\(0) => \data_reg[9][0]\(0),
      dout(9 downto 0) => dout(9 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[10]_0\ => \goreg_bm.dout_i_reg[10]_0\,
      \goreg_bm.dout_i_reg[10]_1\ => \goreg_bm.dout_i_reg[10]_1\,
      \goreg_bm.dout_i_reg[10]_2\ => \goreg_bm.dout_i_reg[10]_2\,
      \goreg_bm.dout_i_reg[10]_3\ => \goreg_bm.dout_i_reg[10]_3\,
      \goreg_bm.dout_i_reg[10]_4\ => \goreg_bm.dout_i_reg[10]_4\,
      \goreg_bm.dout_i_reg[10]_5\ => \goreg_bm.dout_i_reg[10]_5\,
      \goreg_bm.dout_i_reg[10]_6\ => \goreg_bm.dout_i_reg[10]_6\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => \goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_1\ => \goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[11]_2\ => \goreg_bm.dout_i_reg[11]_2\,
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[12]_1\ => \goreg_bm.dout_i_reg[12]_1\,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[12]_3\ => \goreg_bm.dout_i_reg[12]_3\,
      \goreg_bm.dout_i_reg[12]_4\ => \goreg_bm.dout_i_reg[12]_4\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[13]_0\ => \goreg_bm.dout_i_reg[13]_0\,
      \goreg_bm.dout_i_reg[13]_1\ => \goreg_bm.dout_i_reg[13]_1\,
      \goreg_bm.dout_i_reg[13]_2\ => \goreg_bm.dout_i_reg[13]_2\,
      \goreg_bm.dout_i_reg[3]\ => \goreg_bm.dout_i_reg[3]\,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[8]_1\ => \goreg_bm.dout_i_reg[8]_1\,
      \goreg_bm.dout_i_reg[8]_2\ => \goreg_bm.dout_i_reg[8]_2\,
      \goreg_bm.dout_i_reg[8]_3\ => \goreg_bm.dout_i_reg[8]_3\,
      \goreg_bm.dout_i_reg[8]_4\ => \goreg_bm.dout_i_reg[8]_4\,
      \goreg_bm.dout_i_reg[8]_5\ => \goreg_bm.dout_i_reg[8]_5\,
      \goreg_bm.dout_i_reg[8]_6\ => \goreg_bm.dout_i_reg[8]_6\,
      \goreg_bm.dout_i_reg[8]_7\ => \goreg_bm.dout_i_reg[8]_7\,
      \goreg_bm.dout_i_reg[8]_8\ => \goreg_bm.dout_i_reg[8]_8\,
      \goreg_bm.dout_i_reg[8]_9\ => \goreg_bm.dout_i_reg[8]_9\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \goreg_bm.dout_i_reg[9]_2\ => \goreg_bm.dout_i_reg[9]_2\,
      \goreg_bm.dout_i_reg[9]_3\ => \goreg_bm.dout_i_reg[9]_3\,
      \goreg_bm.dout_i_reg[9]_4\ => \goreg_bm.dout_i_reg[9]_4\,
      \goreg_bm.dout_i_reg[9]_5\ => \goreg_bm.dout_i_reg[9]_5\,
      \goreg_bm.dout_i_reg[9]_6\ => \goreg_bm.dout_i_reg[9]_6\,
      \guf.guf1.underflow_i_reg\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_0\ => \guf.guf1.underflow_i_reg_0\,
      \guf.guf1.underflow_i_reg_1\ => \guf.guf1.underflow_i_reg_1\,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg_2\,
      \guf.guf1.underflow_i_reg_3\ => \guf.guf1.underflow_i_reg_3\,
      \guf.guf1.underflow_i_reg_4\ => \guf.guf1.underflow_i_reg_4\,
      \refresh_reg[1]_0\ => \refresh_reg[1]\,
      \refresh_reg[3]_0\(0) => \refresh_reg[3]\(0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => sda_o_i_2(2 downto 0),
      underflow => underflow,
      update_i_reg_0 => update_i_reg,
      update_i_reg_1 => update_i_reg_0,
      update_i_reg_2 => update_i_reg_1,
      update_i_reg_3 => update_i_reg_2,
      update_i_reg_4 => update_i_reg_3,
      update_i_reg_5 => update_i_reg_4,
      update_i_reg_6 => update_i_reg_5,
      update_t_reg => update_t_reg,
      update_t_reg_0 => update_t_reg_0,
      update_t_reg_1 => update_t_reg_1,
      \wr_data_reg[11]_0\(10 downto 0) => \wr_data_reg[11]\(10 downto 0),
      \wr_data_reg[13]_0\(2 downto 0) => Q(2 downto 0),
      \wr_data_reg[14]_0\(14 downto 0) => \wr_data_reg[14]\(14 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    rtc_0_rd_reg_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[3]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    \data_o_reg[0]\ : out STD_LOGIC;
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_reg_o_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_5\ : out STD_LOGIC;
    \wr_reg_o_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \data_o_reg[3]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[58][0]\ : in STD_LOGIC;
    \data_reg[27][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[30][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[59][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[8][0]\ : in STD_LOGIC;
    \data_reg[19][0]\ : in STD_LOGIC;
    \data_reg[19][0]_0\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[43][0]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][0]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][0]_0\ : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      D(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ack14_out => ack14_out,
      ack_reg_0 => ack_reg,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_1\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_1\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]_0\ => \cnt_reg[0]\,
      \cnt_reg[1]_0\ => \cnt_reg[1]\,
      \cnt_reg[2]_0\(2 downto 0) => \cnt_reg[2]\(2 downto 0),
      \data_o_reg[0]_0\ => \data_o_reg[0]\,
      \data_o_reg[0]_1\ => \data_o_reg[0]_0\,
      \data_o_reg[0]_2\ => \data_o_reg[0]_1\,
      \data_o_reg[0]_3\ => \data_o_reg[0]_2\,
      \data_o_reg[0]_4\ => \data_o_reg[0]_3\,
      \data_o_reg[3]_0\ => \data_o_reg[3]\,
      \data_o_reg[3]_1\ => \data_o_reg[3]_0\,
      \data_o_reg[4]_0\(1 downto 0) => \data_o_reg[4]\(1 downto 0),
      \data_o_reg[4]_1\ => \data_o_reg[4]_0\,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]_0\(7 downto 0),
      \data_o_reg[7]_1\(4 downto 0) => \data_o_reg[7]\(4 downto 0),
      \data_reg[0][0]\ => \data_reg[0][0]\,
      \data_reg[0][0]_0\(0) => \data_reg[0][0]_0\(0),
      \data_reg[0][3]\ => \data_reg[0][3]\,
      \data_reg[11][0]\ => \data_reg[11][0]\,
      \data_reg[12][0]\ => \data_reg[12][0]\,
      \data_reg[13][0]\ => \data_reg[13][0]\,
      \data_reg[14][0]\ => \data_reg[14][0]\,
      \data_reg[14][0]_0\ => \data_reg[14][0]_0\,
      \data_reg[15][0]\ => \data_reg[15][0]\,
      \data_reg[16][0]\ => \data_reg[16][0]\,
      \data_reg[17][0]\ => \data_reg[17][0]\,
      \data_reg[18][0]\ => \data_reg[18][0]\,
      \data_reg[19][0]\ => \data_reg[19][0]\,
      \data_reg[19][0]_0\ => \data_reg[19][0]_0\,
      \data_reg[1][0]\(0) => \data_reg[1][0]\(0),
      \data_reg[20][0]\ => \data_reg[20][0]\,
      \data_reg[21][0]\ => \data_reg[21][0]\,
      \data_reg[22][0]\ => \data_reg[22][0]\,
      \data_reg[27][0]\ => \data_reg[27][0]\,
      \data_reg[2][0]\ => \data_reg[2][0]\,
      \data_reg[2][0]_0\ => \data_reg[2][0]_0\,
      \data_reg[30][0]\ => \data_reg[30][0]\,
      \data_reg[32][0]\ => \data_reg[32][0]\,
      \data_reg[33][0]\ => \data_reg[33][0]\,
      \data_reg[33][0]_0\ => \data_reg[33][0]_0\,
      \data_reg[34][0]\ => \data_reg[34][0]\,
      \data_reg[35][0]\ => \data_reg[35][0]\,
      \data_reg[35][0]_0\ => \data_reg[35][0]_0\,
      \data_reg[36][0]\ => \data_reg[36][0]\,
      \data_reg[36][0]_0\ => \data_reg[36][0]_0\,
      \data_reg[37][0]\ => \data_reg[37][0]\,
      \data_reg[38][0]\ => \data_reg[38][0]\,
      \data_reg[39][0]\ => \data_reg[39][0]\,
      \data_reg[3][5]\ => \data_reg[3][5]\,
      \data_reg[3][5]_0\ => \data_reg[3][5]_0\,
      \data_reg[40][0]\ => \data_reg[40][0]\,
      \data_reg[42][0]\ => \data_reg[42][0]\,
      \data_reg[43][0]\ => \data_reg[43][0]\,
      \data_reg[45][0]\ => \data_reg[45][0]\,
      \data_reg[45][0]_0\ => \data_reg[45][0]_0\,
      \data_reg[46][0]\ => \data_reg[46][0]\,
      \data_reg[47][0]\ => \data_reg[47][0]\,
      \data_reg[47][0]_0\ => \data_reg[47][0]_0\,
      \data_reg[49][0]\ => \data_reg[49][0]\,
      \data_reg[4][0]\ => \data_reg[4][0]\,
      \data_reg[4][0]_0\ => \data_reg[4][0]_0\,
      \data_reg[50][0]\ => \data_reg[50][0]\,
      \data_reg[52][0]\ => \data_reg[52][0]\,
      \data_reg[53][0]\ => \data_reg[53][0]\,
      \data_reg[58][0]\ => \data_reg[58][0]\,
      \data_reg[59][0]\ => \data_reg[59][0]\,
      \data_reg[5][0]\ => \data_reg[5][0]\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[61][0]\ => \data_reg[61][0]\,
      \data_reg[62][0]\ => \data_reg[62][0]\,
      \data_reg[62][0]_0\ => \data_reg[62][0]_0\,
      \data_reg[63][0]\ => \data_reg[63][0]\,
      \data_reg[6][4]\(1 downto 0) => \data_reg[6][4]\(1 downto 0),
      \data_reg[8][0]\ => \data_reg[8][0]\,
      \data_reg[9][0]\ => \data_reg[9][0]\,
      dout(13 downto 0) => dout(13 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \goreg_bm.dout_i_reg[10]\(0),
      \goreg_bm.dout_i_reg[11]\(0) => \goreg_bm.dout_i_reg[11]\(0),
      \goreg_bm.dout_i_reg[11]_0\(0) => \goreg_bm.dout_i_reg[11]_0\(0),
      \goreg_bm.dout_i_reg[11]_1\(0) => \goreg_bm.dout_i_reg[11]_1\(0),
      \goreg_bm.dout_i_reg[11]_2\(0) => \goreg_bm.dout_i_reg[11]_2\(0),
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[11]_4\ => \goreg_bm.dout_i_reg[11]_4\,
      \goreg_bm.dout_i_reg[11]_5\ => \goreg_bm.dout_i_reg[11]_5\,
      \goreg_bm.dout_i_reg[12]\(0) => \goreg_bm.dout_i_reg[12]\(0),
      \goreg_bm.dout_i_reg[12]_0\(0) => \goreg_bm.dout_i_reg[12]_0\(0),
      \goreg_bm.dout_i_reg[12]_1\(0) => \goreg_bm.dout_i_reg[12]_1\(0),
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      \goreg_bm.dout_i_reg[13]_0\(0) => \goreg_bm.dout_i_reg[13]_0\(0),
      \goreg_bm.dout_i_reg[13]_1\(0) => \goreg_bm.dout_i_reg[13]_1\(0),
      \goreg_bm.dout_i_reg[13]_2\(0) => \goreg_bm.dout_i_reg[13]_2\(0),
      \goreg_bm.dout_i_reg[13]_3\(0) => \goreg_bm.dout_i_reg[13]_3\(0),
      \goreg_bm.dout_i_reg[13]_4\(0) => \goreg_bm.dout_i_reg[13]_4\(0),
      \goreg_bm.dout_i_reg[1]\ => \goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \goreg_bm.dout_i_reg[8]\(0),
      \goreg_bm.dout_i_reg[9]\(0) => \goreg_bm.dout_i_reg[9]\(0),
      \guf.guf1.underflow_i_reg\(0) => \guf.guf1.underflow_i_reg\(0),
      i2c_rw_reg_0 => i2c_rw_reg,
      i2c_rw_reg_1 => i2c_rw_reg_0,
      old_scl_reg_0 => old_scl_reg,
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      scl_reg_1 => scl_reg_0,
      \scl_sr_reg[1]_0\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      sda_o_reg_1 => sda_o_reg_0,
      sda_reg_0 => D(0),
      sda_reg_1 => sda_reg,
      \sda_sr_reg[1]_0\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      \tmp_reg[0]_0\(0) => D(1),
      underflow => underflow,
      update_i_reg(0) => update_i_reg(0),
      update_t_reg_0 => update_t_reg,
      update_t_reg_1 => update_t_reg_0,
      update_t_reg_2(0) => update_t_reg_1(0),
      update_t_reg_3(0) => update_t_reg_2(0),
      update_t_reg_4 => update_t_reg_3,
      \wr_data_reg[11]\ => \wr_data_reg[11]\,
      \wr_data_reg[11]_0\(0) => \wr_data_reg[11]_0\(0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[0]_0\(0) => \wr_reg_o_reg[0]\(0),
      \wr_reg_o_reg[0]_1\(0) => \wr_reg_o_reg[0]_0\(0),
      \wr_reg_o_reg[1]_0\(0) => \wr_reg_o_reg[1]\(0),
      \wr_reg_o_reg[1]_1\ => \wr_reg_o_reg[1]_0\,
      \wr_reg_o_reg[2]_0\ => \wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_1\ => \wr_reg_o_reg[2]_0\,
      \wr_reg_o_reg[2]_2\ => \wr_reg_o_reg[2]_1\,
      \wr_reg_o_reg[3]_0\(10 downto 0) => \wr_reg_o_reg[3]\(10 downto 0),
      \wr_reg_o_reg[3]_1\(0) => \wr_reg_o_reg[3]_0\(0),
      \wr_reg_o_reg[3]_2\(0) => \wr_reg_o_reg[3]_1\(0),
      \wr_reg_o_reg[3]_3\(0) => \wr_reg_o_reg[3]_2\(0),
      \wr_reg_o_reg[3]_4\(0) => \wr_reg_o_reg[3]_3\(0),
      \wr_reg_o_reg[3]_5\(0) => \wr_reg_o_reg[3]_4\(0),
      \wr_reg_o_reg[3]_6\(0) => \wr_reg_o_reg[3]_5\(0),
      \wr_reg_o_reg[3]_7\(0) => \wr_reg_o_reg[3]_6\(0),
      \wr_reg_o_reg[3]_8\(0) => \wr_reg_o_reg[3]_7\(0),
      \wr_reg_o_reg[3]_9\(0) => \wr_reg_o_reg[3]_8\(0),
      \wr_reg_o_reg[4]_0\(0) => \wr_reg_o_reg[4]\(0),
      \wr_reg_o_reg[4]_1\(0) => \wr_reg_o_reg[4]_0\(0),
      \wr_reg_o_reg[4]_10\(0) => \wr_reg_o_reg[4]_9\(0),
      \wr_reg_o_reg[4]_11\ => \wr_reg_o_reg[4]_10\,
      \wr_reg_o_reg[4]_12\ => \wr_reg_o_reg[4]_11\,
      \wr_reg_o_reg[4]_2\(0) => \wr_reg_o_reg[4]_1\(0),
      \wr_reg_o_reg[4]_3\(0) => \wr_reg_o_reg[4]_2\(0),
      \wr_reg_o_reg[4]_4\(0) => \wr_reg_o_reg[4]_3\(0),
      \wr_reg_o_reg[4]_5\(0) => \wr_reg_o_reg[4]_4\(0),
      \wr_reg_o_reg[4]_6\(0) => \wr_reg_o_reg[4]_5\(0),
      \wr_reg_o_reg[4]_7\(0) => \wr_reg_o_reg[4]_6\(0),
      \wr_reg_o_reg[4]_8\(0) => \wr_reg_o_reg[4]_7\(0),
      \wr_reg_o_reg[4]_9\(0) => \wr_reg_o_reg[4]_8\(0),
      \wr_reg_o_reg[5]_0\(0) => \wr_reg_o_reg[5]\(0),
      \wr_reg_o_reg[5]_1\(0) => \wr_reg_o_reg[5]_0\(0),
      \wr_reg_o_reg[5]_10\(0) => \wr_reg_o_reg[5]_9\(0),
      \wr_reg_o_reg[5]_11\(0) => \wr_reg_o_reg[5]_10\(0),
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_11\,
      \wr_reg_o_reg[5]_13\ => \wr_reg_o_reg[5]_12\,
      \wr_reg_o_reg[5]_2\(0) => \wr_reg_o_reg[5]_1\(0),
      \wr_reg_o_reg[5]_3\(0) => \wr_reg_o_reg[5]_2\(0),
      \wr_reg_o_reg[5]_4\(0) => \wr_reg_o_reg[5]_3\(0),
      \wr_reg_o_reg[5]_5\(0) => \wr_reg_o_reg[5]_4\(0),
      \wr_reg_o_reg[5]_6\(0) => \wr_reg_o_reg[5]_5\(0),
      \wr_reg_o_reg[5]_7\ => \wr_reg_o_reg[5]_6\,
      \wr_reg_o_reg[5]_8\(0) => \wr_reg_o_reg[5]_7\(0),
      \wr_reg_o_reg[5]_9\(0) => \wr_reg_o_reg[5]_8\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2_0\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair55";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F888F888F88"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => s_axi_rresp_i,
      I3 => \^is_read_reg_0\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      AXI_IP2Bus_WrAck2_reg => bus2ip_rnw_i_reg_n_0,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\(1) => \s_axi_rdata_i[7]_i_6_0\(3),
      \cr_i_reg[2]_0\(0) => \s_axi_rdata_i[7]_i_6_0\(1),
      \cr_i_reg[2]_1\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[7]\(7 downto 0) => \s_axi_rdata_i_reg[7]_0\(7 downto 0),
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_0\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_1\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFEF"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \s_axi_rdata_i[7]_i_6_0\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[1]_0\(0),
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FA000C000A0"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \s_axi_rdata_i_reg[7]_i_2_0\(1),
      I2 => Bus2IIC_Addr(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i[7]_i_6_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22200020"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \^q\(1),
      I2 => Rc_fifo_data(6),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[7]_i_2_1\(1),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i[7]_i_7_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[6]_i_4_0\(0),
      I4 => \^q\(0),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_i_2_0\,
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[2]_i_6_n_0\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(1),
      O => \s_axi_rdata_i[2]_i_6_n_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => Bus2IIC_Addr(6),
      I3 => Tx_fifo_data_0(3),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i_reg[7]_i_2_0\(3),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(2),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_5_n_0\,
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(3),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(1),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(3),
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_6_n_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(2),
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(4),
      O => \s_axi_rdata_i[5]_i_6_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_5_n_0\,
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(1),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(3),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(5),
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => Dtre,
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(6),
      O => \s_axi_rdata_i[7]_i_10_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_9_n_0\,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(0),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_10_n_0\,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
\s_axi_rdata_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(4),
      O => \s_axi_rdata_i[7]_i_9_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_3_n_0\,
      I1 => \s_axi_rdata_i[0]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[2]_i_3_n_0\,
      I1 => \s_axi_rdata_i[2]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[4]_i_3_n_0\,
      I1 => \s_axi_rdata_i[4]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[5]_i_3_n_0\,
      I1 => \s_axi_rdata_i[5]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[6]_i_3_n_0\,
      I1 => \s_axi_rdata_i[6]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[7]_i_6_n_0\,
      I1 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => \state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBB3F88"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => s_axi_arvalid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFA3A30FFFA0A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6832)
`protect data_block
6SCPnT8bVy+0iPTRdfvbQmvI1/i5uJpxUPQ4LNlG8O7ZVB980vXP3zzo0IncHCB6Cr9qRDMDryjn
531hUuQJki6cs0MWR6psYwoPCHPq3TtpErt7n+SW1PU9hq8GaeVrTt8cWWj0jfYOhS+n5q2bBCfw
IGPVIR1Z7C+4hkgyjVgW619Zc+sYdQH0Fc+Z/1OigOZOlIZMBGa9EVzjudAQU6O3+x9eKTEA5fbn
v4ym7Z9n2U2UxLh66drV97hX/080w7KDg82S0agkjCmtONRw2TcXPDHXo2hGZVvkplZr+QKa8dMM
YtOmm3r6fjnyF0WnK9r2jk0ZkPW81Umel635rMT9T8hbYL4Q52t43JPqU3Iuy9Qg65zwSHSOeRVM
obxGzUZR1SIzoBSLmmXH7ZAUXbZRyDe5Cur3ORJbLzwyDOSZNcWtjM2+d2h7gXA2D3AyFcst/iIt
SAqRSCBAMhenkhgieaTfBnAbeMYHDXd9SKL67FyYB7Bho8lzsNBjfXyY+VVvOwjrWH0SoB9SRCTj
zXnd8GUoe/Tt8AHOYE/HZKD/dql2wMeC2DlPNX04gHLwJOfptLyxEZLyU7HtDz6GPIgZgSFMZbFs
zdqfl8LSJwK0nkd7K1Vd3Mp5EbVqXxyVLVEixTmhjag6BdH2OhCsME5fU1eyXGXUw8493qQBMUYw
UQaAS6swP6IUApocPCFU7ja2ixbycTRpbEHxZNaTMWBICiBCRiYIElFkggN4/qME5J/ryMBj4WhC
hC6wZ52knXm2uEYvSoL/Cm9SekmnBBdftfx7FRFPxnnQ71mbgCAKLIXOCg7lIf48lZm3uzAAvAcs
DnrKOb3lBMFtiKYzz+wPne3H5s1lvhDI1hGCyguadJtVg943j9n5DOCuTtIQATCJg4So/lVq5eTY
DFrFhM/F322gtPR2OKw5jtCiCzj3VE8rqGDJP4DZ55XZ7j0XA1nQkuorol6stsH63W1L2ed6BiTg
wmFEMV4fD5Mye7rsGFFRRZj6tVjfyhDfWjXEAWFIBJSZbwf+U5zEn45jy7uKJCmOmHyTPaaggT7Y
X3ejG/k4+OShqXo9UdA1B5vtTKS9QO816tCX+I8Pt9yEwKhbkMkSBYAB+NgG4rQ1QIUx9lJe0K+E
oa6P4yoApFHO9B0WUYbF2Vrfnv8zBZxXSa2BCcBTSm8I1pvrujEYi4nZXgwRxyrhLhnNtu9F7ffh
82L2/IVm+nc27VAKlhGNkc/gsRHCjLozSK408id0spT1LgE2yrU6WTD2jGhwVZ84jfao8XQ5L+Xr
FBaLXomOTiGv2iwtV1wTR/XUnF2xyZV+BitKzbgBm5vfdUa97NZZV2NRj4yUJMECFJoa7pfitkVg
CpMrZJ1C7P8liQClsWKHkfhae3hCNwskdy+eNCusIDLqGytL2xYNQ78RV26u4SayD5gH7PChvU4o
MNJJsSpyj3BohRS4Ol9omw++co8kO83Lq5eEvTNZdDEfFcqqTeu5EWmHOXoyIMFDT3u5MEIScs0X
xR6DH4BG/aYSKkGt4rxwNaZq4L0ofCbSqFOZr/BxJELmw2kKxworiTSWZaj87yt/OqhoZtoO9ygk
EuANZ/wFdowmtPJepjUIIFBpAtMcszyRKeSmk5k2HHdE+Sd6IQz+KDTlW/CVTdv1zodwMwVa+O6/
QdntkKXMmdnLhwbAJ5NDpG813TD8VhVnp2/Z46KyZZ9EltRT5tDocHgY0EUFRi1adazZW28cF79M
tN/AD5HAbx1S7YHFy3aODdmw5B8oawGah2DBrir9SbcGsbe12v2x3UE4EGdMhS/jPNs58aSxQ88/
MVeFSZaGQOySwsMXupXgNWtpVM+zFihnr2PxuWAYPuF82Mb2TdJRTHzi3JzkK5Aln53dslgrTtWE
Tl2EKsz+OvIrNMUIbyGTBFRHC3203PewEShXuEx1tU2mEOlOxOtZbjsKNRnK9RxG82tCABfd3EFX
T8U1+1i7dWwV7g3a1ywviO3zohE+K9psWjv7JdpND+YAaFf9u7iRUr182gYkx0VfUzEj5quUod3w
6SiJsRMfAVH+2DzvIpo8HDhG6TDxsaO7pJ3rVPi8VlngC9gSmBB0ONeiXoDNP6b8gI849Gln5BA5
LNehThm2P+tCJn0C69xOdDJyyunjo0xm3tsD1WWGmPLFZLaIhDuirViSunQFlKix/hj6Z2S5Hwp9
Mtfx8ltlprOSJvDj8X059Llz2VXF0Hq7MG9qDdjhqr1Mx2/do8A0mbvbMKTLx2TPHNV1qjZ2cST8
PyQhjSB2JyJsSvhpJfZKSZa2IAt7iQqOSGkn50acD8RR3yt88CmfqmW+d666xkUjBinRBxMr0ATW
Z90G7J1XxgMCdZAuWWAvjpKY1EXfg71Tn3EDXZeApO3fYvXEW/DEnOXOrSlVEhJrwWjRa53xxuHy
H04Uv2Z6DOrAHIqw6jJ//vQGYKfTKpblHoN8C6B/ay73hu054qpfJPUiiLWijq5mARLM9vcQRL/o
dmSjzxY+YYmNlgg5yOPzs4XTZbXn1uTz/IcxM9rhMCidVl1I5EzDz3bd/PgurFK6HxDhXzKJcf9a
7BI2/O33VE7Cx/ZtdswyY1uynoLhl5DcA1uRcRNNTAEH2jqlueZTwyF+mDdkUGMl+Rjyil/sgvqN
dpfRponl1dktrPp4x7ddExFG8n51MgujwoGL/4TLK5a6KOmiE9F2Yj9K37fhVRn46u+ItikOtsNF
xNcOKvVXWjnZLq2nHRP+eDjKncNpJ/appthyivt68SoEnEu7wyvOjn63pKBvFv+q5wjUmqmbd+pU
Zpn/G6u031KPM/zM5oN/tqS1R5ofBOkPCfiBZr8oOQOH9LJHhfcozorN5jCwH9cjFnOqyNUGMH18
QzqTsgiHyop2ohXvOuW6VcaFZCUEY6TyLW2Rg78QzqVXZwSvEU8vhU4mG+ZI/Q7+8ZSW97X3RQti
vl0mCvveE61ilDJT3PP9tXeUF5x6HsVSDD8EABvT+GRla27ghv+132XLd22TikTUVn1O++GXNL0a
CPO+hkdpW2FP7Df91bh5mIP/425djny1QJXhuDzuBMoAN0/jrcfCgH9Y73k1kjVB0jn90yIvBo/D
AxgEusOVBc8c8MGAQDB9e7OjdDkm0WWHwTNKTHUKJ4TyfzRAVPN6LegieEu3D4dDsT+Tt/kiRAsZ
1J14B3iJPd7zW3nKUx5zLKXyF7bg8TkD0CEXPxTOhplA6CVdRfS2DG3C5QDPx3C0GaKiXzlvpE9M
1/AwKVs2g5C7eLvU0pEAD7QBns/V57lO9qQi1LgJ/qR9Tlwg/dWtG3Do5KzcwkNN9taZ4sXxC1m0
+lWllp2CEZlBsOXVzLEBWGdKyrQW3a3rDEaW3Lh8g/sxnUdWA7giisb30A3Dg3DS7qB7wS0w47mh
5IA9NOjUDA237EnB1Cl5J5o0cNSWG1vwvpViiO5GOA1462jrnwPXf1jM/v9A2rwRRqbLATYvkTO4
XXzbedzG5kVdJH9YyD8n4WoU1iPSSug1gng6N0NmGnumKtF8ZAtnYBuibsXX9zyJmZFKGQ7/Osbj
cpXyS2UFIGm2l7NqE/Hv9ERMLXja71O9ai6dNr/dcQAKgIqAaIpHrxMJXfpqgvzHNJHTVPD8vqRW
FAcyAgNkWnTenYOJtrXqnk5oSsPet3OLMuNVKYt/TWSVfkGwKGVN98QepiasQAUNl3xg7eIC5y0w
ChjlO/7AUrltObHOyH2sS//IvqS5UQyG3SaSmrLfxP/cXYJ5YBLqdC/rxvSRN9cuAaRJVdzpBd5F
91Wre0DkPx3viqomFCNw9+Ify5/eow2OdZzrgh2nLsGRrv9Xk8Qh9UnjZjcpppnUGTXqfZ9HbQQZ
2dC+gM6x8qPfJKZJEvR8PYHtLVoqWhKVnXn5AC/OrANUBbOohzs+yJx6COi6i1sy1C3CQn5Bd8L/
JDCRWhoLcOwKXszfgM9zi6X2BstL1EvjYCfRF6zscsUr2DeCPx0MuToO9BSdD3x/jhSVmpEE3bS5
99nfgJZTH6SZDYuOLXg/s1L6RKipGBrm4aLxyVoRkDfrEFXDQAJqPWanS38lg0Ekg5Re8EximquW
dG148gfnOFsIZ34rx8pbln8HndQPbJqcShPh+xvT0EXJJFW2w17MRiYN6yI5xZcN6sRfZvdomp51
1a2sJDLYG8mBc4T9bK9p1eVf3vA/U80sIIdAKx+QnRvPJHe1iCbQndUBGeg/6cCvN11HLyhL/4WH
+4dQ8vuLJbuh49rchSGedy13SvhNxmhx4jciOIcrrP/mlVZpv12zFedTpT/aK9rENv4CIUgcz86i
WYnj3KBOP7dvsnaTLNmAqR+f4nGchNxjo97MhsHP0NQqi4qX4RKRajvShVPus+IHDyjK6dTEOMgz
NfhyUW2LF1D6lrQF6iZGqYLWCG7AplSwPcwaWbUf0sUDf/GmTLPTA2onFyj0ig4bdK83KifK1OYV
erGIGQJxXT+RGW9yCWAfyeM6TDvPGV9bmhwIrzH73+aWmakQ3VoCW7454IO211R7ir54fO7n76/l
FL3Y/W4T7Su5cp1WURvlMXmlmu+heiiGIH9E2dH5DDWAinNCWk1KGfw9a6cJVHAqprz6OEkOKBru
2NoQyXYtPVf8ugr8SXWuJ9js2G4jX0318/+i27dbSwOZX9B7ElDsBWn3jGcZTQXQ8JJg8yU5rDpP
JCU4rgm1diIkQM5pL2D0hQPFiUrI7tm/9OhZUXszBD9WWJV2QovRWmM68H2wL10RT/cAShvC8ozG
ZA7j3QCKclelwJy5S2IxmWyATocZfKt8SY4eqORVNNcC8u4Zyq5zHIhokm//TkDZrqUigCHvW5Ud
xwyXGBjsStd3u2ga0BZ7PLY2i1l2363nLevDEMaMOPKrTDRyKhTDrLHwQLYnEeVWc0KKsBFodIo0
KDhjBbQvtbebd7RYONBNCDDlMyAcrIfK1E9n0nF3TND+Ps/aG8y5O0AhN0CBaulEB/8ddH/OgHD2
03+HIJrnTm9TgKzsgr9Jj5BwmN2rdeJWXWEktqyMvwAS0WzkshhhfAkBwzvw3EgqDbB/mY3zMYTo
3NgrVwGa27PWlIwGxin7SOnTLUYKtDwLbU0qenUZ7uRWviwS0fwmgvBRgwqwdFcVOKRP5xup58jS
wC6TU4FS65iUaEeGq+DuUbMGnurSDqsbb5KfdfhUmdlu4qOlMUrMKYD+HWET52RXmOQsWPFq89uH
YHHnQ4Yb41DwkxRg+FHGjLQq09Cus6l/HYJhXTMHdD+vuyNCbr31441F+okl+4+9gtIQVTl26Yaa
VZ85tllvJB6npQ1Zpz0XTBjicEFbXb8CQby2yC6hAHSpvr3K+Nuf3NTU7EzMl4sUXMtJwiIVQXvL
Z6q7c/OQOeJRyzhOs8nJvnSY3WlnnRQxt55uAqXnQTNJoMT4YyVGu/ksLC1u/uFEID7nNgTLbph8
g5wy1tn8facXdZCdxJwl8d5MM0BAUrmXVr212XZnK2WbExlQGxxD4IZDARoXJBPefJLlTzAN73c/
4pAkRMjSySLmWngCEcqtBqpeu4rE4DCOBxdvBN8a9pCD+YPXipH1c5JQoDFpkzUIGkrlHkY902AS
xysGr1zZAmHhpHNM1rfyKMkY+tVT42v0HWEJ8xLVQKxjCtYu8Is3e3+sm2E2P2beDxFH2q8/gT3E
N3LYPvQS+FLm/yw5OHoTIaKLPhYdDHGahXdBzIvOQNruhuycDBsL0x2E6ug3jObEi1mrU7CrgsfQ
nXQd9LiIpz8cb3GtAHSjL8Nl/iBMm6S/hlhH4RYilEhpXkV/e34irMdyanvQEVRKPGtA5ztQIPDf
Nea3Qsp1VXMZtT2VaZjMuilgfDLLIOiQq/fje/YmRosIZsC9rf2O69RV2msZbTYVJyP38cRWjzV5
MX2yLvNvgL4wKgYwNlNJIkacmuhpBs7208Tf7tF4rPtHMP/7oNu1m6bHuqd5DTfTV2DuEwbJIFbB
rb6BhXCMQeOQSqFTsRRDNmxV5XCRgpzvjcY4W41JxJ5L3367OLtVtUYf9MYnyUZdp2KvVaEIAEY0
QegkqVQcZU54h0yma5kSsXNjCIQ6vM9/w1Cmsqy3XbqdjqnNDHJkxcqG4yw26F7sfEMBFu16+lpg
Q7yuxJuFqrksmthHPGEP9TsPBvEeSdFhExlBn2eVWWqb1fMP6vt9qBxB0I+pCaeCmv0BEOZa0ijA
/CZ18m4KkbmQmG5NZwfdKyx0qsmAcSS4+FtSy/nCd8SuQolSquIeuP3I4GvGNrS0UK3a66S9hdIA
6vmaqgVerHe05w7fBAN8JwePSHV7L4Uj/vgEpjq1xWzY1Fo9Rfd6SY+JSK132BgGJxrWiOjwicNO
5niWrK/Qsq2VoxyS17xWFpQm62YeMRxGt+KI3RAw0iNUFEBJFS0fUeZEWcsdju7OrputOox0zzp0
IWoHj1e+ByYixQvN//xQSchVD4TVDEDCP1Dqru3ZOUMxv0WL/T5XeytD9cpwBT0+zHnhgZ7JV/n2
67zNe/sjf4QcpEOYhPzou4mioHUX5s/hOJwlTAsWo5jZpHn9WGVy2s0yYTTi0+AvMqAZkfN68Odp
kiesPcsREoet9+/ky8aomDEkEWeYjUlz6hWQCRniVvgBIJHeQwYeScuKXX01g8MNtZpj4TTAxGl8
MdrpZVdR7yMDawPN6V+hEjUAEUO8zxhgStq3V8ATbCerYQDLEV1GIQm8ivGiiq8IiMcmX6NOX2So
UTVcAoSsMYgAKp5+PM7fnKw3MtPgJoyTuYB//EEAaQahKVPPmDbQ63bOEtExc+9tOGs2dgfWHtMI
LffS1w0IF52mXOzspEr2Dc620iIZaFAj1uOPkjgvRkAIjjwFUH4oorWLtTf6bxlOL9GSm8NnFPT4
xVROjHueIA0vbECKirPGvD9YZ/BkYZd+KB/iYtxMXDafoasc63uepTtPMo2PXbWgZ2OxT8RTYxcN
IVE67x3dJAp6GawxPxmvBNCsdja27T2pliCK9oRHX8kXanwKm5VZkoJrm1v8ZFMM0hhxpnl9f1Fs
XfWYwRlW22PZEfy0aY83jMgAoZPNua5pFJ0I78IPLa7HfBJaYyS77xcRnqfyNO1u16+B+TI0+Lwq
dPDj3Z/2+ocUChmW9FOnTVzD/e3ajnOTBFhSZY9TV6N0Fv7IV4OvkWVBGZiR78Fi26vLhlwZvneZ
ERAjiu3o9EgHtV5X2wrFhWdZsVXWwpl4ZrfwIZeDtdD0IS1IpGo7obApZRO85qUDhoNUMm5zbLCx
M5G9SpAl6jvJ/pDwJaYWkkVGsAta3jZGRnqfS0/3w3vroCbF/2/59CIXopTfoCTGGeY9hmjCgr5n
aMy3L8NpgO1ZjZJ/Z57XQh0bZR44BMa0d6OIdxG7ikgJdvG/SEBA/J6AtCqCmwj9wda3Htj/0NNn
7TlyrkV+QnmMXvI+vjWuYZQlW2fmfTLtUUDJxjXIMvRxdiBCoRedJmPnnkmXdDXNoBgUYkPBJKnn
nbb/Q/nP7b/WWRAe0Q2VvdxzKgemBXHxfHO0inihlqJd7aQDFiiq6T2xrUYPDZkvwWiFdn2F2Ckn
+0hiMuWnIKpM487fqN+eCbqlg7aQ6kNKMqXZnEyxcfc8zqj579MaLX4wCo5StYXbXkRmuaf3OXlQ
mtjMV3cjjycK4LAgIRZoV2k7BKlDX+erhKBkYNW0zSBr3EljqRiIoCPfgEPkGdb23ZpzD63LQHPr
7kAXE8/IrwpfWrN4QKNv66zrKIDKF9Kf9Cye0s5rwgZfkjnj2QYkaYZ1ttAaycL/AelAzGQIEZsw
d19EBRpZMguuLWHiPepMK6BFGOk30ZII7NYyUc5s9xjz2vGMgsSC8yiwrIbrrkc3CJDgZqacmg5q
mqMPZd4jbGXIaKOR3GVvSm4Hl8sjieskhHQrNhkTv3LQfzIO3tZmAMAtAc8o1DmSDsLfJGnHed0N
QjTbAu6Z9Q0R3CGcBTpf6fDrVqe81P9MKRWHpMZPj/VLjiZMP08qUgLpG3JIAebXKhnfVjUSEhh6
EoNhEP87TRcLilnDn5O8yWwA6jTk2HUOfwGh3NAISsnojJRQGOrIgnRSQjB+t3UbvJodjA484pum
EmViw0uwe7VjBwDkEwR+ThJe4E7gKhMRI/Wqedh43pdi49gJDHYOBdnPBpqK7luiy42eVTlH2sYf
xXx/YNEZW64d3xFn87krXZ2oMQ+F5sntyCe7cl0D1a9htSshl8KgUd3oVpCkHL/lAOqvMcE5NsgD
6ddWoTfWU5DTasXu8oKjPo1E4JutByvsRp2b61g9zCr0JaWD159w1NCznHoNJTZsDmEvx7NsUTjT
5R8XEktP/a3baR3xlNPRAOuuBCXC9OvTEQBKaOBxOeQmad9EOavOya03POumg+1KM0JrNuZHc1dT
dUIpnrBQRJHlaPwjJa8gzLw9g0tVB2EzuFmZAMcMiY/cJAaZF3CKTsVZ/GspU9Rkd9/3SZPhDQo5
wgoYYssW94k3abh0a8smKbTg2Y3uvydTVgurlzWZ8F+p3h5rBLn7h1+br/x0gRMTz/HCi2VW+Cv4
w9mk+xz9NShmSJ1yJSNLMg2S4fKeQNX5P1VwlgvFRpIJCWqhc5W0d8yl9uh7Go9JXPUjYLWk9Jz1
BcI5deAEhSxQBgjN/RI+NDEMFQhlJ/1mrHC9Hn2bvMHITs9PRD7xMEDnVXJX/4YvwSwYVwrhH4SJ
00ukxUj6wgFo0FPa3L5b/bF6zWt/o9GulKworDf46ARNRT9Gv/zS0BnrJW5FrIsB9ZWBWC2IPyJ5
540UQsvo/P7+6D+hd+oCVBxm/tPQ74ITNYtGSfdCbNjpViyOCOg8cp1TBXC74M3hfX+kZVg7FDME
EV1Ts3u3NrB3MEs/lFIjEKS/X6M4xGlLHnnv8WhEz7n36bLqrjBgTgPjpeioa77W4oS3Nx6LYD92
kGMg+6Wt5IoTJ4UQIXQl9rHC19pBl84qW7xgbf7F5KuKgQEtPzv1rcfM1+XNZ6HJq0moFyL471W/
SNDTxnUnoWx4uzT+4Cx/amIiCpHT2IQ4vyBVBK+WBt8amZ9q2zp3S+DEdGYCbWeIpg==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
uUKwYlN5WzlEzTcq7yWg5D21dPM8EkR+PCCPGHqlq5XIRFvpXvK9r/J+W54NtOlweUssBtU0DMJb
dWMTJGMukls+T0Qp9Z/8VIxX4G8poWwXAh4BEvihf8mKVTk6y2hYXVqe7CeI7aWVmglxpn/Y1f3V
Gsx4TYyLwZCE843H4wRDIN8DPPz+bAVnCN1KKjjHQ3LUCHF/8ibXVvIEhpUVvzmmi5NCKQ9Shhf5
5kF8VuxTS1SiBchNywP19LfNg0k1DUodBmaQ02NcwbqauhPIwv0y3FQhBgUGrRiGeArR6JGc5HiB
HY+ZcfqZ8GxA+25DKhDZKe4BQ0UGWVaBZN1FgqUTtFmyIJq4Espn05JIU+ZqB++UUiygjo08x13p
xONw/CJbt2Yd+6tlW/GZ1mVX6E4ZFoLPrvxcFAFGIhDOYk8gQKFVhQsT6M9KqHQqf1HDg+Ee3cMi
B91dqZ7XUBcbFwQJrSlK1f+b6uj0kr3gBkRD5MHZqr8KTHpk+DpPniWfZZn/GN2i8V76x0nHOAxo
lgqvcUkupY8k9yvGXwHnHhFbgVcPJiod/6V+MRgz7FR9cbAxjdkbavq8nPFUx+2RdImh+SJxY5k9
1ZKl9/8SCuKjZtiUrXKQvC4S/I45IkjYtndeC3DAZi5FZYgho8il671A7snOUJbBh542KLjAsAvx
a2cU81taBmdtIjMP8jZltI5B5usyKJl7xbU+xp5n5ElN8FbCD5xvSKS3CihBc1r1Ibeo6jCelewo
e5HIEojcFQCznhIOz582xlzStco6X/Tkf7SiaCC1X/PLCK8X/N+wY6gnNtV8xtc1zpVk+wuEPsJi
7GhueCSTnHZDrT7o3h/NZyd6uvirmPRpzD0ON6ylT3wokq5H+HPfsdinBQGPlrtYQo/viUp4KNvW
+jLDV1j+2hIS1cHH4TEByqsZ7OFJ5wDccgrkEDknqVRUwNI1SkgdCOyYK3JKY8+7rqqpuQZ3GHir
/EvqqFj5Q9dtxKDW8dRR53+FiPjKkh924I1mPgFATGJusyryzrWJzi2QQ5zBIYpJU8Q7aeS1INvj
eQx9Rx8aCYtLiNWF4apWtRGk+yfQojXA5YBGQO292J2vJ1B49rrCu9NPc6FjvSBly+778+tqqFuY
Zhoqw62c4u/2KthaNd+m1z+U1SJRzEfu4xoj0pJltsXGZOpd0icrgs9OMBsALSb2jZdSMCiuOfUI
+m3KB1o7qVh2m6emjYuCqfN1rt6ZhzHwTQHKPnEYZSO1Ujhf2rU9p2qEnrYzxjNNkEj+98vFjKFd
jTwvl5jO5EBKyeN8VyqdyfNnOvdkUz2s7PzbA5CERkmZeO4WcAsIJq7Q3LHU1U4q2pyOXGM7YZem
xOG7R6TvvJlr58p0jpdaKCTG+MZbHrCBI4CvWdhc49J0w+y6HaPPDlNUoUqPXyGF5LdFj3ukjMJd
fW80TC2wdyq18Rb9ThMQQUm36gJY0n/nTVTwCnQIorJcuhnA0eKh81cjEhrn3QmomkHck1708wO/
N1uc87BwrYnmJXkJ7aivgDxWqbKPwYYO9efpNYmdD3REzZJskhrBFUSE5UuUwxrollSG/ETBtOTt
YpW/iXqeWuELEDyDRS77Y444NHwLU+rySHMgGTkBPCUQDFqKvnesbjQxmjIxy74T9Q04rReqtkjS
FniylsyN8RDW252ypSk6HAkUlQQGmdDJomkoPQuzodhPLvQ8IdH4mii/OZLuC/6fYpykYTtTUgOj
QuV/hYKugcfdxeioquUah/5goqqbmX6HLDOLPcbx/u1Ftaf34Ug40y4IJIrMbWdKvc7ZpnOVF01j
D4Yx2kLL/aRiAFLAHng/Hk8VygOYrmlFQNBWNAb2KhKB618XiAALJI1r2r90KYQedQEjwwHChUr+
xBU8Iw2Ft8VSqH7TndWFuKnkRb0/Gv9JJDhlIdRlNQ2AMnS5i+yTPjqYSkcQTf6HAuQ2f+8lIpWx
CIOVsnOaeK9QvpTz7AQ4IKniq3Rr0uM4A+juW4EMHuXXHTm4Jp2qF+rVUC5Hj1nRgrGAmY2qpEQh
VgVQhSC6gG6c2DE5EugYpEqzPCIfJ5njysdx9eBZqfg0PcSQPRj69pqVphUlliGvHSm7gCn/muWC
2M69Zqq3BMcPBVd1bLy1uzrbRaJVwzKFrmXJYMyyjdnCOVXMn8QW1ElUy/zWbnBWy1iQ5K4/4SaG
I4Px1CsEw0hjlsOd/7Tz6UKu136OFsoudTm5CctngFO9W4QlA3SvoyYfCkbxS+VBVyx/AG9zmpgI
gAb9Hx+lwGorLDW2LGSeMzieEuNIWLg6K5kA8Ywov9xpKfT8ttH9mI5sS87hsw6Qcj5iLSnNhyMH
ZW3+KRo8h83dq9W4lnxwlHoqYYD5Q4GQPqXrtE1uif28LQxqfnJeOWF5HBx45bSt0yu9jfpIOM9u
oJBucZFccL55YkDD/+mOQvj1PiMmd6Lxa6NbCG8MoGgZ2ShQ48svK6biOR/wQaiGopVlb1tPbSqy
CjnZgqPm1d3CuOfIi84+GH/llSQ0AnDfSwVT69iluXmVFHH+3PBDX53CdqOhWmHhwfzalptTBGbk
vUwFeVidnQSLbom3Hpm5hoonYkLHWAJ3LXev05mVYLBuCrr8z65oF/q4buFdxKByxjO7FIva6mvo
K4JCzjVaj4sh6MbeXp4pNYF8BLmMaJ/GEyR50YqtesNBgkxosUOlctcHW2qKyJkaPi+77ekedkhb
TmHpTV9vZ1sN5AmyTlC3LzZUHZJhkMWQ5T9nhSN/9VQ4+Lvce4wruKh12tdJ8XWyo+cc2R6HX8Lz
sWFEEzeSHGrz8bs9C3h8Wl+YcBByYY63YHUa4/BJ+vRdCLrKk4tntuhi/aLps0+ZCeXs9IbLv8LB
9DpFkSGemaLYjRQdqcMLFIBYPFwmeU5QYx3UWgFcPQsoIfW8Ic6RYhrWJ19fZpyFrinM6ut7JLbW
DH4H8HHTndHwGkjXACOahjUdXU2j+QuIzforTdmLFGnBvI78+3QAI6LhnG8b+JaVtIk67qL0TsVA
74TS4Lm2rSA=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      Dtre => Dtre,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4_0\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_1\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7_0\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2_0\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]_0\(7 downto 0) => \s_axi_rdata_i_reg[7]\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \timeout_reg[13]_0\ => \timeout_reg[13]\,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
uUKwYlN5WzlEzTcq7yWg5D21dPM8EkR+PCCPGHqlq5XIRFvpXvK9r/J+W54NtOlweUssBtU0DMJb
dWMTJGMukls+T0Qp9Z/8VIxX4G8poWwXAh4BEvihf8mKVTk6y2hYXVqe7CeI7aWVmglxpn/Y1f3V
Gsx4TYyLwZCE843H4wQ+2PrFgl0Uj8lQWLvtrDam8IyYcSPoqznHqW7zmAus63dF5U9OJKbQHme7
GYRTjRD/4Hu8gg730PffyLS7brh74eMgZXR1sLde563+Ffjgub0EzolLxHC0S+kOwwL8bhh5Yuxp
V8L2UQsHs47ux9jYBVjdhzd66IG9ps52USQ1qI1yGIo/BO7TgTD18qpt5T8PdIzWYGm2wp8aBo53
7a2aGIEop6fpzZMVb9PM95Glr5gNVg7qwyWf8/ayIbDPe+f8ClQuUMYvh6sfNFmmijwP3ThdrdIF
XbVGBF+VlwtlYNSIIDrg5gE2w1qx9CPFvf3Onv8Hke5akDX5qauBVC+VGB6ui0qFlry3w+wNKAH6
AK6aYJIZio1lvYmumvesGtYKM6OTdEZxcrsuHFHJ4S1V/lDluymDHix+H01bP9/Y9Ob7FkLvParT
M4bT+0E8SdKZs9kAhb5KHEQoXDeyrvKbh4u/487lONqMFLhj95vCRLx1Hfi7kQI6f/y0nieOyv82
Lbqt+0xrKmZYJk6tJ2rRcSO/OlymbJybZrW/HgLsAeHpMKEI9f8bKU+BViJbC9/A3LHNtyHfUJma
LG4aaYohMksQMSr+864ATWCuIqixcsHMH8C8/l2duFQf1YwSQGHvWhyIm4GCoWRRMClJ240rzoSh
B81QwR8taVa4vr2rtWUP0qwOnJ46fbFBD6Q14Yo3dAeK/RIE+ShqHKilKTrIDQvtd4NTvv7OoMUX
ejpW/pSjZhtoqDvujYeJDURfQnicxDolK3fmXRw61Q9tYoX2ltBd9dZWpitRqQx4dTfEpF8OG2rY
Rdt8bwTNzM3fH2/QNYioc7owz7gRL0YWQf9TbT3c44UxS7piMOXjXjIUWlw25oLt/AnHv7B17Yri
JJl1y+vem8OuTIkaEsCR5CB6O5E/A5ANbzs4YohkgmGw4vaKqmmPK1pHJytO4yxJsI/rwPZ4vYZ3
SBOcjRfA/2Azg+n35dxiDGds7ruiNV2DxZB3jxKz7zAEs/Q9wIGj5DfnRIIoXf2bzGImt8+fad05
ckvoyC1ETcl3C4Ul2xJtst4qV4mfdLViiUbQYkqVAFGdRuwY4Vaj9uzwUaVkB3laxxtLwhYcE875
Oj+8uu5d6pOdMB7w6cFh+UbtdUwY/ReGixbRRlZBVovfuFJbS2K/WCD8yaNztOCOrUhApeuU7qC5
fiLenChipgMVuq509m7I3+GtsXDXgZlFVac8FM7J8ctXVryGVszMg2nwZpZfDhJyl2z6Qs2kANX5
xGDLnnyL0cTZRfWusurrJSu0ikmc9I4VKqIAlFdUHKedFXapfUCYpjEM514UxYsTwU2kjNNwlvES
DDVDWc6Rif3Y2hvwKubxHp3qNBN4Gn1lCbJjd9Otc9olPWZgFfJZV2E25vHanQ7FcTcc0sstMSpj
OHdUSI2MnNlzNsX4vLGyyGwktinbYPJAu4ITEu7rMaoB8yYPySEk25g5cUbyi4Gu7LGF/GLmpHIz
l6EZQ9YFw9vwVc+mrsH7QkX/Yg/BIKB/KOUbRSw6h/YS629U7OFka0XbOPRBh9yHoiNuaBNWRhC8
j/55Q3ri2A+ZAZSlPZ3e8SEAO8vEj3GFQFaUTO6asjNV+0OPteGawZL/kP8ebiudJkiZ3omssUMo
GPdx5RYsWEEcL6ztdxxTJjLHk8xSs+BrvpNWU/NZrlSJzBMy97a42wFYliXZRNuGsrqDdOGi0jW4
/N/OHpd9/hiCTRoz5JQXiAOFiAstabkQOv71jxLLCB8zTqFJcTQLUR0XY+ZI54XRY1zUTgAu5Rtp
puYW1TYw5Uu3F5qAzXl0/X3fIZwBlW/VkvnpDq9Ms6GHkOQ236EuY7RU5pp3845nkufavUoQRP71
Mi5RmSExvfR0fC/ZJR5j3kJiXUrRUX+tSCPV79kBhtZrXRgcAR+odW+oANPUBKlMykugVtPZv7bE
xjx5HWyPfKtVQvz4YSBJrf7p+6o/KlDEhp0kqv6s9sleEYmYVuEPeQVo81nVpP+mBmsTIjN55KKW
bKl1hbfvrBSvjrgdifRTNkxuKBP+1oxM9ZV8aaSVtA2yz/SL0Oz+w5NGy0pkfULRXtz6RqivytH7
YmTESeM9T9VqnSdTAMsl3X47ORGihkTsA1jk1xaKCNxNd06jk6hy4WF6D5s+TnPK0BxuXdMaOa4d
CCYERZ9Yv7prhk4ByV4DO879y8H8Mqii5dCn0easycPpQcs49kasR0TZQJcWYBVxcIeOJe+5KMeC
mMPR0+ls9ETzgyDvCF62kRMA7sqiDd6FQvFl7iyq3abRvkqVMU45IWzLm7uuHVOFwyLBqAE8J4aK
wabInAGSAs37e+Jx/WmK9e6xZVzyEfNMyCoq0Nn4XTHF7giakylnp2k5FLczz9974trraHSuNY6n
NWE+4D+fR+oON7TwcV5lpnx74QcrCix/b+SzPuWpTUCwTe155uJNh6zMrCVFifJtVc1VLrpx1jBJ
PMVAlNEBWLN0S3uA7hE9w4wFoJsY6DpuSdvbSHPaWmIX3R3jzBq0Yf5rDdjkZ6lQu26l1PerFcn/
k4LFetaAzSbfdSGF5wwAkea5Zpj7lOoc/IHCvVeggYChOi7DI7IPC+/M1vOD444+im6iZXYEsz6G
GY4cSoR6BtPZcn+lgsEl60LIPHQCU7qQ5ZEuWuZziKWOmYHTLONDdfdFvdWydAI+rvyrEe4NO2Pg
4n/ASeCZwheDlOjkqfk0Vigj111WJSlRZyA20bWdftgdY55tIrCdkB/K9JQHISlcOv9UXGTzTDaC
2jTb7xULXYv/mAphsPiuYMjw8mit7P8raNHsvz+Ts8g3zVUxyh56f5gcZ8M+1rmTVOKC5vPvB/rO
R9FAoquDrKFbgg8hVd5DP94ura9By2hP
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Dtre => Dtre,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i[6]_i_4\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      Msms_set => Msms_set,
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      \RESET_FLOPS[3].RST_FLOPS_1\ => \RESET_FLOPS[3].RST_FLOPS_0\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
uUKwYlN5WzlEzTcq7yWg5D21dPM8EkR+PCCPGHqlq5XIRFvpXvK9r/J+W54NtOlweUssBtU0DMJb
dWMTJGMukls+T0Qp9Z/8VIxX4G8poWwXAh4BEvihf8mKVTk6y2hYXVqe7CeI7aWVmglxpn/Y1f3V
Gsx4TYyLwZCE843H4wTpNmrKgLwIJRzx/1kS0KscNwZaxpqxYPrRrS+4bbpUsSUpfLBkKF3PfocN
0j7XqCdIVbnXwmlVA1xBYl1xnyxUdcmmq8QnuufKX9+mPC0xWGYEWbDVouNZSchrOpIj9OWJe82G
QmJn6zWZOiGZ6hcCxQmONtcaZmxedTWRSkErjCTfoc1XG6jnFm+ea+/O5PObHxNFn2Bs3SFC+Lw7
lm/wzn8rkHma7WO4zsqgoKwss3v5IUJ5wiuZCGPq7Ci8vmK9O2knzZPuuhKrU+fp7zx2JbykDpVT
vKqsvV41FZTeJuRgllJBS7juX7CdEJvkm4rNHpfh8p5Od2ORGg3uB84QjO9KTSginyqDB2qgpJJU
EvJbvYuNI0tzxEdWXsgp/uHywoW8GIsatOykxseLpsQfe29ixGSGg7dRkBWlTMsNmghklfO5sG6d
4PnTbumvnpE5+ZflK4NNBQhVAPjRMX07kepr2MrRC6N2V1ZOFBq/9je2yZKHt2mWAbfPbA0fnaf+
sdV6gv7NVws/86mPjyxwoH47rMjN+/PfBjt3McOA/VwDIY0MoPXv9wA5y+95kFM7D1AkERXN7MUS
IYCqao5+Q2lKXrzWe6P0rK5f9HIUgRyoXBsJVcgoBJbPS8dvxuZwTLd2+vMvi8gDzVxfpKVsPABm
59yLslmm04nzNwDFn2jbP2kNysNvnf84UP4fsKVh4nXTJzKEe6YzL/okTD+vLvb+F0rG8NLOUur/
ZeO7eZIwREs8q+gXrRhXfARYUZMS6X9dor/OjUmKFg53/yY/tRW6eOHy101nQqybVBNgLpJkf7O3
NVNeZwuTlBSDXmNzBva5FWjQVqBuTWPvDBLVaq7OHFULkPpoqt1bP0V37jZvCl+ZwHiELhQloRN6
hivz883ZyIbnLt8ycuWkH0BJ+KqYRIchvJ7p0bebYPc+AE5D1q5yGvANztH10rfRzP9VYeUxi5Ao
kuYK9sa0zkR7fNmkTgw7rnfSe3xKKDYUEjKjl/j37D3CXnIKrjULEZGr3K8x5giQ3dv07Ee8xr1W
H2JlUYE1BImi5dvUXK6dMUjRbdi4euLZFe31wg+wFD/ZHSMH8dKziCGuX2tsGggwWD6xBltFKu7C
XxfF2cHnoYvJr4XOnqnC6i07KxbtQbQJDuyn+15HzHmCpprV4cr5VMTyJ8NHT3LG1nek2QAkSoLp
2P0Yi1Yn0Ij+qire2ofeNbQuWG64dKwtKXvbnJ2ydr9JwS34HFMfT7+1kwAoYrLGdf7U58zlgF71
aFlxN9eJqKBye9nQpB1IOYfjc6avtMKvx+IdQigDL2P/Rd+H9wpSZBx3vI8mc/tRu06sqbqUxRWn
kTPIesLtiv96Su2tjcfrRN0DDT5S87CO1R4Hevj5EfE7JmSLxqrmU5xCKo887cO/S8PZ29M/9/qr
L4CkxM+gfxsfHZT7j3kO+jwB0ymLCAAimG6wcgYWtE0PcXx4umKUrK5m3EITHVX+hl+Ji7GdWzE+
P/wgoqezFqkjPmzsF1XYMJVW/wu0vaX7/55mGOboR43fXvOB0R/1jS/6Rjg6TD1leI5Otf+eZcx/
E1n6jyA0LSk74O2cPr8iN/n24cO5DVgCs45r5v4dr5EX4LvZuriR2FtrQ53vbF7uBlbIF7fy6dpz
t1+dcz7o4exVtEHFMdcL2XhB9HxpjjKy6DOHm+Sk529wxrKptYiHlpY0j1Z9LKXYkyzv86/lBl/4
Tuz89KYR1Y3642l9JyHbmiz08E0fCTH5V/nKKbhshrFwMBE4Kz1Ur1aqWOA0OPV3BHLeIHS72Uqs
+AM2mfsMYQkTdU0fo4ckZjm+TNXDiImMDPbSTxS1zm8acR80LKpQhrKZDzxKc0S/1R7XOTQN/hgw
6sAfpK1IaiSELEQig7GEsHexQu1a5CnsYYXdDwUiScKVKW0LqUz0I/AQRqCR6rcaSi4l4OC70hcE
wBON2jTCo3qMTWj4z1mjT+uEmdOIrcqVypcs0rGftSchz89k+UnM4vpKW0ko7gKssIRifgMz/xzX
vvjuHr2UO4CX/CBo5iA7MLRm+EzTHN8AbD7bIcpNdXVi/GJX6FdWme0yaN6SYOjsnMn722zXU6Af
QzoqlQB3dD4tFDXHr2S9BZfsaeTM71xgdEV4tP2O1O6v+iiDOb2mVhYF5Xg35+D8ls9pmc0Gjsbb
o6729Ll622fhcyhjtCkMx+RK1rqtIBCTIMHOSp+NLnP9QzNbF1xpyE1Sr9g9oxToEetgScXojLoM
kiYyibaQZzx1+lGbtS4eiZQM76V1wcxFKd05ILnDBhpKcE+hicMMCgqwDm6v1N85hk6D1MEj6rSo
b/6gZj9G4rwgY4+B11Ean+68xp3OLQaMio/CVsW0EoCX/G6YPh4wxqOJ7x4/e33YclsMk1GNOyjk
TqnqS8MmTVmbXyboitVCXWyxI3YoAaUP07BLQG/kqDeTooZqeMwaVB9lxZYeaAKgVtZqT2yv8ZtC
bWWmx+lW3KfeNof9Grp81n+y0qqseksEkI7VsCKQkcL8c92dbzy++H1iHit9KeuymyKMau4EKKXk
Doif9EnfUUoUG1b70d53iJ/2g+jpdFjSMK+qHT6rcU11Ks4r9paX8PmQRgsBX3Y1+SnPn9iSQ7TE
4nyJk2DIKypgM5872lY/kJ6Fh+l2Lh0dOLl2OOel8FrKs35VUk2d40x7lgs55p/4e1SIb/nJoxmd
7zDfCdLmZ+qzmOUPyi7i3vUm6zRgxKK9mSrUg36AjRTHOTAf1jaavvgp
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_2 : STD_LOGIC;
  signal FILTER_I_n_4 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_26 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_11 : STD_LOGIC;
  signal READ_FIFO_I_n_12 : STD_LOGIC;
  signal REG_INTERFACE_I_n_28 : STD_LOGIC;
  signal REG_INTERFACE_I_n_32 : STD_LOGIC;
  signal REG_INTERFACE_I_n_33 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_39 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_17 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      callingReadAccess_reg_0 => DYN_MASTER_I_n_7,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_33,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_6,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      D(0) => FILTER_I_n_4,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_2,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => sda_clean,
      Q(0) => IIC_CONTROL_I_n_27,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scl_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Abgc => Abgc,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_5\(2) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_5\(1) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state[9]_i_5\(0) => REG_INTERFACE_I_n_50,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_61,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_69,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_70,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_71,
      \FSM_onehot_scl_state_reg[6]_0\(1) => IIC_CONTROL_I_n_27,
      \FSM_onehot_scl_state_reg[6]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[7]_0\(0) => FILTER_I_n_4,
      \LEVEL_1_GEN.master_sda_reg_0\ => REG_INTERFACE_I_n_36,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_26,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_77,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\ => sda_clean,
      \data_int_reg[0]_0\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => FILTER_I_n_2,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[8]\ => REG_INTERFACE_I_n_35,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => scl_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(0) => Srw
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_89,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_88,
      \Addr_Counters[1].FDRE_I_0\ => READ_FIFO_I_n_12,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_11,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Q(3) => p_1_in3_in,
      Q(2) => p_1_in2_in,
      Q(1) => p_1_in_0,
      Q(0) => REG_INTERFACE_I_n_82,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => X_AXI_IPIF_SSP1_n_3,
      Data_Exists_DFF_2 => READ_FIFO_I_n_12,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_77,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_86,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => WRITE_FIFO_I_n_12,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_28,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_84,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      \LEVEL_1_GEN.master_sda_reg\ => DYN_MASTER_I_n_7,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_89,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_88,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3) => p_1_in3_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(2) => p_1_in2_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(1) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(0) => REG_INTERFACE_I_n_82,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_85,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_32,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_26,
      \cr_i_reg[3]_0\ => REG_INTERFACE_I_n_36,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      earlyAckDataState => earlyAckDataState,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_33,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i[0]_i_3\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i[0]_i_3\(0) => Bus2IIC_Addr(3),
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(5) => sr_i(1),
      \sr_i_reg[1]_0\(4) => sr_i(2),
      \sr_i_reg[1]_0\(3) => sr_i(3),
      \sr_i_reg[1]_0\(2) => sr_i(4),
      \sr_i_reg[1]_0\(1) => sr_i(5),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_60,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_61,
      \timing_param_thddat_i_reg[7]_1\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_69,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_70,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_71,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_50,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_32,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_86,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\(0) => Tx_fifo_full,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      \data_int_reg[0]\ => sda_clean,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      Dtre => Dtre,
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_28,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Msms_set => Msms_set,
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => READ_FIFO_I_n_11,
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      \RESET_FLOPS[3].RST_FLOPS_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]\(0) => IIC_CONTROL_I_n_28,
      \cr_i_reg[2]_0\ => WRITE_FIFO_CTRL_I_n_3,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5) => sr_i(1),
      \s_axi_rdata_i[6]_i_4\(4) => sr_i(2),
      \s_axi_rdata_i[6]_i_4\(3) => sr_i(3),
      \s_axi_rdata_i[6]_i_4\(2) => sr_i(4),
      \s_axi_rdata_i[6]_i_4\(1) => sr_i(5),
      \s_axi_rdata_i[6]_i_4\(0) => sr_i(6),
      \s_axi_rdata_i[7]_i_6\(5) => Cr(0),
      \s_axi_rdata_i[7]_i_6\(4) => Cr(1),
      \s_axi_rdata_i[7]_i_6\(3) => Cr(2),
      \s_axi_rdata_i[7]_i_6\(2) => Cr(3),
      \s_axi_rdata_i[7]_i_6\(1) => Cr(4),
      \s_axi_rdata_i[7]_i_6\(0) => Cr(6),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i[7]_i_6_0\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_84,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_85,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]_i_2\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_83,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
uUKwYlN5WzlEzTcq7yWg5D21dPM8EkR+PCCPGHqlq5XIRFvpXvK9r/J+W54NtOlweUssBtU0DMJb
dWMTJGMukls+T0Qp9Z/8VIxX4G8poWwXAh4BEvihf8mKVTk6y2hYXVqe7CeI7aWVmglxpn/Y1f3V
Gsx4TYyLwZCE843H4wRpIlLtl+at3V+JaHzzO70ZNypI/sQLpDu6pXgxmT+A+5zTDXV21XuxEQbm
dnliGuxh1OkMENF9hAKFaVX5r+WqcyRKHkkhzpJ50B5uTV81yjYLbvbPVfU6Tcn6e/+Tp6DBw2Rp
v1iGB8nYpW18u8mQu8gu+FWIDIRJzTlp94+ttNeNMkDeszufHoL1Uuo68gC5hab6P6PdtgfAGDgX
CLDNibavT5T23vt9iEpcSi7hwLE7EvNtP7pPjC4pDYkh8XDjPNWdq2b0chxH5x9B8PzkkQZgklcK
IGG/e1itvlop8anEVkYYe2rHCSWbuQgpQNjrHeTiAPcGmvF04hZDXL0oZq616+0V7a0G0mX+LV0u
K9f5TdsLl9BfLUfPUFRNEb6AtoEilcdjaMK24hrGVs1PT8cCxXzrzhOP8A+uD6lONWFRvxUd03IL
Sqdmkl6TToraEh/d07aZ+zgRqToo14CPJsTK5uHB7E4QOUzgTrh8NJO1mZsaLOmnRsuj2NXMbpdI
h5bbhCWpivEzfSmNxdhHo078JoVt21Ym8aB3oqEJW8/sFjmgV1vGXVuIl7kF15PMDHsBgfEc4Kzq
nxLVqPDqKf5c5ulsYRZRzl7lFr9+8YyuaRGoJM3/VpLjHPFCMM1h3Dqe9VPkhbqq6TsJTArqwPe6
BzwLrGWXYry8hQUuAUn0M9Qrz9JeU/jqGuDbDERdoQL2gvSnf0eT3pLFG5U1qcUYqUaZlrxofiOL
SU31GUedtYMb6faPat9RHO44eosnP2dxquNr7F/VHoNasfWxl1Oef3cC28/ZyONvxNCrqzOnObn/
7q3fs41qKYBgdXANBVsgHy9a0w/CLiTsqjR7q0/yv8QDyZYYX8cEHXOEQCGOBD7QXGCjOYOCHuPd
7pUfn9b/UuTTiT3J2wAT4voiixnzDHX45m6MZTxAdEc/1GPHsGoJm9cmkRzIrHo99gn3g3Uelp+g
BlbjhBU5CkN2yhTHPjFDTJzF5Sko5x6VUdBbKX3RuR3nZjuOom1pn8PpUk+NUdoek1EQOWm36B2d
7gAnQZs0oEgYvuHV8646hPxHB39VAOBPTSRjisNXht4YolmTVVs+otuuEXmdt4lFRx60BTFBgGqC
mbO6Sp9CFUFAUalcGWkOjAl4ojFmRoSk6iCK5UBu55gVFv3J/UAOF6Culq1agJFv8jMmANLuwcpv
Zf3su+QcBOB208EPJM8vZQQAmNqsur9r3PlKq8WUgmKMTim7vdb9m26HnLqWVjnc7nc8O9vR4i2C
3DR8W0ZkMz7oD/RKaKGNiEppCLblIVgK0WupIEQTJ8/xlvYt83S6ug8VSo65JMv5BWTv/XbUGb2h
QsFiLv5y6sfqqNCcm8Wblqj73SUkgSwJq4oKmUPXCjtC671w+NBGbRRF3QnY5S+fiU/0zdJWfEbZ
ltVt9Yfd3IwvIVxg++x3VSNpZCf/1RpmEQofA40U4GNEV+pmtXVG7gTYemyQKb69DOHYVfD/18nz
o3brlbk0jPZANRra2OfErZTAIESooHRpUSF42nXlkh8Hdstrr9eAnsmu2FIpIBnZFpTcQEo06hJb
p9W50Wzzr+8+LBgDoB7ME/1tovDCg0RD2FjeyOAA+oiK2jCVDDuHkUg/DFc6fURIT3NmZIUyP9xz
UvYbrMCKp0GNtDBQhgQ6h2qsilz+HfLshAndyZxzOAc8atCyGTe0JkXYPAAZxjmwsRKH8YupVRFm
3scM8kKVEEfHJj3gSohDQXsbZpLWqL4OlTPcRGA/2slj9bHaFQCg9Z9QZlD7MkktS8HOOsXWda8I
z3GzGx8rVhYiKnqq4RP1CA7+Z5qDaVN3JG5ut/GrzJ1mHXJ91ntc5Dm6/SLNVr5VYZ4YW2wxhwLO
LVUdYKPd7uW6ZMMzuYOYl7fW6PIuQSlQ3vpl9e+mQmbPAPCWxPGBaVwdruZuT+LabB+BkwwfxsO6
SiMXu4XkJ6TLvxuCOhko1saQQfnACA8MUz6sm23ZduYKfXn1/gMs/bDQSuAPsuYeWDvX0+xCN0hi
x5TlJKqC9k6LkCeohkeRkjvV7AvRwtjyY35VW0ELaWdKk8Ed+Y6IUk1tRkARn3QW6R/YUH9ri9Ye
c+1truXGpoQBZ+O2TZyU/suoRtDsv2SkyyH7HzOLiqsdf079XUq5lT2EH8o0wGIGp2u0lEgMoWJS
pyJBzzGFCokX6qcLPZGo1AXtfionZrYmK1gMSAQG5onf8oLyeBWWCs++d5T3+rEhQ2xrqxCYwCHt
/CweqUFHucpb2oPrXwJPDmsH0GIISU6obysfKYH5hNrX74FfY4fvP0uYmVOh0DhrKMJWhX9em8Um
7pO/GEOQ65IW+eYfkU7Aizon57omPCYC7J8NqZMVgItwGUvFb+oqlE1lNsqFNXi2IJKoizuHwizq
H5hfdtAk6MmRkYx9ftVleLX+276R/UeVsoxdzAtfamohFdy9lPwpd7zgjERlA//9pjgz5iXKqZr+
I020JYdvyyNt3m4ViK+t8porkEKjuFak2gwQAUolwAX+ldfxIdC/usy6Zn1k9POtwCjCZ0xskTVF
eZDMGHhcBjLtL23LPv1P2wgbJlDEu7dsaBg7kOKq9LLEPy4bdhStpWbJPc+tzHq7Q9fdnYwUveUV
CZ9LjM5QspXub+qm7Gs0njAJx8rKiAyGLq+7fSY7VLpCB8gDiXf0TsJZSwNyZ/vdv7zKeLku093i
aFW02vbOAetCgqia8LEz1/ccqSCtkiqQrQlBYzkSXE3llndjfF3Hn9s33Xa20gjEZpbeqUz68+7A
7rJtuZ8WXFK6EXSgKOOd+3c57cj2CZ2EkOOXHX26iOIXUN0moxLiNU6KDmLZaud0TlN6pg/qbYeG
W6sRaNVgQASBCHM/hXm848wt0qYm3aZde6dVLERrZJmz4JF/M+wVFQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31312)
`protect data_block
uUKwYlN5WzlEzTcq7yWg5D21dPM8EkR+PCCPGHqlq5XIRFvpXvK9r/J+W54NtOlweUssBtU0DMJb
dWMTJGMukls+T0Qp9Z/8VIxX4G8poWwXAh4BEvihf8mKVTk6y2hYXVqe7CeI7aWVmglxpn/Y1f3V
Gsx4TYyLwZCE843H4wRpIlLtl+at3V+JaHzzO70ZZjXkcnpIofu8Vu2Zaj5d6Gztp6WBsXQ+6zwJ
shtNh8t84F9ZVMJYhRI3OykKpxDcHXku9EU0Bm5HmtzbZgS5RK7INIhwSAC14PZAt1wABOvjGXcm
DHLrn0qlJlelolTEBLRYbT8FW+OZhN3GsVRFyO3We8+kAkgUsUbXLWhrBqzouFENIM8Q/altvc4d
wcNEgaamd2JP7t/xpI7MaeN7/dZF7gHTFmQjPB903TnLNt5pizVU5upWFcEp+OXcoA9/uaENyPcd
vqmRbpzDt4BBk1ieCWxpHTxZ1TPnqoVd78gR7pkd8F5/WmEWTa7IS3e+u+JqIROushCiAlhYOK5s
9za8guWeF825wc+zaIAx7aVj2oK9cikyopuNgZdqDiSjVNbgzug1kPtznrFiLZxNMLURvH9VIdLC
2KPWEptpnAAyQpMqjXUaV5U2d3f4td9IjWP38pnP6kixjAiEpvronB11X8of/2uBVfsNvnDCKyRT
6WrBwh2+KXItvJLr1vLIOhJN21KACuyr7sy+CRnjcpdZkh3LUyCJwWN7c9UCclRm6IrlUgjoN898
OtjFNyEDOGv9ITDTjpsxn7t+gC/ncVB4BNTWT8ZSblhp5AqmHx7U3gSygl0vOGS4QDYe9n5P+f3n
NqnLT/midak9YxpxbGPafiCTpP9F1K0xdXyK8Z7dxmcdUMyPszj8xjh1tFMo1rEXNa5WNEr1nb82
Zcp95kAnpxgAYd3yxo9DUJkh/4AdOnkZhJ85aY7DIDPkh+OpmzfALsEF3HZ3c2wScQl/hLJ7t6lu
nxy+g2l6fnK3lSyH0fZ6k6FoEuj8Sn6dYg5SZl+WnomN1iKumbLXm32uj+BZnwPXVDDKBhKX3lSh
Ct9io/hLBCHrk6Jq3iYiMCsTMs7tCuR036PuJ1j1/CTWl3wprAb9JNeCHvp4ZbOHYdQxB5tCf0Nn
b+ZkTz8UWIvx76EUSsDgDoo4887TcnVaahtqsLV80/Vtte53vOLaEjwseSd+I0UgsYPkLXwFAdCY
Xdvehuc4CQFd9mqHwcdIkiz1fmmsui6vP/eU4zYC6a4p2uwvShnkiE76OoNVdg/0/MscP9lskxjZ
XE4qIXSoXcAtVu5Qh1nopDbQF+5Bzp+Yp+PtXmXxWkoQT3Bk17SjKFEY5/il9GwANBHPTPglTGeD
SKauRMLOVMMpJRhW4zD9F/36/eEpHRFJaTDWM/73vufMGMqZMrUkT8enETNew/TjW2pSqEg6GfbR
KrRHh/kDcSAegEuugTIX54ZqHImeeLH55pLEIjhEDwFvS+q0FIZvWhtcn9s4Qq1ZJuf0fhuBuHpg
79kr+AI7pyinwmQMxKEtU048ZLzWpVjw6lD7upMr3V+nTEx+Ev8TWegTspt9K4aJsp9/9M9K+9py
bGlO0paybzofOj4qD3eXrsLA7qg3bV/GvJDzXuAUCs06WUUsfKgM2TlclZgrFv+77CfD9ayVkfjO
hlf6G4xNFWpICoYfY+LYKD2cYuarFMGQcm/GBbsH6yyiJHPBviL8i+v08R4JFojn24RROZULR0EG
ThzE72tsQCVHbVsFKfqGQtTzs3WmgLOADuFHJ/mgRFv0VkTzd/jhawqW4el8D9WA3dBgSrZ5hBEh
uvkIf3V0nu54nZeJwf2r5G8BRYHXKB9E7a0UshZrB5iXz4F+gTCi7CQ5PXXCzlWVd/jG3MWgWn5i
QE6xmZrwGC1PcOAeHZ/TJQOW3lL2rLaM61dwZ/ZKn3FYQOrnTqP3HogkvJfz/GTIyGA7j76COhmH
EPMbycvRbKMquQD2psq3R8vcq0LYLtUErf4DY55GXG5AWkyL3m+kdR4H47b4y6wt+4eEEFzrwlZX
8J7BPKofe4EGkjRnLSlh++dtlqDxWf2qVkm0WfeCpx7dGPDQ7lFJR0xcZ40ZjMKpJLhNd1uIjeEd
duTBL3QmN174ptAVQ0Ah5PiWYxvU0MN6SySCLhkxG39dOh6a7N/ZQGERPmz6s9P/+J5/vAqGlhdy
6VD5Myfbs3a35PCvem8rlNKcDSK7xsmXxpjW0AW94LvaqPX67jQvuxpxXPT/bjdP7GW1LXYRfgwL
S+jlstSZgrOWXpHckNsxPC9mVvede50cxwYET31ZnhDeImZYpBHUe78J40uJAEilwhiYMbih8V3f
gosMQ/lHFfDSGG5MN3eddkRxL6eukRTcH58/eMaBbUUtb5YU6kShLjlrXE4eLfkI2FsU0PmfMnz3
M42hYzipNpWqkWnhOHTn3eO6XsQpAX5Wo/VgTT5FbK9JlrasjxDml+VXAQwGMGn9Oxmg7nxIaPlz
kw74Yaj23vjtKPXudY5FpsvZTJGgCmptz4VCbjIPxPdBEWtOhWvuKabuw2aljmmWmLBNhdQg3lUi
nGe8Xx2BuQkRzlsrE+rqhTzS5lijwZT9wT25YEwzv+Wu9aqvWODumBEnjxFeHEcc3p+4FOyMDmhO
dy0jk2q+fVo4Kxu4bxUwtUsjRw6aJ3SIeyh1wgF6u+/2s70DX9qbwjTZRjLFozNncexVJ5qY06Wj
Beqy1EPrnuFb+rPvGZGszeZR/qtnMqY342VxR54y+dKjggJD4wTHyzLoDGhPLHgJSCOlRl2ESVlH
5BRhLo3ye8RsdVdbrmcyP14Vz5lwnoCj8DCsuMj5cWWRmViM9sYl6Ep/GtxiRTiiUFT7VEnFyDJC
fThLJQK/R9jTSc4LngZ5U8IHQta9j3J2i6ev/UOAb+iSj7xEXM83sV4XmJ0rLEkjeKAvxRjzvKNb
T09ZyJGhhsdrdsmOH0ROou97/Ym+XS7po5/I3Xf2zEIuYPOVmyaWyBd+ww5wXPb7Ay7qOg9ePpB2
WAy2Z4UKMNd8TifyPON+V7vRQmwrtQ9gg1qw9ZfnpF6zEGMyfW8GCiL0xoBTaCHEM8mUu9rV4tlf
nl/n0RYL5KlfGTvAxdDwd5hRsD0IPi1MN/al3WDYPsZMlaZRwbnGtwXpLm/tI2MvklmcDT6lgCSl
tvMiNL9sDqRTvMHI648SHNRXhsUX4PUEifl5AO2qCG5mXdUBlwRXgZvHatBBqwOL1bj0hA8KybhX
QvOmS1bzLhO0uPTbtqEfSPARjbaNUyHusESKd8a+dTw6ni/B3PKLYcRfhxY6BPFLrZ9u2/Nt++Q7
YZ6nVZMl+xUOF1jkRIiQWySFh/Rmi8/cXcDkV6x2JBzYcbN0P6eco3VvfdK0XUUroAlAdqpXrq7d
oyrQxl4YvgYaxNiTcBelakCJHoOEdS/68cBbTCs0p4b3mZLaOXCk8KQgSNboc2DCijcnwROr338S
WCTosbPJkZjAOYoGvRKxlLFfxNQXt3XpYoZc4tHICsuakjK7wdHqB5oI5mzWsqt5OOHjTbiBlu4z
m8bgD38g6tKRinh2nSBGhL1htEmKjGu7LLB0wUSet5CflmqRDghpCmIvz1j8kO4IjyovygNElhSI
ILSF1Jvn3Vr+0yAfk8XXGZrqZEtfxoekm/8XOGMzeDq/iKh3OszZzsTNCYmPTgjRBLbs7PylAet0
KibrAh9UsJy2LYnLzBrzm/1RTz0KfBrGqB9HJqPA1ES1GmQd0F28VPsCp19OK1COA5JcKdt5sEdW
rV/wS0XuU/nw5RDgfEKb3e6bn4bga+bAZaaim9giy9cLd+4caTBBg5BiXC1C59IrcK1xYkdCv68H
9ynt03Dog9YtYT7a1EqZ4EHnG4myaZpVvt9/8a9G0IIPH198W9wEH7xKW668xb29/AtTKdTpSoYT
SFCEnhORpZN5OCk8kY7iETrFZ47theD+mywp8Arak9L2E3Xh6CvD0+Rlz5J0M3GNt9NNX/SoPPS3
y5tnAFVH0d15EzWBcxdT6pr+5VdIL/LgINj5o8NKw8H+bO3sUo3XkMJgWJqS4/HQ/Z/f2Go/dMIg
yGsHYnkA5JVfpPXAgEImTFs09SHPGuINeltW+fAiluCQe5s0QOC7f4TYpHEv0BEeMefzcs428hYG
zDHwT+oDkcP+Fr/6tbGOQAbbmrZq0qHZ0RpCagmnNSa2ULji1++I8v/+TgMDvCL481im2PwMFtz6
2M3VDpWAa4h0yrYrGyR5sHbG1O398ABJlIdbEt4ewlB/+fBhafOdk+ZVt0U4iwzoHUftOaTsOiZ0
V10BYMAVBg21FOlBrzMAHksaq6W8TzuO7FKItQszBIT8sXBehW5noGckuf9nKsTa0OPxxxYX5lMC
7wTnuGgsyIR1uePkQGfZh2NdMON9oBUBWyt8xZKI0pCbxMwVjAvXTRiViZaH/s1zgDDRRjuOmG/t
5g7r53btJ3Fxa5IOC38Fndj4WieFnnLD4FkluhVgedaOF5Iol5ExBjKMsx3NtjNQB4fx/3aBfH/g
jRFW2rwDo6N2CsFXIm0MHsjnbWW9x/FNqSMNqaHHfSVYVKdHVi8Md9AVXTS9RuGmgjJxjW6lbfS9
bL2kzTc9hH8aDzLjbRSCgP4cZfqsxCZ8gee/1R5P+9AmX4KXnGY44mbGREvfLDhiDIO/8/ncJ3fw
/8P5cc58cP4JMc3L7BG1EypYyn9MmJid7JGNvZ/2ZwcGjEc4bt5pSRG1eCL7vOV0yathJ+SPSYEK
pAoHjGZbIbtL61vRLY/dlngsJfZB+WyU1d38c92UqcW5kxIxQPZIH7JgGFmPuZ0YTGztD3CMw6nT
3cwDUv91d0ffr4Cm1KtcxNJzI9EQknVJAunpnHji424PMhUsfIQ9L1zpf1jYmK5v9RVeRDTcrnph
YeTaLhbvyd1jQzMyxJFhecFPji7yieyXE2O+NeM8MNJdPDfsc+5eFxJ4r6PiYC/hLQSgAnmOC0mG
eVbW6WBsrXcli5ZFtfLOFmPqtt6phtONjloKJOV/zUvvH2I6FkGcm8j1D5WoCSCOGrsKiLno/PTv
VEIJohybkOwJugxobdj8vlUwWa8e5Yv/aqYFJ3bOnJcgO7wHgaUUeEWYx8JfVtXEl3Y3RKdGMyjA
i/o0ioORzjSFYeVfyQUZBAR2mIHHOIXdtvE59g+Yb5aDgdaF5BGcfBfpSf5Y/5Xr/g1yS4VSYqx7
c6lmKPRXN095hSOScYJC+V0WCiA2GF9beT5WFvq2zXbU6GXVerIwwf21YU6fufufZUX7Qe3IcAUU
mS0hrshqCVTaEyC/afqcTQbkhcftOz9PzpKELj5ij92QSZ17crcsTT4HqUQU8UhxdFJJoLdELaDO
a4YCJaIIh4Oj2AATrECCYxyTfuyveboaNnqnSKe1ykvcK66EpI5FIzF6pdxZcWj7Lk8UwtjG4MCL
BRKXjDwyQau5QPQV8f0PRUVcYkMNkd4q6OGZD0s/CTtYs2BdWvboD9MMWbKvJAxQGPhwubhlct+b
0xFHl5jgaUwLqs2oaqwnhn/w5Sca8GLAZ0G55BGlNw+Bn/05aEz9qLDkqLd69xc10LM3V3wyquFQ
wFkawfkowesLizX/htQGT6qglk11/m+xY+20/RIBGQVj8sqGNuGurBaXlN927VKQuoXqRvkc/LQq
Nm617QNPH302W9Whjb0ozfkh3I4MGDP0/0M5xgQq8kKjZMkFvicZTHhtSFhSDvGlg8pSe92cEfR4
ZTK4p02jxMUMbms0so0aK8DvGmA70Giqh9XjsgvbGE6i2qNuxzacJAyxfgL02PyeWNbC1KBkbbhe
n6InLalbgJRLVOejsJLGk8wrgrB7jG26hpJu4t/IAdQg8AVCTU4wGAOGpLW4slCILSVVXH57j0ms
8cwFEwuZh9UZpJJnZ7pi6jml91vLMBHcPScbZzGgv3F6Ua9LOMymB7doeY7STJahk+HZyzzBaR7Y
pgfhzfiRq7Q7Xe0Qs7+lQRLZPiE95EZ9j1176kc6mhudpKNl4B1u6r9LuqtbFcix5yrIiywo8oVD
Z6q7EH9G7mdaPrpYHYD2btYLwI48HyIZVRvC2EVeE5YsNB1uBMcSBztct/HWyzUuXdgBGnbGdHPc
I5QQfAew3YS1NbqHuY+0uaHm1xM2fc5ytKzPEpjtsNDeGX0qW6VgFZa8240zZsgXvbsXlWXO03Aw
BTa2ygbQKcJxoX4PGUZ2xqc4LszmDUahhwL+Oq7eO/zcNxEp1qMo6ztvke9rUeOdaNRcAbAsJjMm
YJShjLREUSRDBGgJ0GymI1FoafJab5at6edmb8Sv1hwBZNkaotsZtS7sFtFmDAFfoxuhj4ydk3v+
fbek0i9kBk78TNwksRCFV8pZCwIZhh52VlZhJJhAmfpgM02ELLW2kO7hRAxR3VFJkVcjv2PyG3UR
fY7evqpXpxqJKw8IhNYow42OK6uXxgBzCNG5DO9cWPLG5yg7CROGSGCnauvVqjn9/mDKcrPq8sGt
Kpw6WUfRuVKLSIJKxaqSTv6qOaFUS7+RVVRGF9AG+swpFR+M4f7DwyuAOkqnyo0JvpolhdR20ZKz
1oZ2pzhvZLsJ4E/UpvFAxaJmFXAsk4mem4fH/y85TyaFurpu1P/yLKeahtAnSCBcVyCWL4XHuGyR
KPO6d4FIMTK9iqoipXrAc9q0ZdxRHjXnYXRki7f+ipBwtE6zBw0ztYmYQQ7ul5iyTd9OmuzmZR9X
nfgt7rHREphEu6Lrh0qiOG5GatasLJ33cU1uKa9NHIMK6Vttoq2djnB2BkH+I25+1StXy3WZD11I
saFNrxvkN5LgxU1n5r28PrIh/yV+FCA93gv8jXuVf14zBHdGSI2+egDt9HBP65/5NcS3JbphWXbx
mypItXDW1TtWPcHsssxj9gBOjuXcZ3qLs8FmB92dtymOTrIKm29ohIZiSysiEni5uhKyWJyFzRWy
ITuKQvJkQxVA0pqjShpDQPYHEW1nAKYR8byy3P6PZHkyNf/q8weEssY6PKY1O/74Kcef3YzsdkuR
ORvaogFCBvSNEw16emg7I0bshtvENs9/ifgD9MPHAY5wvNmDrBa1iyoyxDTVB6iqIpPNDwvVJSAK
1O9e1CHNUnG/aRwz2KxNXUq022N1zL0hpNjSN2U6eLl8v90xm769nJ6ynyw6/wkFxtKf2ddp2uBi
MWgq/ZVAHtiMo80llG9wFGuswSHGQJ/zb7u/fNIMi6UeTZLEyELcbVMwpcJhtmJ/Jjk+JjdNxTsG
8GMgF2JcdEOpqEegq1qohLgv+aWiRxKw1rg6kI+QeFaDhivSrLkOCXnR6tlT/WqgVi1gUMpQ+ugl
O9w1YTU7AoV2oUtahCBsnfbM7UjGYFa7btdnhgTq57Nboa7uvviws8aSj0lEGXf5kKAxhpEghM/b
dC9i7sUWCWYUFGr8rsbGlwlJ0VlYMbHari9MDs47zXwXf+w27jMllUyDi94baA6BiiAsC86QvlR4
VotKBJnkY1hXHojwgEL8xPLWwSeDVdE+2k65ka5BK8WhXHMQAxeW4RKpF22x9B1eAXLeriNJg1Wn
o2lNr0si7LP0QuXbAIkDuGDfJmgnHy7BsZI5oPjtnbnY+ElJQYBHWpRxFPBmJOB8RGt4FCTecMpB
sB2AC5oM9d94wiL3t8Y7tsZSodbyyBhuxgrXH0PLwrT8faeR53NgReSVVkTn9xm/MIuNVph07FMk
lpcLHX29zcDLA9XNj/tINby5xbw7VH7MmQMUQRbkRlcJnGIOOgDhlAxpCxH7tYsNbXp1wZG8X7Xg
sN0f6Lv3odOqbzeKOprUI6ZLMNdCGAZjLibpPKhApdPwjkxq8ktTG8yNslFqaewyZ25I21MAJAMA
QjoCSVhEjWY7nKi+LbINVtZo5bLW1XUDtePL9/rUhtcxgN8uSfUxsbpeJqphKA5kdSQ+9ezuD1Tk
s6qb3H2WuFLEJ/J0AAhrcf3ChH1lxIVYW+6eNcngcFwjQ/vlg98KDsxjnOmaJA70BDPlyDRoK9xJ
/9pEzUiXZN5x0KYP6L0QUzCaybKZV6w/62fB7WHFg5s/juEXNFXHdrFuf+q6coHevEcxsQS6yQQ4
Wp1m5s/+o1mNaIaV0YKEyD+Lhi9T2XCgjV5npW+1mwZ3zk1IPd2sOJqSeXROsiMC6H0P+fpjOAyM
YWMJX7VURT7NESo2yrUPLpHfn773DaHL0SumKBMhMPzrpr20SxuimaLxCA1msi/a1fLazvJP3nIN
WO9uM+efVMt0UiTz3IS0gyJgCGAG2D+sRqET3fst88yR/8uE3BlMvCVgip9LzamBlmgarkLPmEnD
bWda2s4OlneX3Tx0AraGUYCMSWeVGnFyhn3cIXBkHC0HiuamMmcv5ij5yo1pmZHS23EHnNFBModD
9tP9Vl7p38GRO/2F65Qyc9iqMYfTUKH3nrpyYIpAFOAOlEVThq1ltGiCnVgIr6MEfqyIkGX7x/qe
iXDt0RVOzqMJzBbD2qZHVaraqiJQ+L5Q0aNFW+G7qVLUGBGJQwCkmyu4H/P3d96oX78DwnZDeOKs
xO6EbHmxhSKLoCDn50d7Mjv8WVdlj8/ZDyxuAt7AAIJ8UUe48KFaS0DilU1U77k7/uKqkAC5+aPq
0OJrDSvuOV3uLpbu9hCx05yXvmS4mWmcRH26VY4pTh0nBu9+IoCLzC7+mGSwkwUNYfIFnB/lxAZQ
lvanQ1KDqUPpLxn/BT27BmcPWfSrPxrSWz72ojen2nhTkggxunhvrBjuzthwvbPO55gGW5FXEGEl
KwbRi3jMdOKXHQ7ex6j+O/A1GsgHhX9B/wiVNM4S5a5PB8orgLZAITLBSe/z9WGLviuy4wItpE5P
UG3SaTk64H7RV6ruGGE3iMrkL/Ln4rayQbm4xCKx/ToqhXBhRaD5aTz1aNwLfTvpog/NA5mMG9Ko
XzqLz2kCbAn/g0R2Yc2nlj3IEiibnWo3b57Ntynof/69ftGr+eCeLS+iBYqlSeZsbnEl7ArWesRe
ZKl7ASVHhmIIVVv+0cSeqDLwseOEEYmDh3iK5Kh4/yrSoOI3bJRpB56D5NnRiLTjUo1tSgxiOEIh
kQO85YHHnXOsLCrASDBwUEAWXHLW9LB57Sak6OuHN0MGHDt66UhnYcsiNdb/+WwB4VO7KCOB46TZ
fTF9TdN80hOgxwVtgqnm+bPeLm7ygMJmJGvMr9OoTqtvqqIDDAK8CCvoqvP60C9nT81MluIn40qC
sS6+LKcBArNZPTEArKNTUe7yO32fMRMNBaViPjkoy1Df60/BGBoFcISfFd+4+bKAAbxNAC8eOCc6
Ff/efEOcvgX5AZv1dGlcgkSZBvmf7MUe8xvVy3c+GZrQfuJDRKM3LvYblrGNmlrIhl+CX8SqLeI1
wysB/RLKti+B1ACugPCpaOEjC4RymY9cjb2yD+qEQwyoOPzYT2PZUs5zAfe8Q7LlGJikxCuIglvu
dk0CSaXvW5PzCLeCEiUido1mu4vOZVLunAkPR89Nxw4+f3NskGkQcvID+3KkpGy458i5+RXjPWRu
M9ZBrZLw3GQ3G0Uuo+neN5lx5jgJBjyo1B9vrogSR1a25BGhkPwWp/cAvfvnrfJjrWb98+6607a1
wEHi2W0TKotthJ6+mebjiNwbVqYwB6lxMeqLeqjZXgtykNJPW1vTiCHqaWVLLM0a1XARs5BjxBE9
MnEmt5fsqCvzEHi4PKn0aSVdHvVFC3y6YpzPIFmF7ngEY6OvivjTAOgFy90Aq4CWL1rT9PvAUWXo
C9/9wR6/06EG/XgAaAh2Al8L2nWG/S+U1o1ayAQOZ+KZz0IuFN+V0Hsng3o+vquhkMpdc27qSjcd
/HJT65sD4LXK7DUGyu/D5hTaSoAn2+vuAmHGdozOz1K/IoYVYVFy05ynfLuCMiizZkjGYF5A4Acj
NK+4XwrhQVzpbuPyETPt/IMxfzc3j+5fE3u6kvOobbSOw/DpeDMFQCBLnhEZIGqVhOCaKeQwV7Yg
6pXAtMC5/FwJdTLCk5eQlwLcXAMCnUXcchItamXNmx01g8dzVl0H+xk0aC6zrQh4vhAuXQuYlxPD
delg3ngsIY1UObMgp28aMsBQ/r9nxEG+GcAYhb/9lqZZCUPYPPMIJfSY0DXpf9N/Xf0D8K7WSXnD
RVYTW4advqSDe2Ju1lkoQjUSK0Bo1NGwXfJUPsojCxcUltiiw9ti5vzV9MbbI4nJ7Q1ryzle/Zpo
d5GWIf+kVVcWlDf40Scqyh4nvnMwkeXJE/DBmeew06OTlz556eLjkg7vJEldpwZixE//tEF/ZdRx
NQvev73IY84GcCMNdLlOxsIGS10n35rmYtdtWMosLvmD/lBb/pSBMQRQPUKYT5qnB7XF4FIRiFMK
b/YAwUcsjF6ngpMi/tRa6gSTPO62s9PsxKONOzEMTo6lLN9clYH1TMIbNBxWqxh4AgxWU0+kx3t7
89eucPoGjTV/46d/dlooCmrTu3sFSVwuAW86xF4xyy+l5xn0mrTf9INPISPrAbvnQ7IHeULgazhl
lmvDP9rJCZX1XVzNkMrvkuZ+vuuJPdYni74OPHq8vEA6w9E+QrgY905EjcHUDrpjG5Id6NCovW1r
C6GJgqj4/x83shk1U5xOCpEWIM4lv5GG+gMxUKuOPTDT6HbpqZHurhQc//IKJhTDsfP1og9vH7RG
KS4gziE66U6UfGLqRtDku8p3Dvgp652sgyHI5N+e/WVklJ9Z+J89XFsbhYj7wWUsvorvWSDrT1WC
lc8Z7hkNYr/SnPqu/dOsYLooaOHG0NqqlWxoYNJj9sfk+zSGWDpv/BZJ1FcaJoVJqOU1b7WTVdDu
2inSzUgfGPnSsPOKgAzmNPIJdtnj0Z66FTWmTl+CY+ifBItKUkARTrhPXGnDxLF7a1n7ZcpAQ2Ve
64uXNWHYn7pMMslyaLKEi4vAC5euMoZ/vV8Nmi/dJ2/RDHx0w9ab6516/PFZqW31vOTFOO07raHk
aDmZpWMxKSI9AtAs417CO8rvy7lrFP/bwLKtJDqtXtyXklsnbXT8L7jMX0H7gA54O3Q8lIBw1hgx
oNligANtkp/pA4hCZahVhmxfqexgzqzqwISQ1lIZBgDAjh9mkwaEdezLa8r+Ha2bHmEy+VN/ce5w
i05X5y87cVCSbhcIq/bdXynuLxUovWAQnh+PBWYXRrfDGks9KmiKhZ8WrcmmRqYc4o/DN5nbTKBT
FMEUO3Lxl4kyXR08w/Xe0kghBapw4DCnsrd+zfC3VEou7emRaE5DUga81/SKiaYvxF5ZhSUiORHC
7B5N0zP2yeyWlOJga+OK6ftvg1muwP7h0UDNMPcry2WKTn4MEwJzIPEcczPzK4oJfgfp6USO7Rsj
bt93JrpiAvejwUl0BJcySk044XVZPo7prtYh8sKHRgju/NQ0jx1KpMEL1sGtWPJWn473M/LNagWO
s6EmCbLv8cfURN/22vWqOVwH0bqDAZppECP4zOT0PxAU9T9qI2UjymN5qNvnrE8vscixEpswiv6j
RbyoSyyc3FsHT5zq8truRer5vj666JzPc7YjLqOTBvDvLypmco/T11bRaowlfiD6xDx/Ek2Ku1K1
rMieMhpj7blUnC1aT49ZmIdOqG6uVWEr9ZBOV0FA00BdRfGaMJKXzSUUKOTSISI9nL/ojN4tLDHT
o39UNdhTdnjydFMC1MdiG6twzg0niFk4d5fOun2ZtlitMvAH7S1haXpTIQiErGdW9uzwIqCm3uFN
PjOYYr30MQI6xYOMFzPIq97hyum8MsWWTgwihXRiQ5WZ5ftRXOE0loe3yoa3sbkwBw5nSbSM6jMU
Lo3YcXqoqBjyQ435DZeCzCs2T3m42airgruukgAfGWeRRtQQeblmLtj5KzAGWaMP5Q/FYOgWc+v9
y8mxE6FMjqd+WcGDWJw7B/KaGd7QygbndV3+FsdoUEwEigOW5HaDRAaQWMA0a1vdN9t29n5QezQM
U1PYBsGit1qbVhK0RF4sIykNCxo28j8vpA706QU5lBfKN0qnxPykZ1nVB/2OrclcqZBa6wsB1ptw
v7LD7RDk1UXNAil5B3f7PpyPJ0VvvttEWByt5iWRu7G/9yI2be8J7YDZBf5yvbB1GwA6P3rdOFiX
tbpurG8ocvJPjge/p0Argv0OOYLuQbAyXgLQArhWJdUTRgWc4fp9o/Z1YmhFOGZXM9wlM9OvM05o
OfOhbblsrYieQY1TlyxBUYrFJZPB2x/68kelVEnlGbiU+w4KjX2RVnpU3Jx9FZDumn82oove6qqQ
2L086sRG/LooLkjpTNw3B/NroSzRCHGAj0cBVWmQu/ThqgTnoas/fo6gk5lraj8C3/Xs1gXN5FO/
jVV447i6VqJMfvqN25/BABrts0McI8njyzuHc0tn8WzuS5HvTi88ftSksQ52dPwlG39EQ8cZ8LQP
IcqOLcgMkL59A77ZdapFDcvQCxObyZFllMBH1XTBb6y7KbmnjtkH4cfk5+6jHD6PRVsqHfFp5xCB
7f7sIVpzBnelgDipQ5J3uyAvaZ8V4w8xzYZRtbSiddEeHCPzBjuEmBKtASw3+AyAQVz4S2qj4cng
J3+gct4zhNqA5tlgSJfLFoKqzEcuUwn30p/e1l8Wf0ZRD38jlZTjelsEHjp3uprSgp6U6AzY+hE0
PmhueNcG9vXHkd2/r2BhzbvWH+012QbYj9fHJDRGxZrGTZv7EnUKds4n+T9hkBGW1y6FPes6oQJ4
ZCF3lEImh7/gJPDChxlCGPXour3bdu6QiVCShQ14aP9bbl60D1x1a5ELavLs+TRZ3a9rXEDxiPUG
URAE0p3/6F1oY0qhR0BUWmZJGeFhFwDrCBH4nCLV/HE4Sx7fvMXXPi+6AEfMaXVMZtjAMzV3NBMZ
bRZ/Nmyvf0mk+Ewfnkf0bHeLBArkBcHPrx1DgPNCiYfju9TSW5BEIs97OjtjRggWA/6kD/GmgoXl
KIoLC5ykx8rq05ayOlEi8/txna/JKI5owqZHIGfDHOi1zy+QZJVZQ/dcy9yQdTNchhE2QmZ4HH1q
WqoBeoA63nLP8eIoiA4aNp3DUbBdKrMda2bRIXDvqXAkXppxzr014GQSkQXYnJdAGDU1ZoP5sTJu
pLE3prBNlnzYHSw2z/yHPP01hIosC9ITtTQw9w1cKqMyZwotUUuIgdnBs+C26BvDNu88Te+ep3wy
kfnKYven72ILRXzmnYdF7sX4/S7IKDn6M1wmOBSaZpBt7Hn+uqFismWW9GGYw4H6I6LYQxZ1nRK2
mcFPLt5sH9YUisgQi3pKJZO/Ht0OLX6lWdCRqeKuNPFuJjFhKAPb9WkWncKDTt1u4GViYj0mEBb5
W9k5CB+D6g0maOfwy/fcQCeTGcvi+eeCrKqlZyo10xePLh+r7YOYEWlnHIdtMyWU6Qea6TEotiZt
RoiHSPv3J6X7znrW1glGB6OKtEWdVF2U94imSuBebwBvi4kuDQ6piZ1s2dSpACQCsezqgow7SLz3
wd5n6YO0CcD4l/81wQO1anO8X/mzUjZpuetmh5L/nHoV6Juuw+T515PmqOzi7/Z6qVHFoYfwHQzn
jyP0GfC9c30/OuTOw5bCVyj/ZukbotaAVt0r0mk19enEJxRS+Ta8UfqpQwbHTGQyOzDhls4HzjL7
N0PlRwtOu4P0RgfWGzYgilF6QGnhmhUoWfb3I7AUgguK2zTPgzvJjweiisDpwzUW3yb4hkXMUa3V
K4WBN7a9/ZX4N3Qp8WnwqQfSYAZXVwd3Yk9kmGC9wT2b4Kg1rNY8nRoBO26hG5VOrDp1575TsGm8
/q0o/cKwQNVBLig/kt+e3LgYE5RRG4Gzbwq6Pc/pzzP6yrWkETvpzzz2YQSeMTGllIdCVz/jqq3f
D1OIYPNK6DE13ePrCgXtEVDHpJsi+tOPV1EGMhuGqFGTmLBL7qFfCxiyfIC7gVAZYNzvaG3+esqn
RcZ2j5S1qefefEYtZtXasthLqRKDM/HVqCVS5KaaNlOh/gzoN6Ztht8VMVNhDJ9sK+NoH9hwv4rQ
O4x5jJmqvUJvzb9/HU7W2zea1FAIh8BudC3ocLayTcQPgEcDkXQhQvC7Pv5q6g+P9LN241U7PJrz
Dfnd+REvoV76VvtiETL56RMfcqqd0nV17ab8YvbeXnzqf+CAXwBbqnuhJZLMOL2G4ZB3g4TCi54n
uK7NDUURSU97KBEp6ovQHNK3PX2DSH8XdnaRENCAQipBqgspVDmwsbTokZt4KUSeaNUdunpBsqpl
xJbHiQVSkHQS8VRDR5WNVCQckUtbWkJ0u1EP0Qm1wmVKmDfoqgoI/DG6hfiJ7/nM9wVrDi3ij+cu
rV3FBIXPX4ArvlD3kPeF1TgOPjgv8Z9EeQNtbZe0qKMvdWr3nHjL248nGhe14EOhPBdHSPPJtHD4
ki+bixhuZonUtOH96w73jJMj4b2qsaN3vdQewLArGNMR57QAkTcenulBvU7mQBHfrHV2U/aMsFOO
46eawHFGBIJgOiCRKZps9a1Z+4JengtksgZq74CgBZjhVy6kfu3NsINwEuotrpF1zXe+efoOphzA
wLSQmlnIhLCK9kFm/bicPaP+WN3BIVtTyvt5oNHz6noWXjkmp1ASZBP5JP01B3OIiynYV72mLBsm
xJKZJL3eatttBo4HI2eoCfBCTrepH2F5lxihe2TBDVs8p9P+H962OHUqUv6Ynzy8/WS9P+E4svAg
wOaXexky3Y8RmtE8QfA4u7YuV/UvXqQXihHPlonfObMz4Wy1+MNMb1HDBfARBW0E4O9eeWlMiCAG
Vf2lSCtyUeIF72IxSqEsuaYsjoeFM8XTylAFF5qVBvSWpcR4DLdXuK7yuFVzo2YI8K76vMnPwVEE
tU4VTJDEKoduxUC5Hs6g24AFC8GnjrYBF4b4UbPcfh8p0VHVZWTMtqJp/mU9xQ7xYO+1ZMDaC8Hq
xGbCBOPsixMOzdg7A1QsHZAbVIbXGckhrv1AYag+99+AhAYnEpcttJFiCFON7oPKXLlxDmqsSdlT
HE8SfTryXcYbGGKR2Gn+P6fKJAz2bzcDVhX77hfaFdox1oLMVbtnJPKSdQCQfUvNnFN3belew+o8
OAb7bUGksTfFXBQsp5KIdh6ipkDq+asFWyMQvkOxlJTX6rFcpwKR+uLIOFed/TwWI0uzSPJIXh1d
LZDnJ/Gpo8RffQdf04EV/fbrLYa04SpYyNqC2Q1hekKi0Gh1ylipbOq5tc+PSJaDFmrujj2+WVKU
+9xRPYkgz8ewgRADWyzWjnvpTBSP1tzP4nlheravMv/7TYtV9WVWLNfiqfVJ7kdY6nje/U4z51I1
Re75I7YQje+Nbk3wkoosA2b8Xe7yOlILXKcNBn9w/tdJZv4BrM3V5nbF2gP/RjeU2YjMCnTuYjLU
gAO6u4yx1CvF0BeFwLpuYAcET8Ng0DZ8QFmUDq06OvzAuOb1kLPtzLs0F1aOEs8itV/nusoTjxHQ
6HAsMPntWk5HR0Pa97MSf6Oy5FJsTiFP0RXvdSdJ+1Otjpr2N7QQu8ZVpww3yE1c9wlEJSBZ/358
gcWysKL6PeiaGOcx+jtBJbGwjxIWxXWfiyIoXh8QIrJjRfp55LSqpVBsXv8G1N5bd4vs/Whm+xE1
gbzHHrqzApLxVkC1WrP5Jeln3FFdfyvsq2HTj6tA78JFPYWtbv84CHc/8OhYIQLY7BATx9p87fOI
35AVhzmYxiUzAVRIb1JNKxvmG9NUtWgFI6sdectyCRhban9vGn5O2PNtjBiuRipgomdNcc5Wh0yA
U9YcHRzwsnVTRTt1pnkEQW3rV+9iG4YX4OfGyocw5Ct4rZ7L81uDQ29kiZu9B1F8PG+fNZdNvC3B
gd7TSBLCkPNI1kHG80g1ArI9I9pMD6xtOM1O4bi1Ob2qxGGhNYctkpxvQDDxhosphBIOIudVMBOF
vayP+LYw97pirHDLBsBVjzlAya+6a+AhAWaxXdn/xZFl5gQzwETnkSbiC8RSUur4hx4pC9odV5HN
D8+FCZiuA9v4/gFFJGEefxmp+2AM94inazG+8p+howLxUtyMtw588woBmDoYJCIQ12WsTR6pEqEC
g8Wxe0Y6maHzp3H9j+IMzLButEzmDGrCm2RR6gWxObwHne7PnJS9ruNsWsXSNDNWFEBexD7BZkeR
wRdGEk1gKMtBf6ZK6EMDU/KPtViSh1BG8bInIFoEW1QcqFNI36+7LmWXO4hmxbw149Lq0w5pJf8F
QBzv2dRogMS5H7evgUd1zhAUA5/FalwDxZ918VdneEMZBtJ71dM1J0JPUGHvygm1yMFcLx1KBYvf
9hbfUTiR8U7301kQPlz5iDqlqMlRTPWQed67/qkJ2ir6C44skIKVNQ5RFgLbBhW39ebSHL+M1R0m
mFlieugtG7RiEIpWeW29sFhN+gtGRN22gI7DRhEgAMSG6G5Jrnd2fyFEGPOaGEV56u8uzIN0+pb5
S3guwW3rZP6XQsofG8qrtUO+AdFIfZ029Js0bHwxf782fqoM7FY1HWk7qENKmEg4r6VYLoD7hJ7m
zAdmZIK8HHNJIBRIdI2EMkYMOBJL1PsGzyjyBQbVimsymP0alKZRgnbLc0XtJDOocCEHZ3bXufjv
CJ8XYukXbLhsD7PwQn7n6XZ3/EuIYrp2RjypvbaQShRwQCi1XRSdnitpkJSsSSvozpgRHCQPf1b3
Qjjk9cSXSleN8bYKrxRZD+osgPLC8AJlw//Y8pJqBGfTuhSwJhSLuqL3RpXnHn3LGONxao7fHDwn
Ew1JH+XzGYLMl8IxqsWQ1d42zetk9TnVSNjvxYSaBltyQGC2QjSg9ZPDRBuE5pbeevO1HQMbkQUF
zDL/Ft5z70F/dZaHqTRJ/YqS5LExuGfjKR/eoBYfp8UfFo+KlP8oxgWLAytls21tUfhx6+Ur2TD7
Shdle4XLMRcrXZQJZMB6/MpBqRQEpPW3N2/RigQzW5NfQoLdEzu20PFqa83IghRBsya49ld0Ib8M
74yS8+79gppVNr5jH8/RdLgpaYg3xFgZnpyUMrF/sPWZ5AfCraFnxZxAfIb25fP0R5U8ulNehSx0
WNfVSoz2fobJq6gW/qUplOHRcC7FsxKOnmK2KvSdz643RreEYOHev6wnXSuT4No28ZTzPl+PWMQe
pH22fDkraUZhNyOurWkzKfjnjRfjogYXZCbsvLGIpmpNYCETVMRXL+5BpIo2r1fC+D+R0EsmLWtk
DZi7qYupMhNwzX0PDUMf/zhuEAUbzTNlEuG0xfLDAKjNdGevg8Q+c9Wfy9E2z8NkGHcji9bTPSBp
+og8O8oZIYqb+1v23MSQY+q108lpzLxOz6oQ+TDnjO4H2TokSMaW26WuWsXsBp8KoYt6GFwU2nSA
4ynEURVvx7avvEXb27xzOCi+5e+CakRhnpPlFjDDHFxjbhz57XhvH15gNzsnHCOzm1NZMYRKPWjs
rxvdcDgWCl6fCiWKwmCauQKcOkwHHc/FsMHLaAHGeTC6wmiD7scTH1HSRINACs54QP33o8A1hZQf
iM9xguDKuKlbmTiYPKikMxB0tYyPFfWSiE4b/EW2X7gr6qZv3Wf+mR6uitaYY6tO15NXwh7Dj2pi
jOUG9vKPzuyHoiZqxj4+EO8byvCThY3gPhAIaWiWLF5Feth6TzOmMXkQsWLQFdnYFIgUmDM3P3kU
jC5Mkr/Ff2s5Occ3c4oou270sXDcNWDEOSQcS1iul0SLZHbINWcqhq4eTpkV9e7KqYMFPv70ErDj
bHuJdQiAumyZPlWwCHEnk8iR2i+G0xmNgCMxmH/ggTrXKpMfJKN5Z5fZhwG+mY8HRDfk2fBi8tYw
Bf7wISW6T0n076rsmzEQ5ei/MpvpmBoOwEQ7NrBeb6NWB22N8sOFAFOkKPSr1TAI9qiLKG4B1b7w
TKfeTnEql8ktQ0rAsViP+pUU167mzg0Wfq5e8ETq4zd7x+txHz84DQFNT4ji4IIH8UEOuBweHklF
eTIKfgJDgIGFVwmPRtyAhmjmwHChyTDE1tYPocPIHRpgY/CbReVlG5S2MJAjeDnZN1nAiEq3YTzO
SuLTgNoVReOgWtN0bL5A1cGHtbU6Nwl2K4ATdmPfVziDTeEa8AITypt7bRMUi9J1MjWx3l4h9I87
Ql9oQ5abaoc5t5cTlsvf/u//UHXSWl1ZJqYwEzVhIxc63xjjR7QpD81neaN2wMMbmSgtVUXhx7FU
5isQ8fu5dzDCuNCRbaykznxVpxDRRZnBeqm/ATrqqqpiivNBrRbGFMRDEYDF+WjQ+wIi1Ijn6Zsu
a4qL/0UQjuw6q+ksdWkeqsBttrsYn7KoXy9aQCUKustpynlX20wnrm/RwZo1L5fO+HqMWnU1dh0X
4wv9L1bfnK8zKG+qcVzNociHH2suOxI3wtDjMndMfDcJY++MR+x8eI0kj2I0vlDeYqWQdBUaPkD7
38t99ox/UuqlRf09XWhKmFMm2PKaSE3mpvi2ONftej+dAxTwMGI73MiNuQZmdk9e00gUApNGiRZd
HJDma9zBoJL5a3Ceb+yDk8Ul5nPm82Ny8bTcjKbnUNwpIv9lZ8WwBQwoaTguf2+Zz28AVWb8Ic/a
diPqwlxe92C1Fs2lpkFFvdmxf4fF/6GZeAlNC2KvatAB/beMgLVZUBE4UW3vjnm/ihKn12LSOfiD
fF2GfdNmN6n+b9VbF71xSAxJlPA+C+9J9uyQyg8kcVohUGlfYUZCvCCEm3A40XpeoSdQac2EJhG7
3x1XSqtbfISDPGaqN2iyx5D7P90mUhdkVsZkGGlcxeznIVQXTN64ooYHFn6yaOw5ZSiiJYStz9ZP
ydTay0dHT/jrtGK9i9SOjoL9wXiwrEnwhWXS9DDKLT2LETkQsQtvG8DOtbkzs+to2t7XmkDMkO1Q
/SN44lnYxy9bBMF9XXcoFTAkRqaIwY5Xpb/lMZSqPVlnXQh1VRBTeubwywnyLEDjAcZa1GDslPVM
NHZn+CT2Q6C8We15GXuyFeeYPRkIIV8HlU9ANKvzqCl/95VIuX/HTjzRxff87ukQS/vsQIi9d652
rme71p+7jQnEnFqzdapKFqAK8m6UXphWOQUSvoNgRbA2CmcOvWHwiru82EH34zFuzTjtXshz0xnH
t9tmF4kjIWcMucKNtURhiBTeLyiUBRDFmYQ8P3WjSjhX9Ji3vFkscVoUhJ3TAG01Ir60zC1blRbt
Joc9pOmKo1AaHvLgvC0yWfjkm1vdFsBGis6usvtR662VVQFsRyQdX+9wF0tmRoC1M61uYAWh/q5t
VkbWkFk/y3p0MXuzT2d7QKTJ0UR8RWRr1+b2LBHwt8w2jZlt+sEYbon3olsqyhOe1VIIv3XaP4E3
SNfA6DxqzxQ+0/F/vfvmkXuprYXwaXBFlmQXBlfaMW1Xl9nJu6qrMTuB6lMe9fwMFSeSCRjJpmfp
VamCdmif2azucIR6OgfVQ7jmB1eMtVZAIPQ76pFU+OdjyNMYkoUtgVP3G+QUn4H7eHUv8Fno8nAu
EW8j/zn+m2/G7G1jwWpUspcbQk+dzXWX2GUJbXu4Vt00VmuP0/GVpQFp1bgqcw6JKbNwSavPKbRD
nv8LL2D8q1Nm83Jew56HZ2iEeeb7UnW65MCGukoIVst9LihEedC/62mfXXf28klkAbovAAyyUpiG
iy5rDIzWVN1xZ39yBaDwKQ4NpPx14cYWI+kR+cL0i2iXoAA/ok1jdAvVD/0rZ6nq5VnURX2MRFIK
flUdi7EDQX7+cjO9+hTMZ4TVtuUvSUGwu2ZCN8/J7RqaodsoDuInml0tvjEKa4cS221/wD2aLPWj
1wGCjbr1g4uW60nEa562GkOzSzCBMMXbxVYdFDn/lKrgyJyv7yEvVIJz4FOsZ30YCIH4NwKej1hm
7Otfml+mudPEItKGV5ituJiJlOfwI1u+Zx3dCMgPQrvmCy4XRbIXKwN7e9qBKnQnpDuJNfyxwHCc
5oMdMWd5/5u2qsamyYTRKjpxKLI+Fg4LMmUFJLIKCNXk6RULigglb1kyPg2HHe1KcHM3ersRliMk
eLgJDnbVCbrbIdMmq1uPWAARayfX1PNPqryrUEoapDNJUgjSx9jilytAV9kEz8+5EzH3TDZ+U1+v
n6gnUJjQBN/CzkSeLbKKcTIBrzmaiwM0ezT++B6Oi9H+FYhfB9Eji0lnI5KFeHPkqyynyjwSuDFq
U90TxohXD39EDsYHgin7A8YTigDgVWY4tzcSY0O/rdivruf+lRXV2GFozOdiKSk6annKTWqOHkjB
Y+I8J0B2x85iIiGhlCHXtkz4IbZIUKn/thlyBiOrSty0YZ7wFPd5lvZz+vnzXm8E/S+r4zrSfWoU
KRuta2zHYG5KZ1qJk893cu6c8JI3zTmM3BuBBvWDhUnWc01XPEjO9ZlhCwh7gTNCAadcDJwHV1bC
GuY1O3zO4zy/jBCBKmnYOQYDqNOubD8sLY79eQo7YU2F8W+KKqtCXtFqvZ6qWHirAEMBbJwbSmCV
y6XlPQSsE1lIheNlWC5V16AkaE6pZ2sJmJm4laO2EtdbEgeRY44CJ0RcDeNn3ZVnobAYc8esPBlo
zdCnxkLfQ89USV+S4iHf9cksTGHjVbE4su28xBPRyMtKTv4IVwiABOLteVrSxlxV3Lc9eVia5cFm
fTlYj4nNHkGv039Nw1oyUuFZZQcLR7IcUiW7ok77deLzW2aZc1P7TOmGyUNvP7wKy4O+uKK1pL1d
aaDxxBaUE24UptasycZQDSbdS2eHI2vyArnzAI5h3batOS5k1l3VS6IZcXc9veUqReXDhqooNLP8
mlulY43DyqzLP/p3kuLakGGi/diRvHWQr5rSciLUh5/OLuT2mjao6G8R8m+R33CYQ6RYD0OSvd5T
7m6gtp7FVFfoMtPSj2cPZ42gbxW9pYn5LemD2eknMLfuL8tfI/f7ON2796qB1e60Q2RbSOdtsaO0
haooUQtAL+JUOMPco2ceqsUPww1tMtnPYncixwzGGQQ2Vjl4wcqLgySSdc1ev1Pf62t+nfcsSKW8
dtOcesA6IuhmeSBWYsXbAh/bCiukeRqTlFazS+p6hj99av7RbHiM6oPVv4w4e7X/8LW6HR/wi9iR
H5ppuy3Hz8UckViFykRUe4H2g91iIT471D/HUFNlOClJQfSHeKdRzJPrc6GqZBKWFSr+u18q4T/b
EH80qPHHv4/MlBaZ2iyFZ3tl8xf3CdiuIK8gA7cC0T6hLFEuaGA8FAnsXRTwtuNFo1HNWddqARYu
et/9cgvNTGvFunEUw+Zso7+Bx9FmqrHjmYPao8bU86x8TcM1MBqo1gVpUTxlCzTGdeVO3qcT/Mit
GXE018u9ylUQjD29Kp9jaxZhqck4yr/i2igK6yNX/X9lpASxsziupuOe4G8aqUYzoHnki1y520Oa
pwLSWe9VC0W7HVFO16obG39+gbfLk/qSn0kPOFvyP/pXk9OfRcnr2gk/xxncW4pFoC/9qqafOGZZ
jYEyUfM7xMVN3tV9Gd5tpXsItDOyO2C5uRlNOH+eW+RNKHdovP5SuWLQPqtcLLQ0/HrNV44dAKTF
MMZf36tVYe6CdayrMMDnHqJkq87Q7jfO8pTM7OiMBs6Bnke9Xc8lCjVHCy1gHF1jT1qMInCWkBE4
FMWv5KjXs8zabsJQZNNnWWzAxkZAz0xlgB7GwWQXbcaefPCwm1c92U2258ubmcRHta6qbfhjK0cg
VOrwsmcpCZOU4mPKy0Z4AYI7PVXS4VWzRyJh1tEzQLccZr4yye/Z3DME7h/VC4PFRFPG0Qpwq9TV
9hu0I7xkQSxy+mU6CQrHHDozW+w6PTdl2dVuxzltiT4RtOBw9hIQ0CMxweYYwP0GdImfO9XMRjgc
acTbp3zkTEO2tub0S2yRVPzYXCHKY5Fbwb9m8mi2x/FXV9/pjZoDAOhEAf53lmQlGh4vDnlNVmH9
jIysggjqT7FkQHPFL/4DfNXMt16CjWVL7hSe+tJk4Lh4qmkTe/vfu15Vo07AsO8BlnQKGU83LzCi
8pkfHaqNXCGCET1L919lujF8IMV5/YLyBbc3QX2tfwy5GBcyNXcMXAq7VF1GWAOWVoTyiwSGLZLO
stabDhlG+HC27heTEtcuFFxX1Gota+TQAjI2vZDQRr9ox8mQpmKL9eN7FFOQ4m/viwV+XhtS+tGm
gBE0x1tIAUAOkr7nwEl92TnBSe6uMGVcKytjXyxG2EMMpeWCxHYUZz+lpYl9w9ofioLp8vMCTbmK
8POel0jZwrCFg/R4krt/TJA6Md9oOw2mKCUDtEXpSFqGpiSePLv/MdMU0G8lMSlibDAxDgAfj3i+
O/y7NXNUC16hf3VhhWj2w/QsdfXguJQPCr14iodgVuS7hDjKbqKgJmXb6fy3s6Vs3VYnpaWH2E/u
s0MjHuIoXSc5i+hFOrD6xwqRji/yA/IwQAkcUY4TPa2NN7Qdi3nFKuYnMPBbELoBo+AKz7kNgOe2
YCh4Ue7m5zu1hZTsgbzLlwEbEbVTXoh7cRmm82LViH6wH0lhN/LYwruM34nVDGTCYp89lUFdJIXs
/XnnJQBdu73JbOqYtmidnmbMsDOClYDQRRY7FoiJUaK9behvhMb1XKENRgTuqZr8bbhrb3a5LTIh
5+7i7iqC6nmgdWoxzpSMCYScGPhiCMjXdWAGxwsWMAUx9uLXMW4ut76Wk2rtLij8BCPzK9ZyBvfD
87EF2mANCfgzUEf2T1eL7NUiOVfA2VSDKF6KdeJF8GXpztfs6kyaRSaFHBdNSWBC94sdnclGjWWr
ZNignY7YxvwRr/D7EQ/pfaMbRRfW84xuel0R46n1eId/BVyOxu9P4ena71uVKM2Xf+RGnw2z5zSf
uIdoT3uXrfWLbetTjNTBMI3DBg1j4ZW3po6dwO0g9iYpOB0AaMuJWamdlJKcdvAfHemuWPo6TIBC
sZb8HV1WzKNsDXhLLjojlvXxUbtCDFJyXGW7q3v96pbSBoEBElUSePNS+YEZkA+Iik1dxXJIAlw0
26Lo3b+4t0xfDCS1JM8rVe7a/4yq8HK7z8oLC7KC15WcrrQO+OetLpuCQRa37czoTiY0xlRUCcDA
ctKT1KTCZNhmiRZZmDII3fpU7CzyP1dur1VDxzaLjDiw55MwuT1tn5PKYvN+43BfxCNyfhj3UZr3
/UQ5cCgfMcji1vIjV1lyrDNYBNThztaQp7pxIf1W6gRIzJRB5lKmPCPn+xO0EgQywkG/UL+/9jSz
IHniWiFMigJUzvnWOTGPT7IhoBMCOHQgpJ3CMS05SfZIXhSgvJ4r6/blself4czHvUnb7YiFwa97
XUSo+IbmEdxVCLqKYum7PvuEuEydBoDVuY3Ti8TTkopiWghlYwSZYf9hEsipptNrOGKH1YFVeA7u
x2ZjE9DGEYsJ+t/ZCjfhz8cMbbqGg5PWdwpeY3yjp7QtTp3g3h24EWG8cglDTKMidaVRScCIEBGl
yre03eLw5WMeEzU1dWU6cYUqfCxhbFqD/mSxoSGF7gbFhqRfQ+Jmw1odDaLnoE2ajMFITTq9GFnk
2bBkKTvWlW1TlrBcqI9eGnlQz0ykRufyKEW45uS1fnnBM0nFb0YoiUBEDsL18L+blDiXkLjVSXkp
LbBveLj9dLjd3uKHsn1OXccUGkve2FpqLwwoVPLeSfywVdg1wH/pozc7xw7XWenZ/JfuwBKypVX+
EDRW+fwwSFo2PIN6hk/s1GJOwjm6KCVEoO7xZoKixcW85MmFXblrEFkLI10BsaqdJRZbttxdfUOK
2A4lbHHgQcSOdERTq22CJiJB6V3dGJbWP6NypFixtor3NyJRsX+CfTQGHtYOugx7/C1MXNEhVDOg
v+9mqJ9rCuiFDQ/RHpf+wadLWvr2EUISvbBcCEgLOy/v6kHvPp58OtuaRPboq0vKHNM/bbixcjOe
Jjjl0dub2REivoc33qmd+FnRVFYK5UMd1OqQZ89jTEYeIvsiktT3omHvQ3v9wGsBDOkFwCBOzwPA
+oAAgNJxNcoCmJSnWNuMyEocXdqiTw3yn9x3ByEh9aETegl7paPaIIvmlEkEfe85VQavx8nrLykW
D0vypJ9b8gp4HhFo1FqvPa1NhptMomkbZizLexZVZrPxJyU5sZAqJD5dqBel2Krs4Mf7AugLVVW6
kVNHDKmirnoBseAgyfjB/vHEIx7lcZ4lmCxu3WlAtoJmhqznW55mahc/Pxq72b7b42rzPdRCmKpr
VzgLCVli3ObnrEqUZ6ySesB8XaJPuKLur8PpQKZ0CjTN09XdTUfOoXqLNT/ngkuuxevB2WKWdAmT
M/ZdGHauQ5Fatmc8a6GdgqdO8oTqIFZ3wASO607L/PlZPClJiL8Z7ErtBwcQ7L4d+cg4103AShL2
ZUXz1tgfhGtQheW+V/BCpbz7ZX+RXr1D/Y3vdfzRM7j6uIWHdIzdMPkCox9IMFDcDqTCXWTlbfcV
W7VKo3lZxMyBwDKnlXaRPGJGrqXZ+1VTWgWn6zRVdU7bDUcQHq3AEiZhshebLtF4tlsGgWPWbHLD
KiFiqgddkfIMBCz7AP45nJb+RYDouX3gPKpmt+7J4R8lAiOJh6vMWNYxTsRZZzoIgNYth34rHEqY
qCp/ourt+V+rvBd77AhqwdZgDp6fPWwLkXu1g2u0n1vYXSCJFZc25bPsRuqQuPqePTjdurzlGDbP
Ih7DsiiZzlCp5KObbM2iB7AeyPzthUVbpFgqO5Oof1wfojwy3UTMRJldsrrXo+EwtiurwS6RWqhI
6inY/+5BarCZ7OpS/aujqxVTfjiYrfpjRNUed0ornzpSYT2tj2LhfxLOo+wWJREWXDf/ZIydoJlm
LAYBEcugME38oegZXqNdCx1Re2zXpKrhGBPLrdQ/5oDxEFsBhRGmTVYn9UkKMKYgi0Fcvq+5F33j
YZ8hIAghu8Pj8JLyypvri4DANG/JR6xBHrl0I6THSOlQAU13OGX04Z3Tf1je8YGUtnc+z+j/h9Ct
Qcj4VWjcXWMGwcdSXRoiBipKGc0JSAzyqzRhEXenvN5S1Sde/4xEipXm5bUvRIHkjemrCuxEETrz
wF8PgYa2VTAr0KzfmdA8NiokEDQDq7PI3hqIAaRIHIYE1FivKus07kEE6vHqpk5OI2M+UNJnwaaq
SdRkAT3+tzh5NXOtk6QL9uVxxb5E6WwSKQ0iWz+UqIYGUeBDh6l0i31uGS/9vqSfswSd7326NUVd
HxSlVpkdgx/yQkIoZj9y1QphpsFZ37qhF0GuxJB0tJYDOPQsu6Ml70xRptd3bLe50eQaROR34vRO
bWp8mzrVyScLzg+OqKk6ufHMY9QjSH5HyzNPXqQngijIo1PlXXadq7tNCQ2RFQGiBLAZN2oQ9P+r
8TWZArPZofyd1omSbmQFueJue3fiq7hs/a1HPnCGtDX6eNaS5IJGMggxmYpz47gx24abR1JajqBF
4vyCnHmsoIWgKfG2Iz/dF6iZYnkbQ+0L83kTiAwMnozaOCDiMTUmehrPep7z1xeYZ8hWG2zj4B//
OEVKUc3Ny2bFuxEomxbbD+pQbAAYWi2kHTnqr/4cvJCvoGddhk/Q3LlAjhtYP70gB0L+P/LNCSFx
A9gQgFzOyMh0bQhwdi0ZPJUKJvojxX2QyH5OkDoDUFsOpxruhiIZnSK0pIKW/S0yTdG10BWqrRKx
RcKAPbgP9V3fvhYeUsrKVt5H6ebXVWEYNbVta0RUZ5NKuXc8WxiFb88ihv3R5p8D2WsHk3oaCoAk
uH6QONLVIwKTCZ8YNY7jhuKv7S0bNNP0JKjvBcEofldn4ZO3f3JeBbrw4lasoi4rKp9holT/fYy8
eh6w8hXgJ6/yLt30yrHEXUCk5+0SqkDsaYEyyLmQqdSADt8oYPWzTnC9NpeoBmyXEjVK3HP+tDGo
P1dpmvJU897/04mQDZDJPdHnn1YnuGx+H5EQP+/2pZKOg7YeCCmUWv+KYDhT7E6xo78ABTUP46Z8
Hl/WY4ZIAYHy5llViyvYBIfbjKkCRX9nJMsnWxhhcFwBE5guQ1lXxRNLLIf6PbheysoJh6VKk2Jt
pE7vlc0U6eWEIdFwk5Vyvvz4NMH0+cTUL4XvhLUMiz4QK1KyNW7CzDSjXr9rqyHwOhvTTiJuK+gP
+z2MqK/deaqw9UYNX29wINKQyiJg/uNsIjwUqOoIpESLtS89EGk9uQ3mItMTIU4kQ7FHUo+7O1dI
i/g0iAUPX6kprQ0XJZpbdxSjYYPJnb0+5bEundbBr4czNo2K4aMCZ6CG06m5ai5Mytqdy/GYxZZ1
6vC/dxPX60y0SDiX7cDU5Ac81fnE8JiGgj5MAtAFAePVOkTe0ypmZ2KORy3zLSvtezlG/qEC1heV
Tfkag2v8txAVj4MMGyQqeK5545F0yh49jPKwr8Bl+tXHspAI9PVyH+jKktRfzs/nsDudAGxzygra
wV09Ns73ST4pnN5+KwOgY7x3DFp4UdCnFUCI2JLnmeO5OzkpVnkgkMYyBAuEOfyZOZjYksewmQ44
n+Qw9qRVSIHHNB7+bdiDWg0Z0gom8YZpnekSaCwP+m84m/1IKUfCIJp6H2wA6fhF0wfN0QFyPhim
2nh6GviXXSppAteKkHuAdA7IDrJ9HC7AasAzjX1RYcwYwzHxcRLW/BZ8unMwvVHTYjTa+QmLNtKe
gfFPaivyosBEv18kwZLkxrA1FC0q0aiwmibHN7/5MKbHFeFPQsfVF7i6r1l/5Bg8DhjegtFbz3xf
EMYHAzETuHlBJSnC5pmr2JK+JRt4FB3oW3eu9Y6ReYN9NlM4CEwRTOxCFh8sJUB4/AGbcpvXl3dU
XYP+F5/HjLciHKlQsaiV9PZPGb6elYFJlE4ZGC8gM/5O1F7vMCwZ+MWJrDIwfg98TSDQLr2+6kTL
cFkN2Jye/QFqKSLg9BhSa3W+kQKc9BzgKGQ6STeS+cD9Qg6t3AZOpbRVfUba0u+OfrSP4qgQIHW8
qtTAYAZpILuOuj2LTErSYYyI3kpwh5ZAy88sT5DVZX3vKYKLguInLxO5dM07r26ULY/fBib3vq7M
sJXaR0+jUCtxyDZZ35Xhppcoj/oyot3Q3cu6lcfWtvxQxov37xI2HffJxDpstmpk11nCht9MSDii
GuLkLRWFXyKht0KBsLDKfW2TNwPbG3pyGO8aQNr1rT1oQhuMmTjzuZOOfyeaZR68EOPtZSi/0HhH
L309cYgyb3klPid3d2NqzWtQxGLDjJrcdiMjTqVGPDnML9S9SmxBi1PlgnvkT4OxEpLBhyXNCl3z
OEmizkMQmdzikBJD1ap4rzgJ16FEesuQhnErPfGeCQJr5r95xc5a3RpZaO7tJEh5ZFaAMiYYLuIo
wVmn8w1ljputzPsVQECsDpYpTFQ6+kAfc6U1WVk3mv9ONQAdyoBemg5C4LvHRqLouu1wYrDaqHpP
Q8tSc22it8/aevDe8AAH3Kz+9fV47XJHSLi7+fO9hQ+r4mYfZJa5yKUvsAiJm5W5M8g2aKvb558+
8MKaTdvidBScaa/MHSaxAR0NY14st6zDtvjRNultRMQQpIkTYT6iLbh0CEMONGY46wzNMCzZpSUN
aMLpF0Cl9TXg1b0DjPOdUs5snLr1QBlRo7JQx3Ro/TiIxxzXdibtD8Up7IdNUfmKXo7t+fA0pkhI
O99e5mon+l4qVBnW9dbv4GQ3zQiZrP6zQGvCk+LX1VUKn6mGHQ8B4rHaYGKBtP6KNcnWgvlemaYv
Gg9Zx/AgD37g4fy4pphg/zBPTFIKnMZ8v3y5YyhN7NaWbDPMVl/frTWGZahE4H+iRrpbS7vW+mTD
vJGQ7BpYnHuCzMiNKY93vJEyvx3XwP51+0IpbTS4JpXKz3rpmqEf0ChnaZSTQuPrWKsN20Ur6+Ho
2TGSIe7qeZ9v2F4AI9kUlJX0VAYS6nreUEyOuF7nhb8dGoGlGIQCwg4P9/5mrKCD5upA+4TJ/juO
vz4aYMZi1W79RlM9siJ1tJjTirrj10WkXyALW43s0bOaNglyU1CPLBoNrSWZO5Gk4bU1lIxRBXEA
qWIKSBdncrNJigOMkOrIfdWi6bhDhvPmqhsdibXHgZEsnUiD4TZuchtq5MSu6+Y3n9XlOKCoMP/q
OExvC3PFygweFh7ZcGF4hwx5wh6+8GMhSD0lZXkufiNeYvssHvGONOwRok0HLamwypATdpJh9Ais
UH1TDuNNOPRv/BOI7n/MVaKF9U/g/QrGyi67S1jW56cKL1QAWGucyRdo9FkCte88YK5UUJuHK4iR
WwU3w8ixBuCyC0Rb79q73R0SjTrTELKXdDq3nBb4cAW5n08fWU3huJjCFGoVDRdoIq7k8Jki3qLR
CPPF78T354i9SjZbXzl7ZR6jQhFLctBGKYbGgGQjKvnitUjZGujF/IpGo7wfSyvd4zYXuDIU32A2
eYSi30HrMrTNWxAPcvh/6O/hVfTOuFgiyRXQZAnYOC4v+Aaw4Q3k8z8FJVla5AJMWw6S4FZESApE
PJJkBUvE4GRZmY0XPZmxUNh+MJaucq5ueRU9tVNR5AYErLoGC3Rk8IaAQHi3LnxdFtUZy6FdH8Pf
97SP0lPh7BK2YMWuEoY59+9OrhhTvGbE2PdTpkUZ+U8+UGjyNlqiRqP0xqcwi73IcJ0UIvlxGUN/
cTLKADhv2k2S6KxF2ruPEc3V/6zVy0R4u8G/DJm1eJAdXVvqxLd5pF+isQ32DVjMx4dZRDXnVnF3
3aT3RggKryIqa3QV89o+k0GX++Jks7WiFylt7/w1Chrh5ihTiLw2bw2RtsTQ8/0no3p4Ik5bbW/Y
Egh7zxjIUpEUT4CevA9fZxhXfFneFcVQ3bjVPfVz30FaBHLskLoddsCNrIQAqb8LsMayw2fSGb/f
LDLPPvfd0uTz5ZJ5OuVxZuPp6Fye7mU6ELYUoqmxY9smNCQjoAbUjgbD4MLyLC3kCPZgUjgRzqyT
NxmZdhWFo+irdG3gdM5irczCAgiyuo2+6EfHS/2QsI7g7vvRV+ocEk8A5RGiQwqGXQc0XbLRW2xr
HkxXpfM9tanZ5D/zN8T11sVTP7UBelKTMwMduaqtw7JJmxOruw4JzPsD4tyhJ69RsAfRYJ3p5njL
+K0v9DFg0vIqytaeN0UWvYmvWg9S1q7444aURx010Q/bVpFjrfwhO4M/KVuPYI3V6tSJzML3sV92
49EVa6Rd5SCdpjWGuciEhMWUobjvsimU8NQNJXZS/ZpK9DCXlOg4xSnrNMN4d/+r16NfMjeeh3MH
aQclCSgAqHpu/YxDZ2sn5GncwSpdMOYaTBGfTOUPvLAzu7STBO+9fe6/oPvwSbPb5gM9/XKVlvBU
w0Hl5VwLaoMTXGjFQLjglopmQBSX2fnO1H1aopwV+THuuPx7eCO4jgB46nl52rEyLTf2zOxtygZx
8IskAPLdZvPdK/CexBL/GGp0oXOUdHMjC/w5jmbpJgPw2pDNJvJqvgRkMETkjv9xgwXn+nZIkbSf
4H4aTaVnQwjaaj1VtVt6b9djk7WrhbLwMKcA1BDviYt/FpsspCaaHEq3YgkjLudllVaRzJTbrCUg
NrZp+zsmgJgUlE3ZmWxnIaK9mgp8NtsIgz4sxEv1FyVSVc6CosHeoiuHuJZgLanrE7AdK0WNfQHY
r72FiJFGPriK38ZBQSTrvZWr3RSkS6ViQseo+2oVH8eAMA5WQDc8WCltQZnzrXurJVEsmuyNKSTj
l/LMEr7Ki1HO1DMj3jdgPDG5qSUWulsKpGpfrQP9mqpqPmtva8LVmrwEqsYBROYtS8PXOGqXmTH8
qbTLZd6PKW8hNbi+VZxdxt11L5hCgeryguqM4seXY06Bq8UYRvKXsEK3FBur0l5zw5UH+jgnEWlN
5QzHF9jWSYdDpVSiFfu7ZkU+zVovJ2K/NQhnbDfsM9EK8CcE+jZfil3sT2aPNf03XC3bYHFsY4XT
YrvBmGgbuEJrlnRCYjZlf1/dxzRVsH7f389n756ZU4T+8UmjBpByV6Tk9n6jHdX1uUl2x+aHo4Ko
LXpmTpIXAyUFCnBgR/zjok4TSs4xx6Kt7s9i72Svw/FiZFxjNFEaA8BA2VJcxUYJIQv1CaixCmWH
xIxMV5AcPsL50C2x7Hmr5USG9rm2ddT3Jlk6D1B/4d6FUy7Qfh7uy1N8qSFnSE6vH6PaCtPakXr+
mdVxZoJFHh9l1UcuxgyoE4zXOPfU4aSshEvy2c+j8qeI6lt3CuS7LlE3+X8xJtejhKEXdNgz/BOY
6vRL2/gNAaIkc1TS5FpQBe113/ecmc0Y0H0YODaGKMScNze/7iXWRgZeGUhaP5m9tis/r1Z5UkSM
1bnfubn8PqtySsLxCyAQCimpW0411+0GDqpj2PeZSOFWpD92rvigqcjuz+GZ+EYKpHigpJdVp8D8
OIS3g5fmD+7eh/1QvCvoKB/mSdhsQNM/1JLtFlDJI+To5ueN1vuxu4pCIlYAXbV1111saEouD9pf
buFHG5hOoVb7RS9clTfjRJNp9tEqzYPIcmV6BzZea5mXPPer+Wvn3qRp2r5fZjqo3exMx7dAUpxA
ungIRH1iNOZQrmmcx9EO4tYNxvDD7Lc3o3jll3KxFMxe+Six4XWPJxAH+EPp4+fCeajNfhMd6VIW
vaev6A+LaSic99wBTYEufUcfWNWdH1g5OU/9cj5GuD6w9OJKZP3+pG4HcBFZsqPgBeWo5vVGccoS
URptPwiVPvE3vMNP8EohUiR1e8DSXr5hgZhhUkC9zRDsAGaDL+LajLaaZ3fpkxopnIABJprhmsS/
xC8J/NXzR4MAD2Dun7stgtmPcsPMD1GAlQmGOt64wQvtUDqx/T5ei22glADSDbWLjHurT9n6h2J7
kxEa3QOuDU0qDg/1se41tadaOgwairBHMhxVna7VnNB9cqYNLn58l4iYGfJ0rSjefKtg6UNG2/0F
a6FwxUwvmQAum1ig32hkKKYmjdYPPzVER0YqMmHeANpOHbfrXTNHAdtI+QCqSqlnKChnPPiec6s8
b3F3bZ/kycr5kQugjpq3st5uq2w0ek/1gOTamEkqkWekx4eBzwfiqHUs8zAUujOzlLBHfvDwtrIi
OJx5XyDDRY2Igl7FBRDPs8i2l0jjj8M8avRa8gGDmDlCpzn2z/LKfwQOvCahC28n9UXeU6zJ1Gsu
icwbF4d0KC4WKXSviK3WvedlyyZtAfu5C/6iskLPx65xsJCQY5MdMwEH38fH+ivGUIlSSvMjeiJA
uaEPOg1trFg/+DvdQ5gZe4LH1CdZ77nLLR2FKkjk5kmebucmirZyIQmkWc3IHhxsNKudOtqtj246
dPI9pXPp2uHkKiwVaZB75uno0TFzsVzqy7UAsJuEB+8PFd6Rm86OyrWwoW9EAoCK+BNaWtjhKpu8
NaX38L06nJMFRfFgHhydMqHf97u1qBiG8V5zNWTHo0VwMqyAuLed8EUnTh4QRozEF/UzkkXUXlKl
PjRhWWvIjFUjouYp4MX+82LKvTnWABTW8//Z2hbRg95zpyVd8/t9lrEJEdGg2CrlTHK6VtSmATpI
hvvlYtBGf9G7nwf+p3yPMvq5Ck1B1+lw6a2gonIc6Dky6Lbyzeii/r1vNlAIVKy4NUp2bwhj80no
QX4N+GjJgNeNetTRFo/4BP0h8byr5ZZcfg2sqYpcMS6hRBq1l3oOZYGJPK+rbRy53KMJSdf4zdqf
3AIJU3T8zZwTY2HIYcN4byvYSkY5poKWqDSMMFMmMGX0Ysn1pbiIfHLNl/7MUbkUCYEjnufLymN3
itcQ189cN+gyDcNsp7nBy+niGE3ZDKlU61tsQPuS5t5TYmqk2JBm+owZ52a5ElD/O7V5Do0P4E1j
OKxnA16tZ5goXh3L6hpnPrsAFZcUnS8SSk79QDldak6dMAQhCCqXYQfDOTqWVJWHhC3MvpFVHfcW
eLmKU7p45aWWD5/rt96m95A0DK36FAm+FDjxN+qE2xaQ35OcXLcu1DpA4tB49i6dt+VdC7xX2Hlh
rL3KZGo4MUA41f2taISzUQG56g/S78AzOiUZnHBP4uW6CxRnBpOzgpFfjQ2YAfKtEmlxCRZaMOx6
shk/xwKBVfPxlRteE5+cOap6t0GRPfzxk5taS3O2c1iepbL2L6DwrqMPvBWKeGulqIAFWKRCw52c
yMDVWRd822EDum6cgAYB02Nqlj5h6fUsb+0hr6Jm2D5XJWFUxDZ77ZiKb/xX3muaW7fWL1nNuxux
hiB9116igfF4usN/J5d9YaKESkW57tA+K9JAUwrfuA/nBLyMrBQdadjqpGEwRHptVoxSKqFyxkxn
4BZEsO0YckdTUlYIA5oOG+j9MrmCof10lwEuqVXoQ186aNXJy4UpiYlagi46EWsjq3bVZf1j80JG
UXoXkFChgVup1iosXfVaYHg0tkYfZjUOG5DOJLzJIJ3IH49qyMCFR1W0bw7F3HbhwFgppnnpiIaF
xb6ICu/Mfn79TedNHvcZOPBmRtvNMrEgiLp7ipWwO3FG6j/UHOZQOuZfrOdAhDYb8MFPJZq4SbV/
kheVmp2qI9Hjoz+vv/9al5BtZPbnixOTowq3vnHaJ3k4KqAaF40rNnZQfwrQa1D7i/8jDauH3quw
o+Drjr43cWyBu6shr+z2tXs0sor43yqJbmC6afQpJwnBtwviCY5NKR+AsWgCl2Zmo8aTgpPOZuEF
4NzKe/+8DwZ5iTW6NfcWe1KTuAm+okgp1CabBlOHV5xAKAyk4RbZnDUH+zbcZ03JPLwlJXEezJbH
1bX7C5DMW+u1FQ8Hus/FSKIeH8nCLx9k0aGkm/Vj5i/ge3309P6O3vEYCP9PDJ+ei6CHZKUx7ARs
pUN5OukCyiPA0WT8tct9KCCSmjrkEkCrbFREDncqR+eHGmbKMztYnq7tFJC2dFRVOXVtUcZdSkmI
spR31yAHW1rqcF4ZbS4e4eoGeHUx04Zg+sbIlsM/b6STywa7eNVuZhj2Pp0+X62kKW6ijzno1zSK
aZZSFVq82C1JkWfAGg4qTMk4yohwMagzJPZCkHmlUNEtU8bdaDCkLrRxMyhvc1gtb5zUypp4MdJi
QAr8I77vd9WI3cL5FrThvuezhO4hNzl1wd8NRYxvaTAjAoqE3lE1jjIjOWGPtw0j55HA1P/ldzDE
g73Q5l7DEf+0id+ZTXUJNulL0kfJAlDtIxczk5QcBFlv/K9F6fncF4FMg+IlJ84qMmMsq/jnQOgj
gQ/Mud990t4DSo6rv/WDozAP7DthordYqJknWFgbKNGSJrxoFq5DGjH2nbeD613tsobyBOREUgNw
sIhTOLKErmxcoosHDrwdS9k3bKJzjz70HCJrK67BdfVWj57u2vDdOfsl+34BYQl2/Tqz/Yw0yfZ3
gXPxw6UmbjujXP+D/1jCXK4xSHv+zTMzq53/6IRQsmTsBrd7SBtAscV/Ku8eC51H0CgNs26SVhNA
DudoKpmNX7FfAO/8dlKH1GPOkBPId0qLNsppKGU+bWajil+STvqZhGjkd5/o3NfmL/ZfbsU35Jmr
r2L89d4qiXNb/jmROnB5aeSHa1JMK101JMKgm8jlJbr4KD1N/LB/n0K4U/RNnLFPwqkCqRXRIdNI
iiXKT+2CFAjy+QF5LlaX1F2X2pVQ7orwTv/d4vSc9aYGyw1wy3SUe8Nti+CkkSrav+C1NUOTXLo2
lEWaS/er6Qw3ObGfTnKj3aNBAUTqmoKkfYkUSV59USS5u5X8g14kQSJrsjo2qZDRNrba8V1QTa/k
WC7gLtJjeJKWe0Oz9G7SbIQWz9h6NTh2Df3sTeVEcddGaf3+qVXtVq8sUE0g1p9Fe0HzZnY13vU+
6Mt4MV75wUG6DvixIW5dgnwW69jrzb2hCgTlZG+G4qhukNEmS6z/KszspaFzNh8GCKdnGln6zBSm
cKftnX36qWC92dZx5WNkEybjw/ZjwvIRDEjNW4lRmPiys2CQ6t6I4qwF4V3GvJnw+YkBy7UokPhg
40BcFHAZRWKW320tsKQz3+tgLbzLO7mE5k43ZxV0XCf1KYxGt7+oorCt0GQ/GYFzKlY3mXKWVSfh
ayQr0FKvC4tKtBIT9t9TwnLYv9AkBTFMgwOGanagrdyYbGztghOlLOgwSvu0r6Iyr3VSp0p2f2WU
HirN16DoAg97Y7XTtaQn51Xx7D6PPQZnjlAMuZf7f8l0SYgq54aRZ6wNes+9Q/sNDyEB/b8kplt1
97dq6uVylDKkd4HZfQTO8LXUEcu2EjAjdYXS7Zt2H5eQtTkgVGpDMSKBp7FtOpq7kK+XynPMewCP
/G9mc3xKhPuxNk/PxMXNrYoCTZldBH2Oy96DMB4cLk2AM8KeDUIiN8uqy8TD4Ios+e8avIrUzKMV
nCCj5su09+X3UknIphMfSHv4Tz67rxIn0naLW/g31iXDR8ehyzI022RWnM8ui1LHhdVZHL/IVZ0p
z3WrwOyI2xMOSGZMaGxtCn6Sxk5NNEpQTf0f2ad0hyrr1rGY5pe+LXRs90eLOKoTIOFv6KTMIiDa
lchLKvrQOt4XNiJyImEJ2Sb0FpeBeZ9zxdxLhxMYPDWf0HKXjut1HK77eqZ2yTMaoeuG45svWZa5
wccGDZd1PTFapailQr32VlzutLve3026zsVtuZuEes0ipwXvnlIKhyhlEiqHu4FbhtwpfTrx76+S
yY87VKyyq/pBJnBc+P91Xyepydm+2TJKWE3nYCOqol7fBTarnFYw2qPbtQUSkih/sHtSAvLc0uDO
EBgmivWyFfXj+77PMjL4XR8TGy6sO4VQDSc+sRrCKQYwGewGTG0DuLZi4Sf79Nl7Balt1xJI/VMW
ba+1O0qr7R7iHRONtaxIdASajIlvk/DUSnYibIEv9ha0vMnHejDyLApMxC3DIgVhWteQZ7cIpUFi
fXUB0WtY8/5k5YUnBaltodLgxWdDvp/pPcJdbrWqb0JPn95I5pCQCw52loSDfbQBsvLTa6zl8v8J
QXwfYo2B4j/daoGmyuHDaC5I3JDzuGEDCKXdGVLvWLyB8rZgzwNq91MwlghNie0fnCPlfqmJWfOw
pKiAJxg7ySxuFjqabz2VqAbc4hqjNQmbGUhnopFhnMKpyzIv9nyxcaVUajx07prIVhd5taObQn3D
cp8aCuxR9ceqxNPLIDUY1PlZbIyHWK6WfHRSD2tKkQLOhicKTNOgOJhBGZri8wc4yX2ZIyfLm+2D
frQO6umNONqTqBruINrxk4tY1Q/lrqsoz/V/0tTUK69KME+2apAHpqQXryKNZukzFbRPJSeCzCAN
6XubJVfnCxx0iruBBOkCR8h8yolWInIQrtQFW13vz1UxFRmeA1YT8mTeSSizOZWl4ZrjOlrwgSxh
/YavYOQk23LmB6LQyRMGWK6EKI4652OYl5YL1K8oiXTVfSIy6blq2M8JWWEPSUS6TbKhgMaBisbs
5thnG1b0FtGR62kSYwdMCpWzE0jh20X+a56NHjW4WU+emwzdkQ0XiarktSZDF+MQpNDZm2IsQOQn
ITwMaySoD0lhZ7e53CFzgYX7naSBd91/6KUiv0y0jPwVduLjned/5SL7YUZwr2aIxI7d0ujhvQob
590W4wI15HvMyHGfac5MEXaEmm0jPOWCieUoU2hSjqZatMJumKZu0sK12HmxvqzQM8SUXVANJj12
O5MGbyp2nVly1jBrBhe5bOElmNTSYxGK2jKRw6wbGEzIvh71LLk4uUEREqs7IQ12cHuP8dAQ3zRP
iJ8dnFiVFdkoU2RSTSgLms8b2CtHyl0hQ0h+BtA/3B656e1da2StZft/WO7yWj7bWNZxI0Drs8wk
bOe2qO0WD2FX8JioQG9xHg2AxObNgt2QApotwK2YSQkMSjBpMIIXDlrxvKQrfmJWxIt3w0f0TmXU
iT9NVuHJzty66pdaTAQ7Gd3xA+iDI5lT03o/h7OKYWv+gFa6kbUBowkCRKRNv7VgABx6Nt+G65o2
+ilA9y7+BHX1tY2ei37QpxtXOo1z+HIC6lsOhCNSAZDpZS/x10sUmVCnTdBffS7EfsMU7Sttvfo6
L1zZWqW0DMQ5e0jG7ManUHFuVfdnsCN1UbwYNHPjXVI9B0gH/XVJAfiC+jjiA3zAGFuMnPc1g+o8
XvNNLyLkWibU5thusWW6frJehLHb+uGjoBpue1QL4LhytavjEzVnU/1jF9PdvQVFrRZgQjDiepRz
JacUWqanZ65GXZcCSs163t49X7MSoj5InFpaoblKlrw39eo/0tvEycaMfjI7cCgnHrw7gGxwRa3z
tYS0CJcEDyGpe196XhvV5ocjtpb+fdCf1KL04FuHjlVSRnKqF2uKv8GpjCZU1RlS7bO0H1JLK2uZ
g+08OJX6uipXzbrNS5mKnpluE8zBBu0Dz/wIGEWSiW3XX4QyOdihN3TcEDKP70eqViw4ubTc933t
ip+bqPrXZNDCVNXRoYJ8focTwnS1g2m9xI5UvIPYIAjxTwY8SFD0Yh/AkS2rSE16PpcNDdDlu9/+
vbHqax3HFDZVXyKddJOFbdTZmF45u/q7anbUKkwcThOnu/H7ArUkDte/CZJKtRqvS3COSB+9FjV/
2YbPqsdgHBRNXS0H+9Yohv1O13SHToGFRlnZH6SkLO/KdRfVPDD9/z9k7cwX9DIEEQxpXtb940g6
w7wfk//VRPsk6euSmykX+G+l1qg6jLMlt2M9utf9hMrqzFh135df9zAcDIBa9Hl0mqnBsyzZReL7
8cIQC2sfOXGUzo1X4MmJDIZ7gSRCEQcQK9nRNjOasgrZPA/8gOUSbnHfcrkWsvt2oDbrMZVgQJkq
NVSAHRRBQ9/6l58Ge288H0j19IM5bZpABdAmp7d69WF74ubXy4qIi4N4S1CLPcECHKhgMzV/XRJF
jakcEWLHpV8qIjknnRfvVetRy4ieCMhGXyhzYcIIosM8CoPLoieHFEzGF1ZSuJsg5XFyTGt2M6l7
dD18iVua8s2/4eICTdK5x1A9aWBuMjP3QM96EnrU3FUhSsTAtK/+4NUrW4sPE3zwI21Uhw0T4j5s
vPSGCSRIIPo56z8eqtsKOVnhOkRQuQw3C4wkhK6+tUz1GoQW7CBcJ44Yo5RWazH6jelQ8X5O2TzI
TDgBG0cIkhq/PLfhRQ0ihY9glyD2lUHHgFfrA2rwpJuXXttLHAU/a8P2ZP0Q8x+VmGWWnGfCt86q
19A2Slp86vkkvf+q2p8r+1xxKxXIHP+jMrJs/h99aqGbSzlM9Vx7j9360Osemyjs9VYXGdxVIwng
aqIadm+8iM7DGS/jreSawBk0Vll6g7AGYfvkU8aNah8IqKQqxlkWs/t5+VkD742//mVYU278nCMv
z1Dny1Og8/Y57/OK9RrDisby8L+vJBavwCirwYm/Z0eZe5RM8pY0p3aiDyoVnGzwMCkufG89DEQL
X1bc6e0kMLmAWaym1GOdR18ae7aI69uZpdFJW7pbnmfOHffJgTIlEcVZ+h94egCYcNV5GUJUQB0l
Md8vH4fmOrs7jC7vzMvWvYccLXollp9I42bogn5jTkA7HrQdEoO/jQ2St92BHC7rFlwUYdwkv4Pw
qGPb50vxEvxZ/8lwL75ug8DJ+U9jJgtttLCwYeurRiGTlormPEuetAqrjUxCB81vAGvJt1BR7UCP
10kZA1FYemoJyvdeU81vaDUBDYgPcxRIH4W/mL25DxZSJp3voquVt8JKqVIhuAnvsQOkheNPXrvP
mrzSp9pZnSJUR/BK9akqf/dIeDTb5i4X9GBTkQuP+KqSvOO05m+E6Yq8XAzRc72Lk7/JdfGbM4T8
XxUVqfJUYJCVF1qG8gSKvVWQq7OZ8Rz0QCWMzgQG+V+lyTA79ii9Aa9g+Bduihzhd7W/SDXKsOqn
XaHdXq0r+SSSz9oxeGZpWkO6+8rsw4DQYZTix0SPasOaPJJDdmyq/k3eHtaesDLtPnjrNIjqBG0Q
P8kwzWSoithRYGt/DKanv1eEVjHOmbAxGW8+gF04l7YX8NAegXLbondwjjSNCcQPv6Jumy2qvB1A
Lf/SsLkLjmR5RLyqxHCSkBNbQNp/YGEauawpJ3SWrylwTxSy6loNt7Ko42yElzYrNst6gDOQlF3a
tWSTUOkxHZFHpC+1JPaJ+5sHKDOmu/9eWhkUdVG70Os+obkQwTSwXTh+IqRIVI/zGlojAgMbFfle
E7i4GZHj4v3O9vborrxbeh0iGC3M6Ap+xnX8Syy6Pdj3V1AOJ+c7hz4Ia4cTHa+WcDsZbr30ftQT
WAgpSKP/Ms4JGkU5HBU54yjQp6Q2R/d7C4B0rV2kROWZCwvc8klFgcyw7cSE+Tj6h/D+Mid/4hPK
uVnHXx2SMRaG2OpMc1U4WTp0saIncnzBFBskAEZQsT8RPVDhoek7wpabNPaC7mzDRU+RoQJ9yki0
pl5nlUcXL2MWshTAnYM6Nl4Y2B1yXzNYZwl0g6FWSyen3pcidHD7YGN9gn83Q8TbY7ARh/Es4x0y
60XZn2FexKMFvUl5qsYJ8LzgSqvwWYwdjYLcKko5Fwh8Ddj/GMSMtoAso7Fx5zLdu8u7s0u0g535
KkVP0K+n1cD5X8PRdKYXSxjWt+UtIXScS4jyOU4WMyy7G5xYsytnzcU1zJ+11G3NacvcPTdjSPv0
0mc3wQuJVMLlCCcL5YBE1EFl2snVYU0i7IEO5XI4WlaILX19h+D3ZfsKt7eGkkR8Kk4MAOOAt8Tc
aGnMQKDUaqqW1Op1d+n5wkrF0iMsgqXi6LtdRCn74xItxzQQynnCF5lmj8wQUpu5pf4FvC6eHRwG
7NkzzvSey6W6cfDgzjmdB72x2McD7eN8CBidiwU8z5etB9ayqdCT8uGlibuALC3IHNdS4n8FAtcj
P/cXTwlItq36Lfs4YdrnWcVkwicCdANN0Q22QvMQqi4YdbtWE3idzxR0hegwUmO+ffHRfe5FBE0/
ZIARGYayfB67IwOdfp3kYnNfHbYC6sS0nPeWJmLFBGjILyd6NNbIUSOyaAdOsbOjSZ4i9ypkw8qj
JeB/meygwggYYuvcuFch2iR2fktvBM9JkPsTVnip4mK2CyCC0c/nrwqs75dTNq5u06KQmlWWc9lu
BiRZ6cvclERph4t9g2dkuZ9ypkjmusG2NeKN3jyM3GVqLmMo/IVe5dPME+nOHP0uOrCb388M9k7h
DU31PhU7ToItv1Ej1o0etUySks8aTWzCViBsynMj2szzhxnAE9+v17J691AifW/d1XQXvNvdEKcM
6aKAKfRAzbfcdErrVEbV0WEtfQLCY/fXrMk8PPlri8Yf+Lq4VlohcMVXWWFkhpRzNrGDHp9cHh8q
6Pkijru4yHYW1UaG/VVKBwy18J94vwmY+UvxfeWIhp9H0F9g51Y5u8ivfMagH5P7d20jsJuskDPZ
iBUSNa3GC2EEvVv6164O3xD/HtBeB8BP8UdSrbxz3OpSNmm4X3+wfa8ubnh5SwtGUAAGoZcbc6t5
Y8lIhEe+4GPMiJWHJMPHnhik06PBowV4+7t+3nFcIXOnEvZ03j2+MyKlPoBiaocxGqQ0F38kTyJZ
2f9myrcTddBSmGtMoZG1K4Jhshrqddl4Ym1xNFW0s6/BB0QgjddPcjfG4m5TISUy22jo6iYpfzYW
z/1SXFuAXSAXsSzbgiU7gWRXN54l2nXAyGJiFizCrQyD9QqhAlnGhjzSuoQht8Y5V6Mx43UJx+cJ
gZ7tftvYCMcRMuyL7uuHzxmGs/fEkcCZ3kfmQxD6dUWABBo85hYmMpJcIPLQMeRnC8jV9omhaHLn
br95VSMkAv23KdmAKUnOPbPfRw4hyY8Nd2+q5UvAeiVfkkH1IMXDQBAV5h91BPlQeYgrV9LyM/2S
EMYW6ABU+69WU88fA4VfQAc/IkuWv2pYAeew+kenB2YhHFJDAhSSBMNTg4ffvQwWwclp+5DqLU6k
RFwLK1KP/HaMrPIxMykx7gX703dWP2Sm1hspfyCYoqc4wge6x7htEi/k22usLvDo0qbccmhaNGtQ
ccShqOpwl25+aQRMfMHHzV01Qdwc9n+ud29PKcld+TFEW5VIX2h7rdxaw7elOsaI+LT3GHtCZwxJ
2gN/SEAEDPkEnLSwIeEEERDcnv7V1baLf/MAHY0yNrMCGOPLxbH7BccikAQOm66hi2DGCmVDMqsU
t6kbWh6osvCsAr0dUWqoWMMwnWRtGfgcLrkrx8rX5i8DevKURdqgZaN/6+dZmugL/1gi4SkpmtWy
s5SFbd39B3TJLD3/09iQVuTBPaWDOYvSXavo9611XdFesTXy2MB4SxyGShSkidtSzFm9XBh4w/xV
RIGf18tq/AtFKCZQNmuquKfpAwkjKGFjdSnttqTSY/O4xRTcNOnuePLBRUjrUru8vW/Bj72UZei+
LkFhBDe1sBsXw3W8lsBT5X1DSIJnDCrCri11vJB3DEVf3nMmpQZuH/gJXWt1mHK4sDu9lzPPqkrO
/6zubHoYfdBfWYnAE4NAl4GrbhKwuuzli9pOLEOrT6rLX8X7kOvA+iGzoC07VRXQV+gCg7rBzi+4
wClMr26pZi6QZVu4fHS7fO/HW1pyMugnBE586amNvVXbk6n4iKGgRlAqc4x1kyqke91psS1FE7y3
OIR8SPFM8QFGv+BbymlTc6Z/nQrhujcMQaLdQLArRT5J93Qk6s76e4lZSCMzLPfuTROY7INms1Vu
Il8fY21Dqcy5ze5yBWTBcxlGFX/axyNL7b73TLeVjTEcNE0Y/9tWdYgFnP4hYoRNbl1Y+4S2Zq6E
0js65C6Cm/sSfpTG84JKsx5RR+mlGxxCWmbdHIpWEKmSyPaY8JLjgoRSjbHLiANzzIC/6+BauQz+
hup0RE0dflOq4ZarCwbey61cVV/zJdV1WywiD3+VX9t71sYRzpUiD80AbqGo7vkh9q0tuZDLpZmv
G/Cwjl6/IV/OJgKFQX5+fmIBw2BVilR+22jPJGBIkBD02LQZZwPdJ4Bnq6fmoozkqBh9acmX1rfq
AehJImwfs2jfVUcLWMUL4SOsJ1O0kfy0Ctw9QG5es8Q5DLxdUpUuyQlDnXQIafq5Hza0ORbtOiEF
pqS8lvosvOGYgpwcCEjpipuUK4dUgYc5RmgCeqYEt+5m2RaJyNymLe/O9OLAxvTDbUnncW7/4sjk
T0ao79H3d67R+wiEkVPJwdmPE7y4+fsqiVHPmzsC36oCuDkNfY8jCtHG2eyKsUBPec3q+6ztCNpW
ou75BmYozIUywWV6wkZVVlfJHrdlfYhlp2NWeVm6VRBlGpvTgBfqXASI+A0JSfoSjG8qJRGiZBFB
XYy/9oDniaTiCr2g0i5mnoEuxC8a5IQ/z7K2xklP+h/7cIoszM33Btnt8hpVToqbNoQmq/acS3u+
cRIU8vlgm3bbx2XR9c8w74ZvUfZA3wDKHwjr4ewE13pOtHY2T4fTeulftWF2Se737VDwDVhM2nu5
VTjxVaAsvHCsApEg0ZOsqnUQxRbANTmZorz9Kp3/40POwsVgApysVuq+cPKhvvN3P+MIg3eA2kOS
ECYCVZ3qlyW2ALdAO8id7z7x7bt6/0JJe9zrah92YswLxoTGPf3qC57qAqlkESQ3W8I1U5FY6Hc5
Ta6rjQ2gwonoUdY0b10WcRj7mFDLyT+JYMoutAxwUGgbVyOuXbYFbac+tZ2xk2Ie+Z4TG2z+HoXO
qu/q4n2QWUGOKMj8K6B0IDT9v+yWMqGJ84hSlVCKWRUeLznwiw9pv+XwAGqGWADODk+3jC4I5ZVF
xfj/S87WM2P9Z3yUMz9loJr2Tw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 162496)
`protect data_block
6SCPnT8bVy+0iPTRdfvbQmvI1/i5uJpxUPQ4LNlG8O7ZVB980vXP3zzo0IncHCB6Cr9qRDMDryjn
531hUuQJki6cs0MWR6psYwoPCHPq3TtpErt7n+SW1PU9hq8GaeVrTt8cWWj0jfYOhS+n5q2bBCfw
IGPVIR1Z7C+4hkgyjVhyfHxIjFexfiSGUyjREBNrK5if1Tqwol9hWLqtBMuSx/y4vYwYTJzA2WQ2
VixE7teahxMzgwJJzfgj7RkL9JFJBGsaErvPizyJX6MQO5MPfLrgTysRKCp90pZl/OFf9L61voPq
KYoX6qHBle4b+TmvW6Z62ZA8zggcaAtMHTt+C/9GlVVS0u4q0EnkvQ/gAvL6er2l6HaDG3mogsga
fNCRdFXHSTq8pQgcgwIFxGA5pAqu1A4zXwTnV1BSLVH55gSuu6yEShibMRH2Ll8ZdeUlL5uN9v78
PWBO0meT6q1dQZ+z8n4neTMY3tyinfzZrp+6N+Yiv7uNxCqecHlytJWhgGDfPZbB/PKsX0v1k+Cp
c4vmIxD8N6PWbgEdY/xDzGT89eU3qhxKSe2xJZSDGQ4ILhOvUYrtMePuWTv14wBSS+WERUMCEHuD
7ylvkCQ2JUZfoogvC682lEdOp65QZW+zvDjMi6jKoWJln3V44nWA9brGpI7lIrWvGBTnOeUHqSOz
LyZx7EPWh1JO8ramT6Fl4Q3mkBhDmJFBogFmIMrmYYwlYJfdHhunCXtnnSKqo0IhZnBddhVIYFsV
NFSP4cqJEWKNPlecqUfRmpIrjKUxzPoKhS9xoSzqXaVrPSgYzViJ5fWpPZtM9gVvpiAN8fVD40ba
pvWPyFZySH1dDH/4OJe5pfWZP/tDmcUMG2D7n3B2I8hJFRVC0Yp0Cd36YVDiFkEdek0alTxAsAiP
0rLCJQdQ1iFfEd8rT35sYeGZLKrYDDeOuOoFuCCIzF84mqS4pZTDP3XAwjEMzJgRZo9w/6nXCsIs
5TH/2FCPXyTXbs3Ot/1/u9Pa7i8vwwqBNhXTlkZ1VPY40JfRbKdsKxvvQ/AGNA1Kw3TxjGYVgnN1
kVO5mKWQDj6TCUlec5Ht0zJoNd9EWu4GTuPsL93hBt7Jj3zOBDmoEqOofonY2mF8rgGntRoiB/4x
+Tr8NOpxCKPGlbjp1sWPw2A/VUTwzecVAjCIWRNESfSqtO0+i6BG7rnUNfnKBWuhXJTu2npepmSB
HwA9E+zasDCI+RbaS1xfUJncH9JwXXtYHgyOIqf4lHeJMYSYUa725tC+vGTJ7bPr5SN2f5hxfV8O
JLyTbFeZv5+RV4qhwrDo83YjvgfmIHs/plyiYa/Hu9vTM+tVNaIrS6jNZn8+SmGde5qnfGrbhRxM
OqSLS3KQ45eJeVlFnCNiGhwYB5iGkFXPCmAEcbxIdsRocwMANIbcev+FPw1Yjeco2zS1BDSe1vEo
gZmVOY9pvVK/FfBZRsc9qt1MhhwGAuB+vkr7Z84u6HQv6CZyY0sNnjRrHCBCJOi1pBPuG/gFC2JN
FZMpY0dRMu2VkrL8clyAIIgbxP2uBc/H/KvYL0CevJXkvWZYMw+xM4fAnqYW3O5BwyI48idGXYTH
u1QLfesSOaDHdLXxVioLCeLWVjLHyuT20Zc2/qcheAGf8HJeqITSbFE0/m7jrYZO8pQ2KBtXulJh
e6WY1zbjxpUzCvEyuodbftaX8wKZFirlW36ujzbNaIiMAmVSBte/k3pzfWitfFQxRaf5xzjgg3/k
tWIuYjs/G/SZkohYm2dXP/EMwpEObSTjFMezG/gimPkDnYIqY0u+ued3fOu99lpvPh5dqajK3uub
GXwgLdyzhaJSplAJ0ERgL5t2wAgjLDOyK1JP+Ps9X+EjmUGGk7nsePITaFjWrC+va7TA6nsBzowA
clu2nyGUqN0MMZfWyyhfV9b3dkL45BGiCfnhAsAcG6xLBRBt7SyiEmb0zYOVvkQITRpncf654+/9
agRjM7e48J6NpqhGTwlSQl8w2LMaIJ1KLB9z2MBKDSHpjjYoZ1LnRE+xU+yJBaM86GBYp0oc74cz
pT70hj/t5WM3x44IAe8tRzwQRp7eOqeIbhGas0JfBsNLCnoFR9ZFURiIOpcS4tp1movNjavgm8kV
c8f6feutWcs5z5G9Oo/5myTIV8rLz7AUh7EoRfcpv1ZEhR9hYq024Bu0UXapSwJld3uoalPV/N7+
ZaTSGKTgfM76b83/qRMVmB6nhxV7sB11oztg/qPHWpluj2q3/QsdkoKrlcKvw8XxSrMqPe7wiKmN
3KBTHzIJiQ8Zit/IDkoSaXy9KFp8W03QIvGEsUZpUc5iDcVfc5ZPNrVRnspROorD/eiAEtMmodrC
Ul7zkDUrAyAGRJQ2FKS209lknyPQ/OC0IcreLKsi9RXBsnohWG7TEPLrRgQqR1tWpu1bK0Vv1i4C
10zWNheAVn3HaDNypx6j30gO7hWVgJB+58WGb8BZCg5+1Qvddsl3k0XSBM9iMBS7QPfi6pT7W0q9
LLpiitblu7Gr0Ed1ugGd1lA1FWdVuiiB4Eynt5RbLmnGNNapis4nwvaGMEm/Cdpbr1r8Xr/QpXSA
pH7a2OTv5gVnK+DWvJT8G6069vEEVMjztIh2hkFW0iE602fU3q9C3CDYP+R2QnvKCZDDpL9fxH3G
HBIVC7ZjP3OvE0iRc1IZSyqjaFvSy+WkeLfBf42dsLT1MR5zrF1iP+HZ/NLmMF+I4xh0wAuKPelI
LlPfgBOqeQTdRN8MhsHtEyiOTY/I6ir1CPOJE2H0NBt9ZpNfoiO2gSZ+8176Klp+DSxhnt6VOXrA
H03GC5QsXEIG8UuI2TVNdIcrTgbVIzJNypn3Ra7kowDKYHeJa+L14BxxaygVsEbA2Tx/RnOCrVWj
x5xk9tnZllLjqJi4Z9QYnklIQ469aLkLnr693YoKtr4lSUrZMrWv/ZIx68vmeDkbLQG2ZUGCKwRs
0UBxDdeZc0zgKwyLQXkwEQdHQ2YDZUd/IJIvRxkdeCjDwKPebfBNr1HCzOQyYn8QbfFRZPuGFcNp
iTIOBRHXhWmbl4vWDU+QXvWR8fvEIBXtULY8BHImX4C5Ga6CZfyeGFbjWvICO7J4ondX1BlSLq/k
kcj6k/gMU8C5p5w3Tf0FrgzRwBHDDRTyZbznaFxNk50Ul2p9U2I9GtMZ4jCk8uZL37zd4+JjG+ap
JnkYT5yDNhAkVi1QKZ9gDqRZhHJEYqGF+jzSdFh49iAsuUKwQHVSL619sN7mrUBrEsd05esjIJtE
dsL/s4N6lakMAUFVsn0JxyBbFS31aC9dczIe1/ZyS7vWPYeqsNhyl6vR6VnTaKc++YKeewQISJDr
Fqh/DLBOaGEkufOHR/TeSGA4oQfpQgooVIEUSjJp35ZVkixrCJ8I+6/doIVf1Xh5XyW2sBSjqsn+
huDgkpTR8aZLI4Xf/tpcU/vMB6FzV6oWphdef0AfSOGCqfsMTCsAcj2z/YEiwIH4WkaE1IcP/ruE
/Rxx3AriksdNXflceAZx7oAE+El9ukQAkD8s8E9SsYu6YxdL/ziTEs+J1xflBG9cbRdCpahnhCXC
XhAzE1XWf3VGchqekkK/rIffLWVacG2yCcnU8yfC8kQg7ztG1la2twDJRNclNoGkhOx1iF7zuf1M
VFEx0ZdzDR8lDDQG+uf6ongJxsnV16Xi7opi3oOydK8shDeo3QYwwJxrCqoZyPpKyhWH80b/sKfE
KxnOX6bX809w42HFUvpKrm+pIEUTDp8QaJJIqLIR3uusqL8uU3oSoKk+9muTLC/cPXZyw6r58p0A
SmlMmsP/ajTINRL4kXVts4cZsylXwCRWXMIkohv+JOqBBEMbjJ+5Hy47TJopN0ChfTWhRxc2smY4
0NY5k7XklsC+KCXKIMWXJFRPvhWkoUhBBmF/fI2urRVhpNqR5jufYCNkLRNOyzCwYUjouFoJ2gLJ
i3G/nbp85YhEShCOGdPxCRvZaX7T+Mj/eQ2vIDKEoxVVk1JNhTFpO3NH0zjTxuxISXb1kCAB7EjC
hGOqsNrzXiWYeVO4caNZt+DK9QtwbKz8vg9GiYEefxDTKF5X/ViTvNoCVPJP141ftmfwtrftcMB/
EXANbRr8+drxiEb9xq5qGTg1tfUdHrZVaqJlkWoBlzJgUqM0PpR9SScIZFYvvACvh1QXb08UDwYp
ITBycn2JyXbKBBbELMAn2sizUXDHGs8267HV8dkru88kza9BwYhHmhkyNdg9PKTeNiL0GmOXJWvm
SZWOTEsBJr+a6PuBMWCvZPz33nEQcXvjfjhcRbMJL1s5DzFw/LDcVsfXMx5ZLqsRbr1xvWA3AMFC
dcVxaVuLPGIJA9BCu0pv0aKJF29EVDVeD60mJidWHpPttTxb1nBlaym2gf2gZfC7h4SxJpoD6y2I
tGLm3FhkSFUjTbdVpJLqrF+04IUrNqMtxMxJnAQvVhjTe2ae5ooueCFrCkgkokglAqLM9raMFkRB
SBb3C9yWgvQfiMeQ4B5q8kpRtf6rVnQOSmknWT2fMXrvrDOipjBe9+NUyp8AuOlaYagiyGD3kSs4
ZU7AMFnMfP041tw8EJj4mK//kIU95JWcvjjaJBvKm0zRH64uxlGBxTa7jxucYtZhMlEwIEMvu6LF
Td+AXwjXMywUoT14zE68tqDcK+jvVmxV0bvG+X/05OPoXSME+xroei3j4Daxb6zL9Ph4LZHw/igN
CkllNxmjq8ZrkdRKpHCO+V54lVJ1Bkw5cGIt73w79QTPlLknnINfHiskyJExn2Y22KYbkE8+M/kg
S+oAtCbN3Qy7ajHgFKLEjeHZowbo63lmiZmszYUBnrQHpt4Dh2ogfMI8kCSljQVSfeqb85fCwhjI
YwANU3b37jC8bz8sopmF/0zMk6ssuXIpczcwKvZIYIYz3G0VKsInxWqKBlGLj2fZBMLvSa0+V36e
gMkE8kdt3pAB7gOCSJ2VBKe8FoX/6z0Xjld+rNwpOcQ2ZbQ4m/pTqb9mqq5ZMzC/AF/DLHFykucD
GPfK/c/6JHJfzfT+ACLqWkNkPv8Tzu5RhFrrnS5QEgTTn/3LZrOmMR1C8Dwi2lb2+cg2BAwqTzF+
p7FVPJrMmQpLwOj/mXdvR6fDpyyyu5j+XgZt5NCXpg7/4/laNdv7FRmDQ74g+Zjtlx0aSqZSzh1O
P0pTkXCqFLZ5fGc0eO48XmUW+78VZcknGMIyiK113b4idvzW63Yd11349pa5inJ875NymYtZwL5M
wuy4e4sT7l7pJkYXkyp2bHKYfH1erjAVZboFx4pjxSVZzfKaKBtDE+vMHQOr1nf5SM17L7CNhBlk
vgw8ic5gVGBDGijDWqqdM1DYPPWi8YDn5uuPx0l4bkbyweLhkxo/W/U1VIq9jMJ6pgzdm3ifdcnG
aj5bFbmeJ7Ma3Y2iVQz9ohWwiqPCoZc0TFUndb/3+mi7N+ZXgV/5nynckJWoXOOE4KmzdDQSRdl1
PyOOGKurlFOUrsNshaseGVWmRFRAQYz/XQm3I6XR7O6pp1F90Rz1im9vbMOC4Np/kCRiXqOa/2Gr
bupvovpRziGmrj0tcCfXJovq8ATczlNs8UGBwSggKRbveC4he5Iw95O4/llgYxyFzN003UCpVebT
nY+hTlYWd3IASo/KJkSKIP0CKTYsc/V+8WalA4FOl9XEKjlDGjFgrWmtODgxTxJ2X/rml4Kxk4ba
TmhZyZVq5wqIKDK/MT9HmcTYhPsxflJS2iJtvc9OT1X2PyRP3O4O6mvveKJe1gescci2MD+t+HAW
u/55qY/PKWTn8dV8EZ+t2YPlUPNTTjRfO5eNhGnBxAXm9ucxJNIgvc7IW8u+NQO5EjXloItHrJMy
MhFzIH+zlNlL+NXF/e9Zp1s/OsyvVhT+ZmhVu61y6SyCySK665jCcSGGquHXR2I3/bSl+wL6wxCI
p/ZEfFJlTGRO2IGjU70gjDkEeWOlIEpKgyO7LBfZyh6ItdQcUcnYSIgP+iQeeyTqhLeN05Rmn+9U
dmxWUC7SUjWWT32b6dm7KdP3pSKS+/FBQEXun0zDK7pE8GwG/c+hP1zbIdCuJCyladGzT3+SXKeM
3lNq4KnXiE3HNJD2dkggG52A96AyBeC7TE0tgcoBKy24f5R5TY8vKjTxCP/LO9imfVJ+T4QDauQg
ENRK5J3ctx7jIcRh1zU3u7M5XvKGLvL1yrgJgjDVf7sPVXdoA1kHC10yGticNKN5OBuvmUubywaH
gl3k/i9B+L6s1nuu455iPtpjCo7MfpYZIThVE0HGXdO35EIJrM6gQvo3f8D6uYCK23W+m6XzaDAR
oaYvsIIzj0Luil/C1cXVj3wmopsuXs/m+hyfvvZcspFjC0WdA3YHLOsqAB0o1Hy07O8nQMOAUsYd
jUao5LrXmgJ4KhMC4E4r/8Yn73Xk+tw2gLRgbNkXjNg/OrFvUjgaoZfulGM00E07Ql+aFPlLJERR
DivfLaLvEhcjIxEoadLLzeT3XvNwEfVEcbDBwFBwE05txo7djkeVkPwk4l9axQg4zDZtL7YNaFgV
c0dTedrO00iRn8kMzWsST5v4UV5j+bM7Q7t45yWGWYqKcYdjS+8Wrds2wLxwvI0UnBbHM38Uusyp
LVpJF9SATWDY1rgEQcs29gK/ExHrfqeTDO7b2vSsbFl8Nmfici9xsc4vaB9iJP0qk0gpFH/dRAfY
WtLEjTRJbm0oJB9p/kwjNXlDC5tkQ+c9Z0bFoJa3CbsGHjwQWafWwIlG062TeVvsTyCPyE66xI3P
KWdRaf+YXqkz9YdmruuMH/qvyqiRUTtfdPpNY2Djk30DEL1sHwspKRlVHaX8OkJmEX1l9Pe3GZle
JC5NXGC/QqCBBeTaubx1txLYRAyRaPNYhKbVeUN9vVDUoOMd1fyTQUAcsDrOcWRfdCPKLpxf+m08
+L91ysG9MjET4LYjdNhuYosEh7281tnjAu0m6Hq1gISKx0vmtGixbCnJVVvEkai3EHR1PoSrURND
FUlOQDpFh1n1DDiISOiRYGA7U7SCqVw/CVG/tMh29w695KTWWTQMj81ZBchzJI1y+XIE8Amm4u3V
oSraz4ME/ghi92otS+UMjIWMEMbwbFPxvVv3jFWa5uc5HhsFZ6ElT2eLarAssZmPkPMW7sQ0KLzu
YtSp0URqsDLmHBsVZtHb556dlngHi83cV37/1smVqpL64+pV9rKJIgXQevZ8oVmNSsRYYk/XxWA0
vuZIA2AWQmwHYnl3hV2zNY3/H4hvDLzz4aNYbnxtWqp3JOOxh4H8xLN48z4qF0kU5UEDP5PKYeOt
VCKXbN+5EzovmreM8TPw1F01pUWRZNf9/bkCOJwFYHertPGAIN64V2E+gapzGR1lPreh0MkpoOs1
SJ4biSffwlboaAGe3w7dWVtFJsAhxTQjxVyuurSWlqIcMGHUNgPuaCotPEpzTbkhtKREmY9hsBZQ
8m3/8voYsRfvQmP8WX92I7fqJt/kzGfr5Khkka82RPzIPY152K1mA4e6MdaMPZA1D+lrkeNHyMop
jrvewlYXD1yrnQVsZMUw/PlcKHo8+4JFXEIVkgE0lNjjiwxQ5FXVFzqXnRE9otVJOhs2X4hxCUR4
HGWBVedldVqYnnXCRuBHhKr+GSDVLGTmVqmONYQMWgffw3fNh7Kd+jf5AU1ms2CxXFScxOdfE6BJ
e7POm5Im9DBEJoDOwOdGOqVMgTu9OmmCvz4qlZK4vzOJUaArzOSZnEgvFGuMhg5V0zW8I6pQrWNh
/GbZ3KJvIleumo0lURQIgBy3AGQqIWx20sPzqgRH/xEZeLCHtAWYGOzlD96QoYDKw4xsByEybPfC
iw3W+zuqp679bm/KDpdEEdFm/eC1qLKxsHvMy4LM84+ounLwBlRsp2CNkPtwWbHcN6CTqO1o4r2Q
7Ji7BTxPbKexYwA2z74dIBqGx3UuTdXM8MqTsRGuDL/ZeAm2rEObY7gjJ+WX1ivx9XqwP2RLz5Ow
K4ILKNNLfj8p9r414Y4GaWZs5aFEX2B8Z57GObCaGSqO4PCzBtz/lEQF1TJIpw75hZuhBSTU7FcL
3FhV7jTStTNiLn6dzTpqmohHEr24GV6yINnnetb4MGixBFFJlIwfLbR/W1FNqI2dMHdJGccuobf1
XPcpgkpEaU8f6/nDR5K/M6t8IUZDsmV7XUQJaL1oOiyZ2o6lU6RKfs20VcrCx2EdgvTd3Xa8CE/o
elCeDm2yX5Co06PZWJx+zcZ1O4TJ8BI0BLWcKy086sOHTsMEdbkq5UDF84zMRsfQRVR8lG/Yrg5d
2yT/j07b/ZMuRfqNTweMeZeG7NKK46TcUeojyCBjBQAl/+2swvgPQswD2c7e207T3K40ckgVuTiL
5rIcuV/TUPJtEMS8XoS5FB0EI0u+9dGyKWJtXkfZ1fiHoG+3ZmAWNlUwCKyB97UkNBQL1HclhvLt
xOLNacRRHlKL3BZRzjWgWSm2LqIuJWBh6Pw/rO9z3JbVFtVrv2UxzI8uUeC0KNGo+/a1sO5mCVYy
HIZ5UPMXIQFKqjqLWV7ekdrTyz5Tx3xte+ORoy4hUNB3L/mzL5fbZ+MKyA9reaI/KzaZHIcfW6gd
cWwcWpwrpwgk5fn4I+aVBzKwBVfu2L7RfYKu8G/Nz4AQml0ORt/NcLfpbJVWUMYUcnhw9kwpUNGQ
RLCADHp26FO0dFRc5C4NDrTrd1HhmgdXG/6+i2BT6bCnxTuW6lktq9P5S9CWjsTpdrcLNt8K2DMU
E9dGEIMcH+G0861cpWEoGLGx9niTsidK5zJ0jiBlQvzaQlIwOG/WbvK7ihvyCP0mWEkIcEs7N74s
sWmBsQQ+Fk8vNzDxYmKtLQ7/Qx4XUiRuECV+ZcyQM6ywpJzFqPkTdF8JtNFmThr0/1dZ2mbaMxml
Hw1jvdRHSgpqzUCpRRgMawLAIHAZZrfjjrygwP983txq3kNCA5WfuJRh9qj21aa8BnxitvzcxUh8
RSyiMSmtZz3Wc3DoH4jQ+pKOvFVf0zTIW+ptyglDp8YiK8+Svxiibxrw4/HYX10ylHqYT+ZrAdQj
Juxa0HTlsDoH3kR86brWTZPjXt/EstRABMoSlvtnzJoBREzkqQ37BLVb6CTGx0w39CAoBK+BeuIA
dk7PK4tC07fvHxxKBnDbedEc0iRwrEo8so42JsogmT+OUyJJJDoNQcP+V4BbVX4YzBKjVQsx89ek
5vhE1MFt4AAcKUEm1QlMrgdm0ykzymEtf7MjebBIzVz64Z+t8bkP7GKR3qnny4/Svru97LHIiH6g
EJ3BooyP7tWeu0FcGKifvT0CeWooaIbDC1R8hH/vOzjWAu72Bbnuy8PBDFvwVMb2TjDvoeGfaVoT
CjI3wdRDHfjv/LBXIa8FqlE/EZ/Roodgw/f+CZ9rgczsUyQDigtCy0g7psNmQuhBppvyGa26IccO
qE0JeA7uKbk+T99JOt4bTwu/Ldb01TU2b/nWNGh/DiXotJuxlMXhkGzyFA9Sf12JvmI6mYAUt3GO
m1BbVupNEqYpCSuEXJPB4fGZ6sWh+yhuGkYYMx7EBoxJdGjlrPm0XhJLbonJwCw8todY4hDyQs4O
DhwSuP3yrgOycBrLLu8ddTQ/YR+TC3ZnkE1eKI0gdoh0cwCit3iZj01YJdURQPwTL85MSSeQ7Utf
g666+IbzZkKFC8RJrhRh5SVRE4Mj6tIv6rhuZND2I1yyNsZK0k0by+aHGi2hFh7Auxm+dkvkz/hK
0DCqgEI7XLIHVgXVv58xwY3Red4NN+KZcIX1WQWCOWms153FaEtYEIPnvRP2BxL0QVOeJZXxWiAZ
uhwhXWQXAr7YM//JBJ/6ZISQD5AcXX+lm8Pwc/Bz+oLzsZf8D9q6PWJbYYzLx9OEkx/Ol03xOxaJ
DulJ42Tqqu8DGImfSKLaP2wkD5ldDxdxRsd1QGQWij+h89iYwPCtuWdcnmX6udApz8yGReh+pkj5
8IuMgKy0BR9dvXCnb8Mgy7s2+f0yDxED56MW0k4+y9ho0ZlNg5OV/+Aej3fGpYDqHIrQo4f2Moux
gdBO5n10szuTHNfBTKJEsNhoreQUN6VDlKn0wYSIsxoD0/rlXcO1AboGs7gCkYLJVd0bHK5TFIcA
k42aLlzNw6q7LNlFMSBBF09GmdwcdBhQaN6UMzuWR+Xezspwl7Y9atCSCwolFNc5eMC6Qh/47pk5
S+nDm+cGwlEkeSY0xsOPiFP2J2ZubnFBlHJxHdNjj+7Aq+syINyPNWddSD5rg8xn/0hRnWWrHDyU
pb2AjUANFJi1VnzZj/4poWJlL3xHp6ZkY7S4FAo99Hhteuch9Xpi5cqFN3T87EoTx3laGuKj7YTm
hV935ojZumqWhGHOfgWbWDnQahpQk21TNJwuGOg1ALtFQ+kNAOOcEcOyq300euRBC7savSt5qSPo
0Po7Z9XsgKfXQ7bPQjavObYdusxda1Bp5p2dyEZtu75esXkruudcSk0bRMNg4esM1iA1728Z7zAh
jHAfJTVG0gNpU9TsK5+aQynfxsUFJUtqgOKJf+5hXcqXF3YQP1lYs5FmxsJ1gTpuJYw4n5wID5I8
I1qPMjP1+9IZn1ol93zg9+KM5eIKksvd5qP6am6z2XxwypbbPH6CyVQy2xzlwtis8arM5k9SSzB/
3yhv5TXEJf2tqFe9HhP8Ee4deGMXJK7kv7lAKYmuyUz4abUMfY7kpHOaPvhniyckWEmrNBO06/zN
FUi2/HCK0VlDG/d6+cmgWYQWxBinnpwscIotrcZkj/OILZTCfkG3M4BWQ0hgV/Cdwaj7SzLA9hh+
yHJTmTIrHFDOjCHAtuI6b+hXaLbSJIK5Q5aD0zCdSEzJIpSM02Rds9fMtdt6nhjeeMO8Gcufczej
VGsQpti7WEdtUZ6+tUjs763XcQSS9eO60P6bhOP8hY4iz/5dk3H323ihdwPhpmftpDt9HopAJmOL
R1x9iw11zIzfbLbVOo1SaEJfFmZVw16bzuLhsa8M4/zO+CVnfekMH4hZwWDukivQdrCQysnDgPHw
czsAhJiKpCQYsrBGrFWtleG0QiM3KHbFEn9Cv1LLTqLEyqjd9xFfLHIZgrVhFKtIhVY3N/gUYwwD
d9Wv+W/7z7gcOcbYOGAisxtNesBDQIEk0l6+IfccRELUssEUxSRY+ewzB1fxogOGsOiJIH89IQNW
RhkhChTBjuN8G3YHnIK8C54w7RaRgVdLX+3qRDE/Kln5EjrbFIGstBYltX6RN3XfqpDAV8oJmsy1
unokcKDUXOEMTgor043/ZGM6dYRvnvpMDWL0eNjZkvxnisdxbRx5QIpEnYTB/0wID7674VFVDh24
Vyi7VMwQWKdUqiLj5TPhftBpUPUaPEp9KTVDSCGiAq7cxnHenC9lYkMscDoZ2K4UQQ1BpgMIUxCB
xSj9S4ZUnzMfVyWRC8OLokBQrmNVzcgCArSZbi4qydfdbZU2xE2emZxF1qzmFDukv2vXJ9uXlm5F
8ieskzB+oEv81u6paAhfO6sKb/idQN3t61cX59G62jsJINfXURPvUc/KFs7vh+ArIT+R7Vg54aPw
/SBeTvhFgITLnWJhBou4mVNCdIqT3U7J7k8xNr4BkgS02PU5bs2B5+Ulao7KZPAnzIxMfBuoDm/K
keZo5V5F5CE1y7IOBipEtEsTGPJtl1qxIVOERmuL7A0RmY99uqf3uYimFfwTT/LfuUEspzKYfUDm
z08ahI8HLhzft+edlxIHJu8t4Pd7pJ1gaMwuFd0VJ/72Fg/QQgpnqbtzaSiNI046XmdVPJ3JV3fj
xZANBWVQrnq+pCntz7OpkA0/YTJEwWwTW8IJcSRBd9grAFjXNbcB9b3fA0htxFLadP7yUC6asGKE
RF2ivD8qytyFdKs14591F8aWqIMWgkUmKMxhvQq6Jv+DagGHLinG8oM0yHROOr41T5o4xCTSJG/v
PRY5+pC+caqbyxgxef/6r2ccmjvNtzg+zzeq2AcucYRapqLqzVDhpJj9Dq7Ue/h4ObKeMu0PtLy5
9ECyzv1slYM5lYHGHVfDoWggTs+Ym1yVqHpxxSH1cBpJOA6RJYGyP9Z5iBn5491Siy9p4+qJ3ZNL
cyVbQ+jsMIp7qLD4sdrBsB1YdSrYU8ij4Lmgk/DkEujXwKz6stCyxOWvw73N4xc87JBnSgvmFSlN
9TjZi3bkdl5b+sfMaae/pBQqEftnonL7SCBwIz2odkc3JlIJmGDySyzsL23QMIxH7g/2gnBYqfpk
2lEGkBnWntrPsPI4TkeSmjc6NS8yNUAy3wAjs7gFpQbMeGuJKJol9p5lSgE8YBVeHTAf5huTa4uE
0WUXcbbk47Z+DcZ19WW+5BvvlEzKfhYT2fY89XW0Aietsr/u9C5a3KDxjESu/wCXl0OL7QUPhd+k
wdZeDhq9ZOaSbgG3qYBKmfdZpHerkOCDDuL0xWV0xYRY6+ZtCLZMSEI+0o4f2J0ukogQz6+JaH0+
hDsDSengKorPcfO5ZcX6ma4c1wlQ4I7WkjoxMHfq9F8nw70h8U9MZNel2nS8WILyO5OsPDVPmWli
lxk51NFaZkWppp1x+f9WY8NAo9T7Z3/tc31cwIS791wglVj1nB/ARicgPXBDsZ/zCX9BbXqtBw1n
52Ym+1ovAHPOXHd1BaSdZdntVc8Y28EA20C8c1DSy9euwS/2DPlTQHowvkAlEUnBuRM+hAt5oW/y
9xoKlFrQ3OCxGCjFIsBuxJCpsX6cQYFXKMhdrlmhgJiYfIeFqEUJBOsBfK6QDc5lJaGjYheC1gBo
vibQDm1UHPiwM3abY/NRE8yGXEsZPPTFYoiU+DYsb+CWD7ZvXQcyfAxo2vR34R62DmjcxF8QNUpJ
9sVEFnlwKE6ulRePAVU6EwIFZvz0+HHLsztbKgnJ+1ezYvu9o4u4xQjTQXAUZLju/5bGEoi9a1VJ
0Pk4nfoJ5XUO9lqXAM15NxClg+8+iyTKqjSEvVUx7sHc+74fPuipb82bHbqNKvHNaFj71lh/qy8L
OazxhzuMiFnPERN2OUMIlHwUgeHi7PTDbkWoYjpw0RmyogD/Eh1g8/4O2QWxymxQDecfZPnooW6C
pNY2czaCiXRIWDgg001c/P/uNLgntFd4LhBD9xPQMD9cGEWR72FW9GIKHCBgayQHFe6mchs0yIc1
mbZQddK/4xJIIgPzT6EjZn3zgS3rBWgz1Y/rSFm9V6a01Xr7/q8vCQjjInKR9AguU0CxaQCqLlvQ
MVIuVdzOXZ8ICMFOsBWGzEoGHqlPZqmp6r2pwVpRTcVfRbYnYcAWqWedSjbbVEDzJO3qmbLpSv4l
ud6A2g/BYsLEUI4iK6XaROlPLJvCaUwwzO/yqavdMtqkGymIdZiEUGDHJ/0pnSNxNQX2DRM4nkfo
Wt2dx7ghEIm2p5+2tBrZ5aoAvmmQGTQynzbsaAm5p6dD4WO9FDafhfr5dta+M+36SDCTkKI8N7J1
OV07hpXJelITsve/8VjF93qChGR0gGYCkzrwKbtUcrYIHE0LOiUzkeRautG/AteJB2icUFfKAztR
qGqldExCM+EJmz/9g7PD22ijgC+Qt+425HMvtPsQqU+X7JUDZ8w7F1xX3fC9W/1Dtz0EoJVhYT1I
F5Mcaajggy7pg47ykxK4m3/crxqFz4U/CLTWGcxM2FwZ/3pU43NqRta/JV/dBr5pPQyeqYoY4sWq
w2smCMf0lrOC/5uSazfWvjzJ1DvKpM6aEfVbjTc12OpeTaSlhLQnlRSnWsFyT0Vg8dpczHxYdX6m
sXdDXdaGUW5WN67iIIkTHWjTcQXAJLcUcufexbgNyr5W7QpQhf4AUETFjR3TI+Lohecjx/+KbmfZ
l9K3FfK2qNcjXivHwkzsEPtOkQnkNdWGYQb0PbcDsdeQSzthWNXNZU/mXEF60GQJVBvlezSVj7/D
x0vuvOqx30HYGgkuqJ4SY1xcmJ1fjxmmF1DiVhI0iGdGHBl0bxTQ8jeX0ETp3xis7s0rIrTFIB3v
Eq9aLFfpr5Bx9cTSOm/nUDXJzR4hd663lnf0Jh932VRSJablJN/5sle0Uz1W9vfu9BdcKXNNIhpI
+MuQRkpvJJACfQD9H/8TS5Glm9q+QVjPn9dP4WRcQroGJPgvYzgnJPLasr8V0wWSCNZOIA2DMuNE
9Td1zXfsse6MQSq2p5SSVbZYwGnWwgzZgXHqRc3p6v8G26m+jTeGupQo+Y7e6tGM6XXH6wYXx7Vm
S4gNqhIKTyhRuKFwGIGuzh2ZZb9SoinyNU/MtuLuFcwa8H2WcRW0vHHvJ47u9wRXucnMyYgCY9u3
B+S//9B7e+nf7oQWpUNeDMPiaMsFlkOQEfIB7rNNPJuvlBKr235fJ9ac+JWBYPAsyBbWveUjRcsZ
OHxoJn/Eqtj9I6vOu328cXEe5xp2Nr+/WLwCEMKCW3VqN2+u5Bi/JwfzH7+iP14XF+c761D+dkjI
mVXi59GBrhP5L4bZJZtwnEIAN96Q7YWn1am87/YZGjEw0P2oQGF8g+yzI4lI5ldwVtriGiVzLouy
PWTsRG6KyD9URTwBk1RB4yhJNbVdrHmg2utQ2/RwM7mM6pyLePSfqMPBmT8RQ4Z41J/UVme6Rr8o
4zjLbrTy/lHz9eyo6iLmS1Y4f7uAss3IOftoQytHJzmJC+bfVg2LBP7dpwPMYoMEju0Y9c6S/CYl
GFWZkYyDKppEW9C06Gf1RuMNn96BgPDVudPaxGaP0Q8KspZw9x/Us9bvcd43HOFcRh9wienQXdhY
GKDAtrWa9uAvMTMBuvsj6F4etcUZ6FyHWoc/rsFIqkkjoa/O1ZOe96sMi3mmXxJQO7rtOMD7Czw+
jucmrg3q8GGav83unPZEOQ65S8TyboyeV92okCXOPdyMug3aw9OM/0b9w0XYL0PqN3xm5DFOVkAg
/xYqIxbrf4wn2drMwdBMok2hUTolBlfXwprIoc5qXT/wGTAqxzblE+PctPuyFtc+Z3Su82rYXG/Z
SBhw0wMXSOOTi/2gWivtYw8o9Dbw0d1ETEXp3kQP73ukWicAS/fSj9YZAEXDqQIzBNTa4GkBWrmm
eSrlZoiAKIPqViFhJE4feQgIOO9r1/5A0J/ye20hmYOGtFBroFQDQObTHVd37y010kDAsddrBS02
iYetD8TnNUQlf3fNMJHHShSMo8teEJHvYWjXfYWp5MYZPHtNkq/allgSxHhgB/qmzKcfyRgL9lDV
ITUyRGIIbN9x170HyU76CLlLS9MYy68qY4MeZOi2kSBBi5SfDnywonwP9taY6FiPA1dAWEvsr0NH
g/4ClhZkPei9ze7iA4S2PnuEMB5I8DRw0v59QElQCBySH8jB4vgFko+NDCy2mXfWmkZtIBRTFc6a
QFCatGz0+4ZiXThgbn4Z/SHJXdhJYgoCqp0N9ded8Drryu4/i2+/62CpxHCkpnx+Jx9NlI7rNRUy
LHRp2XeujHK2pWt1W4vPc/IFCjFDvevzRQBlOTcKDvKL+KmHEn7yD4uF6XGgforrJCy0g+maxWP8
hsw1fkdk5BTayDac9Kp32pcDiFDZWzBHOWJc6vir88fdp/xrL5zpsCAVAn77Oe/mOYs3lucEZQXD
IR2cJEYS+UYlj0t+L7BpNWa3E73iy+REEaBzKH5/1yDJiv2qUyQh6i7sL7hp2pdyGi23lUzhT80+
YdXOtw7J/VnitIUge3XpiIjUpgko01mRLj6aPAW8bDtU6/cyBJeIwlw7ehv/ZdwItl5v+rk8HyLB
5IaWeYLec3QjAdu0QvqNggqWxULu/PfReT0dfa4wC8s8Q/5vSjrVaiPfbGC4GVTFSTLNitF6X+65
pKjF85fS3lhEbG8g2j3KqujIFZDZq/kggnAUyAnS4pb5WTjzC0YUWsXToGuh2Q6SspRoIc6mQcUt
nfQHcPZU79K9oB5MgZksCyRQ/fK69C2/9XCWdGs0MnX7+CAR5BZxUROLwoabaDtLAoMe9gNPkcJy
6qxgloaMuLYcXYW6Xphs2tiUVLPUgRPhKzUyg08qOH0Wpl26VPZzPJovD8+ewcPcI3CfMD5+c8uP
VKRPpDgVGWaMjLbdyRl8jxsDmuHvKNRJ1dss6sHkyBlPTg0EE57oRadDPbyngvyPadMuhRrMOlls
PyJahITQnZbPdpF5b1t5UATAsXeLHrwSES1H9ggz+0Mr1AxFRBNGbV66iTieth10JcyIUFds7Huv
spyPxQ6bXIllxR+g1dSUymPAq/xxoW8p43PsPpKstYa/BCjO2WGnjsAOiVZvLjiU3U1IlvXwe/SX
YFntg2fG4a18RG7d7RZvhrZWwApdnoLLlbIFvPrjyhVZpRm5vIl7i+WwHBPlVIJ70hqvKr0XsdZ+
TYrw5PPqt0Psy3OOZzFo4LvpuL4xLBEXRWwVQNvQ69CH2tGmZaBYPiJBcCjq+1A31beoS9IOWRqe
vOTX7XQbWEuocp1EqzHd92AM5Ofshgyy7uUdLO/FR6mKbKHjut+ZYtb1ce7Db80yFhICkCjiCcAi
Dc+xHHMWOvbxuw1/ifuFwKjBseOvslMBZOZKb7W26Bps2Y19GHSWpt+luAjRIzyrGp0AAISN4+OB
HMvsiwJOH0W7cdzY2jppDoxgInrDI8aZV2c0ItaBt+oO4Duo3/Rxn9JbErZktEUxyL76vUgNyXvT
s3f35E6iQrXA1Uoz0A/pfZSxC2lw07m7VvYka3ISwOvn/FsymPZasPcsCCT03Q27y81o5DYvtalI
25danTDmyCMK2vjbWJ6L4za3hX8eV+wLeT9bSDnahx1bjzWsaEl7cVWUPlnP3t+AcIbLMsEBSQYo
VrnWf5WFX+0Gup6jqN/Wv3pIBVSiCvnLpsVdTQC3cfcHLAQQ5W702AE2W4bLMF59ijjBgMXFsKfv
WI7F2LN+Xl8X6MOTU0GSgrfh1McaZZUtRDPRSE8L6u09r7Uh9PM0TyTEJ9MAWWSUgatp6Rr2q71M
hLDt9c3m02uty8ybNBgX4rntf63a9bJXEKGOOhqzwkakKvlD5Ps+zufg6ubDsbBLighI5eb95nCx
3hALrNCRXUh6GVYfKMZ2Is2eZN7wFp7Uoyqn69xj2nKV4nf1w2OshXpoB+9GYd9/NGH51N06QNEk
/VZZXr0uTjkrxvs2VDjmAuJU5YFowYT6t+FP3WEV+QxNyr6kASlu+4rP/bMCpg2xEWKaIa+wzOPX
xtB7iggUfMEPAWcFe2vmzm1aPXPxkGqTtF/kVUb+5pKaCBzKrRhtkcjSAg8zUnAT8WUQ8DwumWZB
xriqB61S30EBuya9Ib2gQwDcDWUktMxwPcRBhKY4+9rsg7LB+WWUIiA5CuIbA4JQS+yjWCby2rFZ
AV0UfXVMwRGwfGh8sDKtf+ITPYvxARUWdaQLWtWBlr6ZGOwpfGz89/P1zNAnJbnxfnyDJFWqJHQr
mqJuyLsuAoa0aTE9cBsaL8biN3cR8solPlzNTWLavKekb1n22wpdrEnf16taid/JB2O4u4i+rBme
PLBMghrV3p9gFRL0qRbvml0EE0OY2xvbGzv1jfDnBJkINhV1tGJALws1c8nv1pQTHH4y2vApYpY5
WG42c/muc0Tmkjqyw14C1csCYFxlucG9Y57jQKIqTKBI8MPTB2kpNCYeKZC575NoUPc9Q2wXRaQh
MHg+zzHDjX/O0uBwEAMt8Yqi1MKQ0vR0Cjn1z8LiAhYwBHLoZR1PmLTP+g3sFv/9/yrNaBb0llmw
VFUFIERPm9Ol36Tl8vvqnUqHsUGk7GinAuwzHcSe3otop+AZnywTScH6U7E8AbNCCWy11b4j7rsF
ZVyPbMCn/eHRrgIDd1C8JXF7N2gPiYn1ptYm9QucMwYUY2NaOh2tUevU53T+Vi8scNmRxy9iFbLa
SvnK5qxfe5I7s4ZHpY8WSW+TB4++/ifxRsUMDXJQRBsyzL88OlAk0z0N4cxEgXGuy/cvywPLLMEE
RVsX/G+ZSXBgN0lPHNiXp2nc7Cj+j6+F+ZyabQmJGEwiRLwLNRaGmnR3POx3Ee80leImUzhnXePJ
8mfayIfaPSBljA+uKhDbKTeThtKhe6DzkK2OoBn90+vhUAJh8hJwMhmLjGAouKFLCPcHy1hLfch1
FmBGRM330WvYbDVxNSNSOv3tnuWBCO7JvxuQDW0Chi6LbTjil835hgcDC+hAJ3ryOwLN11geF9tw
ifWd3LcYwVBNlxPZTPXr4khWdQR/sKnS4FhJhPXiWvvM27sI6HLxApuiqUPnzR3kVK8efOI63G2n
uu+nYuQSD2Wqs1dRGS2vFb497aIk0P55j8Q0be2XRI7Zey1qsr7RSdTAkhYcGa3k6ALS/yU324Ml
PLkNs/YdViwITsH8Is5HoyaP0d8Q0u+s6jxOXeVIJuJYO/i7BEYsKFCJycmNJZIhwNm1mOnpHSFb
HYYlrIS+LwFxgJjOHstvPPwJSy8oIJcnCG9ZBzk3a4mBc5yL5wi1DwT3UNk/JEsV0RoWU/9gUHaD
VlggHCTY6GJEL1gucgjy+UyHCB3+uO5Klmeq07U0q9aTu6jKQmJyfbPDS75eqaosqh6n9n0DlAbt
/gqjm7QcS4Q21KKyciDl4TxRjhKgE2H4jIZ+1CF6nD9g/Aaru9fwRQ/YWnni2fpf3zSVGP/oSDAn
yqqdAN0rxWGKcJRfyg9Ws4ApucRCHJDgl66bxgPlYNWMwz95HBxhiI9sNnQpADQ3ejpcyc2jSQkZ
nnDUMp/ARM2l26PGLzdU8llAwpvMWgkgWzGcTUX5DtbS1TGkINcGCkrRPzQeXdzkswdunzzf34XN
PQy7j+5zeolEPY8RPb3+7CpcQ2DtngtdhUD8HtQQqFALWO3wx9TQg7Ob7fIP6ADA5nGWKwyE0G21
zcZeEyVLORww3hj7JEKPVolEY0cT4RMgfGd1Y86EUpySuuTmIBmpWgPgKkr+50puEUdop1F93b0m
G/uWN/0HyffY6CqX1N+6Cs6EjEBjw4czEK/ZAYmCLctQAVceJOtQ5lbxl/+segeADEk+UoyiUcmB
B0rn+6tCzNkjGj+wWRjftac30S4QU2XFz9gtahN06yg+uL7T3yO0VkhQkdypbcineue6iUKmC4x/
SMvwLzKOwMl6Dv+TtZX4Beg4fiXpyOrgINUz10fXnU91c/5P4tfZTdl3wjFs/Iv2NoEHHuGCchRt
sX/mwQNwXWS9UrIIIrZel1/OAKe9ijCItXx5+t6zwRzIhPzNIfT8aufun6Fi/MFB3bVVMdWsdLQG
tBfst4OwYb9yN2yrK7Jc0IOWyal6Cjkjllo8h0tyrj+pGH06YHK+a6TszTGl7HqOKHxMOfh9Cfn8
2WYR0bBkIQn5xWKzFgyADlkqesAulcMxBnQ0LsqbsaDJsUfgw+WsSdCv3eAucbJCh4rzqQVGWbvq
Alz54kKkUtod8U1dSVraeYU+ebp6kX2+MpI/54/UbmEGfP4/095KDzi9xXoj03WrDdSSPUYxJ4DC
Ae+QQ6eWIuB01iBFEyInA1tocTsdjZRhRvJsW+NfPTNyp+NcLSEFPwDHiZobVI6iU+t9Q3B/j+Tu
xPemqWkeb6yZLdc/RWHp0pc3tl/l1ljWMV8PJWQ9nESmx+DcEiHTcv/lOvGwea3XOKjH0eZDh7CS
rXt0JmuxTRkvnwuu7YRkaHnr6ZMumjKzzl99jrc2tIH8cJrW41SKRO2LMSU2vMhcEWYXa4DILMmM
ExILI1z7QfiA+oxMDvh1acI+jzJ59wQtXPORnfTgMnZ97IvUNKL221MlbtaW1V8WCfOhyjsq6f4c
iRvOtxEupIqhY3wA4jioVldO2wuYj81Ex0oCDZRfNVO1z5zUK+8bXwq0vDPwp6rrtl7jwjRqoBG3
Fo//I3X4ClSx7iXcYTYkbEU3cXhn4YkIXDJOArBpoOWw/8TmvLFKSg/lX91Nfcz2oQDVrFpHqyR1
Yjr8YXupBqOCHh4lH8CEisd4BMFHs/CgxVgwF/tWSuC4RrWIxbuLFxiRbVcG/MFwjNOLHYQf9c4t
Op41FVAftmJY3m/J3p9wR7JsQHyckqOcaAviZqp64/csTHGfJFWrroO1y+oR3jD3ubN61FQfC3tY
Ct2L7D6H8uTbT4s596QTEmh6t8fDfc6lPHl5NRnV/RAPmlUkoM1d/jv/9VTSyWrAwmBk89+elobb
7j81yT6jhOgGXsmQHtNs3dNl8OjOqA4JD3BGtck7Dtws+d2wqpagCcKzarlluFpLgvzNz951c2fk
RvGiyN5dAGkSMygTHCpA9XK5/bR1GeCoZdGr3w7NQeQHw+760Rwi2INQ7/+wcKUDlrHONxFOnNJd
hNnFEEO0g801egerBP9gWYR8NqzlfhCTGdD+LM7Uf5/ZPn4i3SBJPRDYdjDY/WKGFzrownbk9dti
tUNZqToZKmE8muMLQGZatSDnaTaxDOCWTHmnjomBNczKO1ftv5fplMv+cO2jpsRVNAJerl+zzn1d
8CpqPjpSRDq0SszbGP9Ebe+DOt2+z3AxykQayneqIQI847hx79QLap8ANZ5JnieS/bRYfdDF1qVu
zKerd4uNICzPPcjC5/Qmq7o170HsExwnFjL6hhDGV+D7fu+8HsaY7MjkPyeFp85rznQLPOpwx2y1
NPcYlaiiuQ99XdAAoB8bolZr3DGCi52SQ4cg6TORwblHjPuCDiTZtlG01kXyUimRzeJoMaNWvJPk
+eceaRy/KiWotcrYVbHGichflSKA6pPZXZ5aN17LCMlbUZ9s+UoFSSsSGU5YFG5D6nsP5VJ0rH3C
uaJdLdy7L4G3Z1WHy/z1gv9hpqEvnHzY9Hmi05toEhWByQV5QTW1KwnGVT/h+OgoXRHtsB/mOrOJ
UksL9BwIyPR3bCjlnrXbekES/OdHh9CHNg+Gdl3ElA5WXqc4QX2HHYNBEvvnTy3vBnfISAHHQ6r6
+sEbm/eBOmen88JwvyhW3JBAiwbBzkisjuNfQERIS4Qe2jVb+gmSQ16sZ+os36LhVWtNvcSle6pS
TNI7koyfXy7B41mCYBCIZVcZYepQJS0e3sTvQ5KfXyEFVBXSBMgyfQO7KalzawK/OryGY9s1KjiK
ar3XkdL4pnz1sXitDa2p7ntwVR48sBBC7doG+Qz43ow6nxX4nPDgR4fxkcZsuDR1tjTb9W3wfWD3
bqGTcPaKMT5B/hRs2BwHf1/3crfD4GtGamDLQmKugYgGRbB6EZceDlFMy9B/FWu54S91L8K7Uum5
jorHWS20peA9QsDP+AMTwWhJsuG90GFwsUTHy2xnpClKnBci9pa4U5e42s4rBOd2zNV8fHhWJ+mH
Sy2SdsRevW5ODTAP0ycrMVYW2X7p0uC073RHYjZed4BMkNC1thqNmyQrvsuuQf/egCW+XY5Bd7ze
YRem+R6knJQ7qLKAWMituB5ixT7nNiih10LdafLrxyENiZb5rsqT8lF9rdPk77YKHdwNtagHiMgj
2ersaj8XMV796qDXXIwZ3ihGNynvXssUrjfsu0PUk/ykTAY4M4y6B5l6TgOq5hissWyI8kN40q5o
7PTvmF6rRXGQKdGfsaWnitHsCIZY7wXvIQKdACGYq9I6ZxKyRfkAg1DkgwwYqhifJa/2UaVUr3+8
aUFVcNlHimqbhXziCojwzuD+BZD90Xo6CpYoq53KL55OmvxEgJrQbRfHh7gISqUlsHl+P848XZQw
6iygtdweOkAhEtdQkSlXpj6J36RdQX4pqTF24WvcF2PxgUeronQWr60wSoTfx6exd8odNffAG8+j
Qzdja4uHUfmp28GeuuNfjyqivwC8d++xNNGCR3iGzZqXDmZoMmt9xHXx4Lk/8DkV/5W7a+LN/cvb
FcxIQFmdjrsg8B8BCb+rDl4XSNKC53yC+i2W4ircg8i6j2Q7WIEgSsc6FNFaSOC9hZ4AUkBnFPkU
nvQ8FZqu4Ey28sz3GMzWxIB8n99JJRrYkfSCgKfpFa4t9LTm7gjGxxvyNkr/oLjD0ewMc63a8SlL
33UieJIMVdq32GshWyuGhUSBY90LQWRaFV2CUtPd2q0H7IzTtFa4alxJLsWJYKUbPbSHNQP+x82P
9KOGTozFF6Z7t14f0k8+96htl7cJ/boujk7XhE8Xlm1CVX7joBWTL3olAYDhMXDiz4ouGqVtniGh
eVJr6OO4P/Wdu9/YOhi1pfPGRWdmBhWbj4DRHuveNybdk7NrFZxuHXDo0q+DNEdtFitWrqhGAO7F
/SzKlvIa5afEfSBqvm62QOihQOm8RAVDZgOPRM+vHCT87bpSn6x9UHtTtQGSotWO0MpXdw/LyxKW
HuH4iJqtX3ogSBcZZesEtMIzbrx/25YHyUBZdwRydgQdDG2Bo/nNfE38ZOWAUnvV2F5bYEv5ScrB
T8dLGiNTggGJf45wSqUE7aVPxHS7SrcqSLFPbvA38JDK5OinrSygjHsMj6Mr6QjTxDjsfM4bJO8M
ko+A5oTod/B/nkN0akveC8Ss95mXOSSmi9DLDUTOblIzaGXKabdTkcbG3gsI80TGRuqgRrWoKVA+
DU+hnVhPF1hYcUIdOrOPPhaqBYLVC0Xe+DerlCTrnMLywNDu0GHnqDkmlFv2H2lm8/cC2vgZp2BT
esmMqNEWSMF1ec5NsBSFNERrVuz0IVtIg7YZiV1HuHrOUBPialEFVeGEHdmKcooUtkuam21uuE+1
N/Z3mrdPfnbHZmR8XoMAyo2n+P6eqKpQmhWewiXJD01J/hPPVQT4UTGjdjdXk+peRMAWvioiLVXm
SvAzDDNvq9yBQfAhoVENH36JZPdzs/ooXtJoEJxwT0HOzV5GuPne9QhncxPC/81RFSt4Oq9fLxU2
4sdMZfBWOPSfI0gjb+7eribA2oaY4T1NNzcyKfB7qP2QkDIOApmkp1bLGMaHSHdx5Lix8vg+a1kp
PjjWNvWmrxENEdPYnhxp0O99i8vzLnPLL+IASU7iECrJXMrRtk/NB08a44hPikBxgjeXdwiZXjai
NAGeYhQIpmw40ZWbV6NXjI6t6d7j35SJRX2H3epXZLRYcNofks7uULet2fthoxnAqGNJvzETfgq2
yFXRr5YDHI+ak5V1DpBrL10kixeIz0VwpcF8T4UfDrR40VwvmNQv0uae4EjXmSbhnxlq24+ZYEdd
wXT9hUSMJOdrBtq2taob91pAG4VI3t0D9RZM/zCJZTWlf9tz+RZGl/XbT65SVnSddtb9poYCJcSt
Se6pIJRKlpzyiMWfFEuEmZO0ZQeI9E2yr6B+OcmXz3OsQ17s/gfuT7cOlqmULbqrHZCYICSblw5k
BoxUlo+/k7zWpM33/MYFM5Xvl8LRig/cIBkxqmuHv5Jq8MztU0oPBuWTEAON56MMw+Mig3s0DM4a
wICP8CpoEW1w8G6WMcfXwA4Y+/OYhb3jzSab+uR9KTS2uD/x4VRtdAmgttijmiZL1dSWG4jyC416
GDZKaAZXx/ktKwc9T8vVCuwpw2jIqj8ujDI9FDZZ56IRRb8fpkbgworS1HrV/3c09XlUhJUIq1Ab
hrg1MIiS12I9hwjY1J3FMT4nCeYBm6M1aBdmY+OfVtjSm56rfogQxFmIz7NCpCkmzScUnOttwCVk
I4nW1UlQ+ReCwogldxlBSeo15KfNbwZ6UaFTC76a6fs+VpalSTlE37mv06BfrSquH5f3772ufalS
CY8AwMgIQ/E+RIUNCSQ5IMvFDNZUno53K5bfQNAS459etU37mibgMypGBWHVH1ME0FLKwL+mu8WX
YFBJs/VQuYLBok4Ik/AA+q1nMIEzzzAW5SnnD6/XJvsUH0776sw0+4/Ff2B1brEaMkzFIh7LDcr9
NyZzt7o4gFfP22Je3v4rQ38ZtJA1i0j4gFmZt6jR49lOmXsusrGlky0g3GPRwWnFemieUqp2jHMQ
59dVcAjjJybawvxgPs6uKWErQuRHZKJBe7rbVQwuwSxae/WuBi+j/BYrW100a/tkRGFGX1QhIGP5
me3k/Fjs8+5hKTP/Wj6OGWZL4RDImid4cNh7gTTiy57XHkHd/pipq9uoYlunt4Fp8ws+ZAkxcjtj
zmKOjq50mdwKU4ZPZKv4PsiWxQ/ZboxwzhaPm1u/MAAhCNWJ9XBFWrZ9Usypq7himLhXIBcWl4ZK
R7VH/WoQset0r49m7qBa5UtfELDYOwrl9pnhBqdrychmZTxwkla9okTz+39oan8Nlhpd8WRIUx0J
RoEy5/Suz61k5tca5rDVunivmR+DGDKEJj9K9RUVuhMiUP5kiFEN3tJZe2rzLKaZNKDYGd00ucXO
jVJKs9lu0ECBonbwvgjZmsFv2f//kESLLiEJ+Q+JePTWRjEoCBT8z37DjF2EYbT2lcXJYSFkSGlD
cEH+MhS0INePf/sUjbijRRuqYjb3HRr20TNE2RC9CMOmBiGKHh4WJheLJcSNsf8o17d3+rqvmMAC
T4pa9gPA8DZepteWT+FXxCI1N/SmhRPQlbcQsfHiGJh2U8col/kK+bcB9c8bgGKXGEUle8ydoIKo
q6CT+l101+yB6glaulY5KW4+ewuSLSEHlCKc+gX/j6JrhmEkGoj7L41RB7oL5I0Vn68kSeJkRU25
BudaGFZc+C4UwQZaKD0LW0O1lkQ2I7OV+YMjDPF2W5N9vTZMtseBGvFqP2v9tFzDfj6XmH/67YzO
XaR8haqkuv1vemuEd/jnKIL2HkhS0u3SzTHbxWgVz0TEBZG07mwsBz/nR5TRZDhHD5F2/XzW+MS9
v2aMWkcl6Zl5L/FUcD81NMHDk22ftpzUySnbNmmi0/bWipHxYwrllMcQ6RZOquEI0cjNobcB1uSD
yvQlRnTPCwDFSRiHNxSBvZ49DAcWStHSSEBYx+3Ayl0QN9JhGKK1vHro11JpH2vLA9DUj8yMUdfU
jMyWx0g2IbHQyfON1tWSNg30uNd6Wy3+lNXFYYEDwg+IZLsvMiCm8zj3HZbVAYY2cf9iKjaT+riC
wYnSIsE9SO7Ae4gHPoytzzPJRxhiic3aIkzIW37eguE5IvFR4H0i3aov3nZmmYdPOibbBX2MoIrN
zvEr8j0wCFovrgff4Q7T+d4bf8SsQ1xx2Su6s4LPyC1VLeFOpMrM/ymeOs1Vww6O02j3HiFFRe7/
nJ4mmBOwoSxWEn9uFi2n2lP0vAV7Ejq5Yu1UoIBHvmLDgxHBumFjOkcWtqbqLOWhOAdNpv7zNmN1
gdVOakbcNBBrQeS1uKXRwiCqq/S4Uk2AIXFJu+UzNjSPi3pwPfF5WDJlV4vbcnaGP5KVo+axvlzD
J1YbDtWiYhEJZB6pEh5SifF43QQtRv7bg0scalMLyQ9sWDTkCq4YMBSx0Sqq2A5sq1Z2PDqYa2LV
9M4IgIHvONK3eO6ft94ISV3mv9avmjiLI51PXrobXU+h5gQpbqzJ9Jj0Oez5VDxisPPC+psDsRKD
6R/c6cGVighE2VTrmvV8xULMyJbPn92PSFK5ufb8qWSIVsEm41JLkgoowlOKGglqV36cEHMaLWNk
xOJXHMy8a2RoK1noN6INPXo++cTo3mNUM0PGKS9SCo69gDhQhj5TeVDhNQZwivEFwMuFlole7XfM
x/8C9VuLDX45Ua4VIyS/B0rdqGVwDle6PVa0MOVWe5pjM+NjUi2JWPMAO9D+dpU3pXjdyotF7Irf
QKn5mTb+Q1s70Bx+MuFRBD+jOfouW6qIAgW9RVfAIHelVpcQsgytwQGxkeM85oxskOK0LjD18+ME
1ONLCUo2JIVyly7qVzIzVdHalQ8npUFVX9sK0oYoDOIp7gQ2zD0HhKl1ThN0fNBqTNW4DW/y/vGg
9zuOSgrn9ocTqnQ3eSNDwU6FJFo/ToyqvvRxc5KKUPUgma6YqftoDX0oC7Ihyr8WzuLv7ADGEKqm
izeSKFgsWRdQ8zTBS3ex/gP0yXwLbBl+OpRKaEai+OeuoIFjYeBhjd26bLmmDOo7M3zLk4wuog9D
CDEY1DfB76RnA/1mZaPZPptgId5CEt2007MAvgZenTefmeFt94D67yl0OkNyMYP+mH3tnszjEJDF
QAp6p18pzaIpIcQLxrVIOhdz+dlETqWtX1fH/jTJvJYKjYHn4V0uR08Nnd6OqCLaLV3nmfRRZO0l
BbSqjVdG9Es0zfbSmO16UI+noPX4eLZ4b78OkM0HLsPWA1pag8teAIqWYhWit84SgEjZfhS82pCu
EHa3CiUvH88saGEbNbXDzc+Uetk0ManyIFYc9Xplpd9XiT/jll4IQpzGa/jpzkcpOcLTdJzqQMct
fIOcBGmKPjSNfyZFB2VsJbku8cp/x6jn3mFfM5CSZ5IEnh2wq3YDhF9Px7gt+3dFpJ5dq2vH+Vi+
DpADDUwQSC6OR1HVuCnTSyd4kdb/J/hFG8xhNI/y0Zx785PSALYDZrCDgacu6PVgSETVqydW1nfv
gN6Z6ZCSEb3ZFvLiovW66gizckaQRNm1BGLmyUuyohz5km707qk8z41v61KbzBw8P1IKyLHVW5lT
Sx6JL73G2Twxrtfrm7TETyegON1m8K38BCjCcX909lqBRe3GaZdzpTkeJPCzsVbX7Ha925eBQZhB
SlvDbpz3jvF/TmWstPSMo20YrlmAt89x6py6V9VrZVFS61AG7t8VhbX4ggBHOChKu1qyZsOilcpE
TNchy/J9BIYhfers+gHy6gx9DqJh5xxt+GbILB8uEevLIO51f5W4yQhVRkSMRbTPrT4NYsNoZflP
bMIMYRkR/npN5EexmN9ztHQYSwK9cLKLVeoVaYtXcRb2uHhXs6e7Cwbd60XJ3xuoWmzbBUmeMPpL
mTknl0ibWTRzUTQo321O26WUZMqeei3wYik0ikEj9NA8o/kPEf6S1mwNWulE9Oq31gM1gDmX/Mec
Fj4QjypeIGv5ZYeyHQ4eDQ1WiuahqeGKyTm5Hy3POE86aG4m8wz5+bE31k5b29OuXlbk29qtRFey
9j7nkjvsS2/4HVcB4JfE5Xx+qnlL4d5pLgSqsmOjwdnQegAuRLI+uYuU8aj5YRo5mZTF25FsIL7P
MAIBZoQkcfY8kFHydNCNsZ4EfGv6XJ/9guFU4m4yRRflNk9JUyaAUAKkg6eaYO9SHVcOjZv8OKez
LqSMm1UoMN9OELcaCeRgO2wyI9a6cCq27pZd+blYFpqpFDtjoCMEDamXJ5uHhVGw5bVbStQI0QPh
PENirTpCLkIPHdkzUkfTkHifr5vBa7A1rqH2qob+Idr+3CT05F1KoOzcxGlBczdgClDbn45ZP5sT
ZSO3x5Aw3GKw8rBd3U9JCaNHjr9dwmyKD2HOni908b3DsP9mAX+AnN+wr05XyQuV4gZSHj6y/xJp
ffaEkp0Sd9Q/q+W9UadbJhB2fpb00NUZWuDQiftoNuSoy7Hudny7QdkySKFQo4u+ilWzChbwvma7
bLCt+u/YnflcMn6ySH+GmQyJ6tjXrK0CoIGQKoTpZNvbR1XUTBTQsHo+mJm4/sD9ogAkVqjd3uhg
NZdXUsSyCf0CsDuRBB1aOYAunakBagM7ePA3LT6QgG10c/iNLsRzL9QQ7nQg8wujVnQBGRTyn6wo
W+Y9ZooEtaFpzVq38RR3uZ3GglYcvC4xwkbQ3lc6Dyj/XQVvbrteZpGOu1OI7UGmsmyoQGm8iEJE
2tvSeJrOkru0qnncP56BVergkwfBZRQPCKUd7rFeKklqQBbvL5qQ4HhTu60H81MuwYQDknrmdBQf
nrJcKwmSE9f3K7h7urtLDmjCpR+53NvQuu4dB3TZCxN0GU6D7lf4K+YGkIWn7IYPZZXrD0Q9kxta
lg4abf4BV2JcDsv4229NDh0QWW35kIFfyLqwInyZUX0lgrU0lFI9CjyHgMuzawgdq2/eCO21Nrq3
PSRks6FKNN32ryLUonfXHdNsHvzDFKm815IUgAyL6aVrDg5uc+xVjFMkvw9OD0+KlGyrIqXSARV2
fkyYQrIt1YkedvRTDoDqXTKE2rAXZM3CRL0uItgTQeUCPuMTFrHk2NeX2GIVODKpV1or5Ana96fk
RHCl1znh676NSGWShh55bnfKWcFjHdHUVn2yxALaE/D9kG/r33zAZvNKt/YdxWQ1fjkW+HksSjmA
9+EPpku3UrXaXVVLQnKeyTzHsPFZjn5xIZlXus8Zqfp59ptfe76MO/4ZV5LoCCZ3Rh1pSCVC3xlk
1yJbcanfdZCBxW03eIisPFTkLTV7eLJrkf8Oxw/2M9LXqnSUU0LvHZ/Ti5ou4gNJSj8LI1GifFmB
OkeYlJQVDjQpe+xmGdXThXZpNqu5SKpdot155gPrtl4q+Jlvgyqwp4two4zYBB5rTL+UeNjlBY1S
9+bhxJ0fA5ilYHWT/7OvE1cSarF0NRl5hbiVzxkBkTyswPArsBWUfg+i+CkT24tefDDJ6wNl1/3h
yZxsr1Ap/D0mO/nl3k//vUbBgwSTtZ3zNgbw13Gl4nTPeZ54ec4WIr81RnKYM3fszxAYv/Eo58R0
UplpV1XDF6RKOBqU94jL3yYZES5l47UE3lWd7zOTLCtMSYs+GE/XCjZ396F93YGvGCdv1NDAeXkd
7taIteFwBGHLEoQjnIV7e6hI5uEDZXyClPsxm8gBlHrbzaV4Y3GP0KDh59lzky4yTazNNB4340W0
zwqYPW6ziJPn+M+PoeL1/ZTyQjc/ZnFkUing4DjheokC1wDcf4viDM9m57ih6HddISXcyPPeBe9V
bLkg+IwNbV1e187TUYrBPvxkp4nr4nQlTFznZmz0G+Q0tj2nwmzt3e2mpSpXiklzhB2Y41ZA7pZg
HY2ba7j3GQ9LPvInE7TNM724/Y/fQ5OG6q28KY2TPcVeD1hPgNdUT5byQgBsxdIXHCDOLIXUs4Hc
+9o0QIHG8OZHMMcgVtD6DNJf15LjmFMK37xwOrx83jRfQVfoQ3P41aPU4A+X5hdUhaP/DqvW+n8q
SDZBPYMaEUe55ACu8P98TTi4sjMJqkAS5FRImRYtG4Cp1DKr6Ay1nkuIsewGMQEkSSD0SqFpSQmf
sxvXRH4CvoVvTLKD3rzByWyi6cf0TU8Qw6+SxoUuSLj/QjYriLf93l7ZSxWpWgs1Uj1QmylYTnk5
GlaTi0mezdDHWz1+OR/VspnFqopsGE5kEUQ3yKQ8vMi17ziOT+zaCBBuCaNdlvwyyCGNJg6n8pM9
ljRBav3Wctm5K4plXtevwDAjDnwBEP393NTIHK5vLExEFlbSXMfH4XjFIp2UNvJqlfYYE3LzbpZx
5UFFehTF8cbqUp5UMugu6tV+/1Ximk/kh9YPYrZwV2U4R9+ICx+k3q4dJg8+vv7doRTwTaB5wKTa
ZiVb3q9UtSzXOGLNDm+yZ7Rl5ZeO938pGLixEpIIw9PMsVj/OrpI8wKPQGUV65D/3IxJvryPVhjJ
aap78vRIe9WCpu3vX18z356A5AEy4vQcnNvOVnr2tQjv+SO3eAdnG0CzeEgQErd3YZ5NP8sYJ7oN
pXUA/l8DCNCfZGkTcINpkaG9m2AcdxPvsLrv3FtHtjicQBrnWpM+7ty0nv154SVoPTdY5tBR0IQg
f+gyTwLnmYH+YM5JH+Qh31l3xjraPxvOevcU/Cjx+sbX6Tr0NgC/WcjZwMaE1jsd0cL9tfotkZfL
11KnCWooa0doNjvX5g6xFq73PAK7lvV/ybIUPqlJqsQ16ZndwOG7xlZkyZJ+ellkexP7obr3vR1z
Af7YBmTfrc6FmUOoRMHqokiYLBAYxGcmrbPXgUAfDYsoqWF6tShydrntSA33GdDnJRazQpIp+jEt
zrcSLtmA1Hgp2/AwXRx4AfzIa2qvnhsFMMnJfyJNSQTJhgkTPctc85o7V6+Op2K8/OiJW+0D4DWD
L5sUeRUsXn49CVcnw0m9+Alfnawnob8hAfJ6Oq8bRsVplxsapU3r4x9Mn8huWEvaPgdfJbHK2RHA
Bn6CHHwKi5pj2WxILSFMlgmy5eXm1njnlpgwrfk8G0hUrAcwCTwPg59mORQfNEhlIwYExZcueucT
tU7j7QBZjv+UprLt0PbwcIpp0p9UlQnq9KJGiYbLRLrZOAwlqDovh5fUJsfmWCC48CFRySREsPB0
J+oMVZm56KQwDd3fd7XaIYgoHXGPjvmNnyOAfp+c2Mw75hG4frRU+ik28zs7cZ4r7NYDnmqN/OhO
aOD33DlQwIwV5SPO7Ok8Knix5SxnxqpnQo65r/nHO/wcxeKJjc9XozBiquUw96NqiXYTLfZBsnOP
rODHEZIGFnq0CuQeuMV3n3gojICWN3aJoBKhpPR3KX7w6GZupWWZuNxPWa8qRriPlRoSrLkwNAEW
uN/TL9Bp5ONlL4qmwRgqC9ISROReOqz/hUbPndkxailu9NCeHHnUG/uH1RIx/lscAZTOJ8XFHUs5
NcYoy78mMYptl1TTOBPBnrt1InRn4iF5h55rZaUw4GDlUNYERIIKCJQRr7ukLJMdRG0Gl/UoGW+7
Zc6aeJBJJ1nVaf1FvGMYciPDB+1xXeB1W4PJwjpbhNt1XXwV1vIv3so+TGF9GGnKwwk6AsA15y5G
o2oQv+M8WrkudcZtm5nzIrMgH3rnJZcDWekzyF9EJJTITeg9gT8i0+sOCO5rt/WTftVtiydvEh7X
9vJpg185w/JqRLS3CbIeWCeFtbEvGz2bjfnaWk5jbLelMxNY0V44RwBZ9ENk+Tg3HaGzc6Qh4Fqs
R+3YTnvVTHJNe9dTBRyvkIc4G+Sfcl3Olwh4SwoWUhsEUrtbOvjl1mvVwCf0QOWcFkb3eQgfPuvS
BK1MiKdwnflrk4Niuj1sV1V4rCt57ZB6xV/qyolsG8S87c03+duENG/+ziA9CgfGt/NsYX+UGdKA
RbJDeIfnOEIJ8PHLRfkhb2d5tTVKURPQOqu4ob4VomZmMwyQHyoLIVoBvlZ68bUG8doVIOzU7UqC
bp3PxDgfTtmMUm2oF2GoV9zqaG4HDINC+29/s50rBmLVLn6qa64CyvcxXhTPBJoIDvoY2gu4Lhhu
GUHbKhP8LVFvx61VkJskdDAaDM+F63TbsRGQcz8w97XOVumSSnzsku7TiOJsiSFnayagQDETwKRz
SoTVclABBqzrJG6Kz2BSwgnNuQo6jF4SorJ/obfa2Rw02kKaxs2xZqBLy9J1hdShc8ErP+DPwCRN
E7jLvLzuJRtflF+A+dmsm/mxYKYz8jZ1IeXv/cft8+fAiAdTPp1c0beVX4Y8gJpZmfa88yL7YIs3
nCvdRJ+YffAiwB9jzXJ5hGy36oGVqka4bQIEB9sFXH0x/Z3UHQp0Rhbxc+Fw67VOU8OHBk1SeSxe
3ATQ+7/K96xiUuavXXwjXmMgpS/fDwFeCp/klcyS1A/mDI283RWcTEA7WB1O8P5Z+9UAKLjFmG8B
jWsgYS6lJ3y+5f29PfkTraoeVOpoHRhkPpO0gJBQlfdyxBDGYZJ+X7zvf6A2HesLl5RN2m3UDG+m
MHnVrsohcarokSzYsZq4wEyNAk05uNrJYbBBc/raWT8QHdIixOQUlwhgRRRaFg0crNZJ6HqtsEsh
LmVPdLvZkwQXf0xezoonMB/4tLchvCsQ53sb/JCMn36DuMfgAW+6RzkaFETx4mppwWBWwAI+XDcM
bnT5VA1BoD601tablgsXsXbbsqa6pGVA1FYGdwkQL/rI/dQmM/dU8WYKPxS3D0iQxSq+MnyNR+QE
HO8P3Z9DQt72G/FYWJmqsHFyOjEgastNdHsRuMI5gYqYCAn00NDqDDi2HLVhzn+fz0dRuI0PnULp
Z9VS64hi8vVQG8UtJsrGJoNkMGEx37jotztSNeKsvSgTkqCFcf75Miw/E8ch/ku4hfmyce4CIYBN
KMf7QYkObjYfJTlK1+CGTNMKWc578i12L4eQYrX+sKK8D5gsGPkxpKBKuBAFyMz64Co+XMMDvVKD
3uE/vCLHKXMf38TyLre8hveZKUlZKFZ2irzDtaVhYCuV4mv6iuAI3feAB9CmQhyGA/8BKCUT1a1v
R64KCTQO04P7uyGqT+U0aL6Esi8ecmt1nx3kRc7FEw+oQkZkGn0x0yZ4tHNjzGSlo4pXyIoxQq3E
aHHfjlf3ORwoj2CmBCwPsA47Dub/a4I9LvAcQiSzAEJ38snfK1qx86hT3FlN62AQbS/Dte0WatoN
ZV3mExVjTlw3/9hoBdg2gRgYJ2T4P3Rzh4kihFspJzodEXe+ux04oc9GIzv4XuKAHLu2OVa6vJ4j
wJptDnrXmmlS3wZCZpiNpOBmlsO7ovZADfWXUqqTYf6ytBwNqET3nD1ECJ39MjP5FK6upBwxfgPD
UHzLc3FVUnAxB/KjY9yo60uxB/txasrUkx8apxZQNJkEmnwME1DB0sltf0oLmQkFjWIZdCHE2KNz
/h7RpQTFwHJiiYMp9RSUprKJBa3bYnusV79q6eLxQhxD0t7W+6qGpY4q85p03bkicPWkV9sNYXRu
XUQCVwDyrNh9UMHVdm7ATejgqXDPDBiKaXlyIvICMtQ0TlopJLUUOcUJXQXP/jExSYS7hSWhgPXF
8RX08+2OpjW/jfCWt+pPwyiaaGjcLhBmNK0vyM1hty5bYpHYQyZXwWXyTRsTovwQYdqkhLmlZW/X
QMMl/wN6iL8B4ms7t7iyPXDOBVeDUyHayHyUe08JHL4VdNS9QXW/7c6Z6ceQsot+C8lwbvO8Efnv
5XqdS04KMHSkq65yCC4gr9UKAwR7Ycv/nN06thBcQ5wge+BVSeD8cBOD5pKaQHKMDRNmTPoIOD9i
+bOaLSQLbZlGzWQtpCcJHa53Tzyyw9scrSEnigp+yioyE9x2aPPSaTzympMHomjf8iD7yxHLzu+O
mz4tHN4mdmPQHupim4WVUVBNbH4YAfzflboPQUdL7eLWlv9qGA7PIvMAljQtzD4BcEMWijzAkXK0
lGsWiPEDqoUxvk8vsZXgmmV1JKlF++wKCrB1MAT/MzwR2e5PPNiZ2kQBqRynW0TeDFSCgcX0XYdy
4RcJlWolyVyxsasfx0cS6J33oD7/yRj2IxAMsgfFaKP9iU+bHHFWXEWKuN0ve1Kf6Ukzj51zLB4m
NST/C/NZhPDZzhqRlEjRu9pqA3r653JZgFc2Ww1x/L2cR9CaRkW40PNxPt/sRr2B58DOWoa0H2pz
pa4cWYhHTURym+fYRmt+npV+v0NoLYAEDSacLv/b3gJvd18RwEMiMDH/XCPj3Xg1sNmePk9uLWXG
5H7dt4aYBgdyimILpdkCIB4JHmCV6SJz4vVqCf5E39U0ZgXeNOEFHswm6pRBOTO+yDFR25N5AuqS
vae9zaTjVwMxez45noONNiAldDbhHzO/F85vo0vcbB5XG4HM28nAunUsc04pITxFtkrxWOlJTiXb
wwUqnv1AS4OxwWmdouiMZTLlFm2pIlpuepW9mHrQyIV2/RPRVZ6rwQLfgeWvHXnNHAvkd6YUGgSn
OS5N8ld4FFODgsX+NYjta9r/08ICN37K1C/HO92lNt8wJACYGFiYmrXZDbxckZB2PS16/EXMm5cT
CHAGPPDNHpNxMGKSFpATbjH9C1dk7KHwAIXEragvmhLG7hSBQzYx3Jj7InyjT8k8mvISTpt0qkWU
w6g8VW1QicP6Y1eBLYKzxAkjtNCdkb/HdFd3IQf/WFa7hmYWzrqJkDFrfQfckgQ5TtOziZ7KcHEr
TSaVCiX5Rn4w5/3dskQ6e2/LR4GD9LCN6WvUVcE6zCVsdKF8pV1E5jPWHGXGSGM1IEoyQWvMZlVN
8VC4RZG4t3KyVzNelMa6Avf4q4ghar4JmgpUByDEY2jP7VmZ/mpIPSUIuCKSelDJLXNxTTLdUkWN
otFDN9kzMaIzn2l46PbtmFU+klatRiWu5dA0lAI3uFTdSKbGDEQGFIZLZk0nAnKbORAlATbN5BOC
2ZOHo9zHnVhUOqDZmnm+rbgf7rFn68XxN+JTpg3aIMgnXzfGCd4+frYJZ4Q+aykcMMsFwym/0qFw
yWm8+UycN3GX7VUX8TzwQ5Y1o4H/245t48MkWt5pXJScYbGDcUnWHqceKTUrw/Y2cD11Cwbgn4W5
IZVzAKezIZxDZLTtlnTzH5Tb+96dd8aQeiUjNoHtI1WcShJ2ZqUrh7lyYYygdW4Oio09SZ0IwO62
DXjfyLjHHjaH+AYRH1Oq6Gw8crzLhI65MFpQ7jMn7VSXUB8FFRZDGJidY/gmpy0TaGs4xfLpsT/P
zpzu5ul9vLUL4Kvg0OU0gThGSjgVetvhETre+cGeM3A2OgrtmcD07CenTAqafpuuFpIGu1H6PzkA
dubgZc3U4iWBjhIbg4npJbjvxywslHBAn8sDaSNj8rZeNfJJT0mZlD1WXm/D69qeb8AEMNbV4qkH
sCF6rkBSGnh0nbLBxvrSxQihf5CSKBGvrmYtYrNPOKkUAb06ed6h/0cXgNzAyaC4Ao7pUgfod5J/
ZjGMFWw6JZKDnMe0M7Htk+/2dS9lndvUhvAKsfwbtmrD3994e/vTrFoMb7s5D2sJ42jnH0+MWn3L
ThPXNXLMKpNL+XDE8fQdefj0duKzIwdnDYhuyRQ/zVWM1Yy8BRNEMlENh6zkFW2thVUWSI5QH6C7
j3L/3AZbubRMyqx4VLlUX7QmPxOJhyEdnA4VoS05DYbTcLWeJ4bZtl04CMu/V2RecUJzOJ/TVHSs
h3EWoLNo3lJPqDxAnSEWqF96jX/rT4GWdMb467dPSR04gwI3rlS2knHZixclnjvR4Rt7wbsLfv6i
oRNQYxYvh+fevHOpUtt1r7W7jj4p4fW/+iZdcp/apLJCI4Sb6h8b4VZCCnuoh344C+j0fn7UFs6F
fXrMbVtZQAnrcvxdykbi3hFuuhHrj2iRrvcUFLQ2upxmxIGQmHplje/e7dHJ+Z+ktsLBjxu0/u6s
E3lOdVFJPCfxlN4bkg7B5IWMkJ4dkk20IDC79g9HiBzJmB1ltUFrWCC7KAMyGidBMSJTY+vlvzFm
r69hGRaGcPCae2obOYReCn/cx0uNyOYiM245qjkgUIdGCSzqGyWtT6pe/2V+omvFKHDKyXmW0278
IQtp+Se2LOsRYOHd0yMVfqGPA44ugapa8DF+BATmxLQHdbkignxzNYA3+XuJ6u/+FSNP3UCen7PH
/uQgXrgPcNEEeB7cedTy9ykaJgk9w4zg3EJsxGRTwaCzsOfRoy5R/6dZf4JGy9b+q5DLMZw/fNh+
xgm0citp1aVA1zxPwGNtrzbQGS+oVnzQzmcnrd9ZBpcIlWwsI6EzdLZVrn3Y8RrQEqx8nWSY7ByS
qVHQ1mPdJnPQRWMCpVJWTG+i7Bw0WS8NNL545Z3br4ZzxAxEqATD9/wdkgOp6/aiCW4g7mVJDP/N
VL6F39DrjJQS4xUZE8GXn6skcul7UPcZTXXAJl0bj1K//TluFiKzfJQkOLjeEffJwP8DR4eAD7GQ
46WgvOpwORJMPqWAsVF+rkOVadQX3KcYtDHs1GhmDq6tjUcoztqk3ciMN9Y8pPvSlrsFUVR55dRB
12gkPvq5r3jofuOVFBSuQ61MIJFyNukH67VH5jiwzMS5CaKiCGMl5+C1Prip9iaPmJsnwHsQbkH9
FdKLzTUEiGc7q/ldJ23F1kZnpO/nSLMmnFswL+QCfbFC/CxgRLWAN7SHotALz30AThBe0lVGCmC1
evn0+AI4R9fQTeAjAOvAG/YfUoHPHl4ZmmiyDkxvwpQ18PtjjC0B7r8mP8Al+/RUb24TS07J4wtM
/CpImGJ1ebHS3nTCkiIv/4WaXkiKDC18smZkrvYi6iMYvG5rDmRmRy6SDvA52qGZDnjcdlpRiUrT
aetaScetUkAWgygL+UGKooXx4WeX8qOXft2VBh0S0MjIZW6iRqBW5dLh+2jqV6xLdaUFXDnbnUtm
rZiyYiMaHEyOexp8WtA6QlbS92NrgSieZfiTg4Vf/lfib5WaHp/adV8UNuXJ1xDS4HFjWYjPIu6K
o/pBZBf11O2uwB/4llh4w3/DIA1Z8NX0DFYeiESQOxWDp/drLqqWTt4BOkhrdI8PBGL5Ay/jSns5
RqUPCb8S60i0/M53k8wCsl3GdUhklL3aMabyxBXrlrN+EkHQ0HA+vMSfHtO/ul0OjxPRId8BRxko
blwit8CEFELHDuJh7MvWqmyBb+qkrg0yOiajGJP7BXwjlFUj/oBl/MIaOmtrVMNkifaGBL6Y9K3w
y7S4Cm6Q+BFI7owxEMgD3OoZe7S1ezYNVJtthRwTmVQ0JzXBf7A8jqsAf0nc6Km77ry/yDzERTHG
PRmYqaGqQiCCY18mcKrcmMGbWVnLXOng1HY0qPD1FsZ478pyUsB517z0/AyFIdwWDDEk1G3SiSLe
PvDRVhvabV4oiN2M5nmeGuiscqARgkT9FKyIjzck5IzPa4o5TWmyB6JLDCPqVXgRc9JQl43XZSFI
SJmhetZE2bDkgooWm0q1wihtx00JK+Awq62XArpD1/+V6LrNloWWMlPvGQLWWTzUQi/RhVTDGm0a
YqQB/Qjq3lu1ysapojHAQSt2nTSyggAlQxWqPpmmro0TBoiPKNiQfxgPLMaigOm8weRo0+1vsE8f
stG/k0aXBIjsdu+ft5nef0fue94E57K0ajfr0ZYFjzolWwbLL9Mipj6UzUZlq0Jvg1csbdxRQs0S
dUrrQ+VSY1HrbNNz0RqjnMu4OwPFa/SoFcJb+eEoWFfggkXQCs9+ch9Q01y8OnZbvXdQIEb9QJcn
Aiz/fBAVVHZ2LpyZxuI/wHPpn2kDzlOfEtud2/rU4jGvvmiCEDCGXgGK1a/vMyYNmNsqz5LH8nrt
mL2PAKWUuaggx+Ngg9xeKUvhpRmgguLw3K7jcRHtCIuYV5rUJRcCt57Gk/IZY3nDHwl2/XNzw3fz
CwxF91W9EvZkAYDkrraagHi8hE4S4mGt4Fvv0lJZX+LSlC6w/fOnmuF0ABGKP36bryZL45iq9NEE
nsFX6FejW8d++lJJYpJ4J4VZcrarL4yZGoko1drqQvAVP0/OrKPr6ic5eitlHPQTUD0w/kROBUsB
50M5QzB6AbHopMreerb21mIGQcbH5szqhmFSf5lbETI41YX77z9d/swkfzzuXXLYh3O17kImGgUL
dBL3bYeI97YVsz9sFBSDKZ0BEsAdv2cHfmjCxyn0Vq/gt/bxi0tkSdqtfWmlCGsF073T+TpspIv3
TlbJAT5mM7VqnWHtEQ7CePO+wWCpBfPOAgDzGQ2Xfzmo2hmvDhvKaK3M7kkqGELz0PFKUQX5tybt
vIhgEwfCjiAIMM+wYnCxz680g+CNPR9JLCMiFWVa2+zeeh7cV6QGUCQrPYAE59hTNu3koVw8/ypE
lvFK1e/8HM2lQdCt9T5l6VAPz/+UvbSu3wvDYMSs3fqpDSgQm4SwoqXxmT1HgRJFwoZ1UCtLIXvj
+D3rijj3mAaOAL4ZhU2BxfNLjePcMYUmV0OclqoGx3gRehQX1IBu7TxZtXdRBRKi9uSnQAbI4i9L
NQkACKmhzRMKtGwDCaLszxS2zX/FrDFZyS8Vsbead0mSda/17L4h9NiHi1ZtAMrkFSTsu16l5tLW
QThcD6oVTTOr6m7wKf3EodPhuu60t114TxeQoJZhvQ+Xv72CpB+Dxai21Q54y6tN7YTceOcjQnI1
0oaiJJ/TJwSLAkqBPBlSDoQkMifVLClqLwMFV/11K9g0FnEDDqwaREsrjBAUdARt0EA7NVpQwuAh
ht4qekenrw2bSK33r2/ijCu95EUxQUtRkau166+j7iOeKoovcpJjwa3ra6viZR0nUD/yaFjCZ1db
DQenNBK12YP97VFeRgU/bkifJBhtjcAaLMqb2FJPZsuvrMtcPzA0HOGh54IPUer64uHfPhb5GEbl
No7LFBK1HJ59O5v2H0e2XueUTkmJmwJrFoFmZb7xBNc7+E129YJDweu7n6EsdjtVaKGDGTh0yZvi
UeDH4v+kbS2r0pch4PzFOo5hPjNXAzIuiLeL/N9cjU4oiYDE+rvm/IYuPmMmPDCsi1MJy52kXEHk
GTqJRiQkAjwxoqZxqxT37pluEIfOcyYFpW+nb8i6fehYhKN3i+SSiv1ck06OfsF81Z6ySVVhs5cJ
XxB81zn4wYGW56IsDEHHEhHfDJHatrQnoAbR4s+vsbmtjuLbTAVchWPfSpPEunxWa3zExaE62aHB
ve7jONwlphyofq9iQHjrZfpCEbX+q4m23Ghnz2CtQ+/8YPdwy+DzU23wI/lTbPo+XEFkdYLZpHad
0VgA09XbXguvs/H2qLINEm28aqsCz0K7PdacYzsFc74a8b5pkNBo8O8oS1uQfx+jBZ2EOz1g5ece
+cypgSmt3/rZ4c4fiP+zjKmI9m/TAZ3lxT+bTOyfelzbCjOCV7K94B/UBTXHsbKUFxU610GJhmwL
exidY+oWGkXsQTNluy346/4DDZOZxaerOuTnN2X2P5p1ZfTh7ss3lpekNqbShrc8I72YOR1EdPvi
rjpvbUlHkSbLgyDFhp4NMowAVd8W+l36Nn2Zg5jTm1Jib8O+pqDJR8iuyxymL3KI8F9RDVxT/1il
TolQmZ4eL7/ceaulUfb/x2sAoSc2b9mZStaqVnhjMhRWhnsR+84ioWiYhZy5TrL3+ltpgMDVVU6A
Cyxw3BYZ9eQiUhh2hzc6Ph9qCVK5T6z1Z/gFN9FjgAwysOSjP9J7GYqMcrP8/CCXA4JCK0XwcAHN
13ylSFjn6Ur7GZP2kB222dbecWkmuk6nQrZGHWiwKD9fhXQJTTAYfLNCNU8a1i3cUKz8mOI7yAuK
7zB95sL9fKqSt23ERqBXhJcTxr8AfAusro5EfZIxEfRoNuZUN3P+fU9p13Te1gFmydEboUKDBXI5
jlpJ+L+1Aka50ke943WPSEkCb2x82/m9w/m/KHButg7DCW5Fg1fKHD0Q6PScqFnna0orTLcc6mgn
k+RqOJLonoChymm+HIrJZGISw6d7YN1z9s/tzTc7PcwYhiAIxn2XU3DCAYmAQ+EVwP2T1rG7cRW9
6LUmw8ThjVFQfxqauasMVtJgX7v4BFvmIr3nkb48wjglf2vCGf45jngpuR6UlSlnsxlz+6SpYPVf
vuzml1qRykRFvrOk1svbZ7R0eBakgxEdfGw5mgqOfLkCaUN/87nivyGf5W6HSBvmVE30T7bmiot0
EGZfS65m/RrDPrHi8y5gf19kVaaZfeMpmqrxP3/UJMJeBU2DJhLaSn37/0tEj0+TKmGp/0vnBuLz
Ffh0YKDs/yFL+oCUKmIRLBUz+Cc/KfHdpxi97DDcLmUx2JAmUtTJfREUTNB8mQIfxbHXocsvSaQW
T1CDP2XhXrKClnuXq50zbyLQJUfXDGmXZdE1Oswu4hsGyJ4dE4lj8Az/PgvzKoFl+kHDAkCtdnvd
F1WGi+g7N5EcJ00QRLyrymf1Kelh/oV53JGsV7LfBeiMyPpeq1ts2ez9GdNkfbK6ZByUo7ufEVbo
diOrA+rxhmHgoMCfo2PWFGKEMc0iUvZPpY1qPKcNxoZG6/SP9Rf/sKSMCCApmbRMsmgUjAN/Q9vW
no9UhyMhfdL0E7IVD+gV7yL/GW+YR1vp7RnsT55N5mzYuAy/auF7DrI/hZQYb6F67DV2dzZlPgsy
mTbOedrQLhIvI23wwDhTu7Kyug5ahVusFGZZeNxXdctH4V1s+eN0+AQ9JPY/NxzMNjwDywgJjYwm
wBiiy5LlMp//zvVc4SY4JeKrEC7S6h3bO9XIxz8dvaoD/CG63EaENqIqNSCVgBYULEFiryS1K2hf
0EAO2/PAn5bMpvwzfeZYk5Nio7ioZZ70MhSJCOVDWkLgBLw8FztFUZ3v0js2o/TbuCAUQYq3I1GO
eY96vIq23xHuWI5zvV4MM6eRLNBe/f+vpQz8DmzK0Y4SNRShUoCdcbpwr3lLKyE/eakL0+cHqPFh
LzmX7YWwE0sfcz6uOKlUYVDbVKl1Li/WnZ696zAqGnrxyphhiXYuQ6m69dGuO0Y0HID49Bg3jAbL
AJ/Xso3LegqAK4lCin6uX97tazzLd7tatB1qBhtkrG6rbMKFFR47iSS6+5ESQNfuSwKemMBwT0z+
ETdDEYA09PzcRbnlwpmvWt1RryEP0RF+v6xCq/hQTyrgKmuIY+hVijQOj70lMEHCo4yZL9tOXupu
ayZ54eEJIPvfMyuAxjBObBws6xJmV13KW+jYh9DWZxX09y8IwV3Zl6bALVZz6LJz4QhI6gzvxh0p
3NYciT4Cbgl3qKLLTp8DA7/W8qmXr1vFmOk1MYQ1R9Hbu6oMLQts8sOmjRa3DuPhYMNOZDh7tnKo
tSt2H8lBXwzsdfacX3GF7r1tMBW++s02l/00mu+qu4QvR8cH+7DgLd9DdSPr+oeiNUeuhU/hPbia
JFOJcQfbJGKlfSZooGntqDEXcAoIh7S0i5FTdDkJQt/JMnfcKiVHTMNIMq/bWa+eQA0zAjqbs+sJ
INfIKEnRx/fGjzqdydSgY9uLAMSNm+nl7qBL0V7+pxWvSAk20hPwwRzkMVT6AulApZakQ/JD6Ngs
wmwX7cZPuflNSCrLi/k/9yf07lb75R6gzYvdNy703IzLW2tpH9NUdXcs57iBFPfwYp9XmKUaPrgW
QjT177v+ihVVi+TSh6+EC88+YVTqnM7XKA05lwk1lWsDOblXdynDWTFGNp9BfFCV+j006rJTLDZw
o7rnwxC5lal8+awwbQ1c9EO+T/H4ZVnUMT7TZ+fW1sT9lVeSF9e2VX/ps4IHzivqRBWfbAMkgb5v
6mwzwK9PLztjt8br3aTykU1ls70/Mo8kTkTglYBHJJdtqR+XKFeCtB0eVItUtNV5kHy/zHReqd/I
nIPACz79dC/i5jcVKw0S3aqy5MiiqP3lodF54EfYJiXKXk+34pEuh1/xLQdr+lWLuZ9QAiOvwnue
LAUD+9B1YW0eNVrCnlY1sk1M4dCF2Gr3NlVpyN4gQnOz+WlY+ksMg/L30qw2lNKDBv3drZHJy6oR
tkvDSPT1rC4jeJtvEZMYdpZTG7O9nQvQlbgknk9vOwCm4gsTN77K+/qpE575B6Dg0YYTHnRiMpOU
d6gbR6EVxLMeOLc5omJFmMQ0937xl2EFGCooHiAwKxlO80/dZnCNtCANSa+GHLgwB9ed4MjUtzBv
5YWgwYgKf4IrOUhspY5+UgK0D0fwSitLKwceTIVuVOAyterIbOcVFyIduaTFHUgkekwGdFuKoDLH
57BaJvxW1BJZI0MRK83Qodu8YMouty1VDsr6++IIPQ/QgbDdd3gWKh0R5Yb0l0/nhZLoNun/gB6g
fXH4AijGPrTKYhy525NTq9HERD2U9V2ul1Wf/0oVhuC0LX6IZohz18PEnDEnl8Wi7VbE2gpzRcHZ
NKdlpvwAXrJpi80DqNdbVuavU18qZ/sCBPY63BD2e1ZoPfF7my2WkSxiIH/hpfbbXDBbAGan9Up8
m7rUQoXzxqN+HSGboMRjhHeUEnAwbDiHCJfc62RguoZCrqResR3nzNXtr9kagnIG+ilkR+aOEyLu
qyBXb//v2lgHxBdWTksLzoBNL2C0eFdCFUs7ZCV2d1r1kXeHxrVZD/EQKyyouJHBJFoCS3QQjJpd
evwyH4M9ksxwyNo+AHzUA+Tf20/IsZUsUAoHrbgOBdpbkaVqOVOidhU81UEpSlooMJQ7s1U+gBFl
jTDnz81Z9Q3CUU4gD6hsGJkDOChB8/K0gt54gKHjtqjrki47rjThiMpvaopAHrAedwkYswlKIBf+
cjv5U6Z86u48Prt+9Yz6/RJ0/JCBUU/s+ta2F/6nGe4Fo3n8MrHeX7y0up7ohU7wEkRv+2pKS2aW
3PjkYZT2I6cF+C8DxkYnQzRVEQYYN1UdCTFicPi5Dw/YZVOmepKoxsaDjinaFf5yUUsZInpFheeJ
Oi3Tb25t0IOUKJ/Iu9kFw7DmehT8BURyjj+LjNdrgmTnH0x6jAhfOPNSK5WrwlkuQCbJMTa33oDp
3vi/2PfJABZcqgSvYCBEk2ualptNVmIVGINmclTQfWgUSY3yRqyZhfa7BiykNFnjB2hOV3yZKfBN
q1/Pvmi3KDsO+BSI7SiAifonZGmSnp+d+E3DeeOEWs31b6udKnA88X3n+S5ZaE9ueNZpllSBXWLo
t8cKu3uTnrflrdQduUhjC9qeLHdKdpoR/jjP3d5psQkPSF2D6yxj9Y8bwqMMeKTt+GAz9SOkQFNV
r7Bkj2o6T8wzvqa43owQzOk6p5h+aU9wyfjlcwK/8ezQJnDwsoUK3ZI9/kjjSKmAnjduzrxdamEs
kJgkPan/MBkTn1hIV4aHid6MFbYisEYnz8ws/LZLcV3O5Q1QSYAbKXfFCJfoP8WVcDBrJJ262+Dp
jWTG5igiPf9I3vEUKReLhF8AsSClWM2uplvjUv1KfiA6zM1QbqGtqY55IiLhQJrPTkostbJv2sXv
V4eFGC3CQ61zIp2+Ke+WLkwIWw3bedq0VqPC4ZnaUcTCcLnir61/1uOHZtJcSLv+4LUedtmBHoRJ
TlURMFZ2V54AmlCQC/1pAI83o9OFh0vS2MZNwtB6y0bJlnV0p8WxGRqugboeabXx9G2qqtAjaiqZ
/90J9QN88pJPhfCtISaWOup0MERxA9viD9x9sK3V8u6fEe9/w68Fl+VoVNmw704kzaHdH7Yeihc2
Y8BgmUEyRRmP22slw8NQ6sgv3EfqdC7ohvCg8MC/PPK/tZ0kWQqH/NsYFIf/R7nwYw+VSP057U/w
bYxjYpw5EEpW1NrJvtdaSdH+VUiY0om3WRpayoFD6vBMdfVaiFTW3BgA9zCs4qy6FJBuJAmKCpAd
artLIxqME4SQBu3dYHT+kvcG5tCU3VoBm2nubEK0p/1fM7wZ+C4iDPcQbMtBn+wMW99Qz0ORF+d3
BpqhFoIotKm0pYOO4LhSy1bQWpXp7EJ6qKqpXyqyV5Xm1YvrcujLh6dPj5zjbxABNFvv+3jTrP6s
nqarjewV9rAxEFOr8yrVQyo2Yb9/HheXSK6ZTphz+hWSJw8JpWnM3l5jlCr9rqg/Xpu1bYPuaC83
oPc4cizg6Qe7fDVRSfO22LA8kKz5k1c5zkGFjWICOBUlgDa9uwgsufokg7TpgN1Nd3t9exkjvEB0
TmHO/e9J0dg3ypWFvd8zhfBwH1s5JgtSI6LVld+LXMk/csXCuUxdPw+Wxqd4dG83dtzgEasczdGs
LceJNaNZi4oHXLZqqRPronH0V3sKsv7kPvXr6RyBgGKZ8ZUUSRE5hgPJznzqlZiT/ScPmU/qcAKo
TFyJkQ4sUeN6d1KX7cy+f83ZeJ9XA5yq0I5ilfmi0HViknvtieDQ+FgF3l6nJnIOyYx26jBd/mcj
LBhkiUPx6yXLNIBvZvGc0iwfe5evVCbTBFSJ17eZV26/lRrlgaiBAYpj1Od7qHLd9KgYCezjL1lo
E7OQgzmbkF+u5zYiYUq+sh79zSxu+l7TZCwSY65bhuZ+es2wdwxLDGKYSLSknHOGRE1x6lD3CXLk
DEjLJZgiEv9q9OR58ZcfyepS1vEPNylqQxnI7h5oKI+olpQINif19TEkhk6A3a2GCYhT9MI/5k8w
jTuPvyYCtVjfRsK7HZa7WaZ1LqGCE2J9w6/dGz+WXG9iGHKx4NUHzAmNULmWsbZmlbKcgSlVwnxg
CB42iHWxXFo+UcE2+OZcQM0xotdxWPNNfmp2WCBv5hDOROE2eeZgW7A3VpRJOYSh8mzheUlhLHfR
0hSLTGzxnUcqYyuew6H8kNI+/ocyml1Krh4Us5+/5IA3zjOYecxyJSWgd1ssb1twfjuaiUiulrxz
ueDBGtpvq0NCEIasHOBQ9opNynN8kLJlco1tIwU8Vs3datIEeJ1JU8uCcxZKlFnLKSHD0xvQxD00
YM2gn0rliR/podTq8vDlI1MPrcOam1NulumwttoTztEaqFOcZ3L+tUokGFyN8D8m3DCknfePzTzJ
s+H9FBqwshRpHYaqx30lP/QwE7FImqEjusXXL8Km/0nBcFKsCYt4OjdwJOYhZtnOKy+CKPY/rxF7
VMtrUEVYPQGpXQa2kDDS+JfasZDRovqxX1PNm1o94Nj0XZQCI5/jqqRwuV3nXKzQbugU3d4U/rix
4LNEFwpm6h57TD3JtmVeHGzJN7WQhA2xap7I1eDB2DYpJAtRcYQiMbFTbSCTYMAKYGr5df/X1pjB
8uUfi1tpTfgc09JkW8Eu7aH3uAUifvWzmL5qh0/kU6y6p2BjmD0MPrj362G4IeJU65mwX5eTQpqd
mgnOHMn7MMSvuBRm7gYdJf+GDuXUOy1+L/BAZWNzR/R3J4/CAQ1NEmI0Vfb+PWQoUtnNGlbDUx7/
2jEJ36Jz63ifVJ61fRuSQTF/pACeV9kadad3QOziTFfdllxCVe+PatFbqnZd2kDaPp4qtUWUDe/r
UWC955awQTwil/UTnXTCC3s1Epk4w4h7QS7kenXYiW+gbWYqQM64oANXB0s/02CZbO0969fSUsud
IfmBdpOHU9i/xl2ncWZWKhtflzH/ZGzuMwa8pUpfNe+LytuX189E1gihax4++v8PL5SW6DGeMaNn
4JsIN/PIF8yTChHUKA/tjnOs3+Qt6rRlBLu9HbXlkU2onUOcyVXqV7Pbc6v/TKI1h658XBK0CsPf
jogzl5gHxghD1x9vNZ0g5ZrFNhvsSkcaLWGD/chgdRskfAhJkteU2ESE7XLsIpifrtur4FuIX96p
wC8oDyl8ke7nUf1DBRUgjNqeYt/VjCSHffZyouNfrww8TdQSbcsNbW5nAH+IdgYNyBSj5iBx8mY/
osO4AhXb2oIL2m5o/TYtaG0KGdbfxrjmgJ1doQhijvmBHB9o1f7E4D9a3RiESax826Cyn8fUy7Go
aEvtPj+KasIB59ivtvapmcTT68yNV0NIs0BhJk102OZUDAIt/QOE7obPKkX/vlXL/4hfGKYK3a4o
kOLBxoYjWssR8U05HiNE/DRnr6/LaIRYhKrPGxMH+wJre/qc5JDI98M+6eFnW4SFoOj140xg6XvE
tOytp8M00dGKnKCrx5P6kwdy1aGpxsb00UAqyShZoyPxYD0BWFhI17wc0UpGYXSwABrUqEaxrELz
21Uw6NWdAofvknOCT9qaoL5c8g8khiO/fZZMqDeTE3i9CiJcXIqr1KLzp0sg/dm03Jsre7CGU+ni
n/sqcQSq/Fp1iwgp3rOY8wDc+UjTRapOhBwtBJvzYk+6FBQo4BDJ6tMirL+ZluiwYp+xf6BCWgjg
d4jLBL1igxNbvHb//vxaIDHlOPUKvP07kJHn8zYVzC5V65q6B3A81WXlUQ5tnNmHw4S995WfL+oI
X0muHM0kPQIhX7roscATLDJlYyx2wp+7tf+J8J8+DZ4YQ5APBECmn6VY3EkxUqv6H3kcHGKY1TUK
OdnoMz4YoVKbYMbcz8324Z+9/dgQstVXq88v6h23iY9sWZoJZT7WpH5koyx2ZGyiGhTEUYOr3CCp
RMoAW+fCIjaJifIbO4AeLbMl6RIvVYbQ4yWLDluGXT0q5yMIBJMWEY1vMcQq/Qi5QAFgGeIkPzWQ
bGfo9aId0kmruHMGp7ZTKKLSugPX6S6JCO0TQPn0BAp+voJR7q6YvYe6jGNGlOxZ03aN0OTg4a58
kRJkg7wGN56kecxTI/6kPUMwPJGkVl92q94j8slvqFHhRVNE0D2aTc3LpecQGO4O8TJ+ha/mIP9F
O3KSFx/22/lyw78c70Ftyn4h4LPGKm1lMrmQFSNB2/bgHTZWdtRYu8taaFY/qVJjiQkT6RlvEuWr
C2mVHvx03qW2kTxgEHeP5hl9UsXZDvlpX09PmSjkK5c5pb9zQXEh/KUGGm0AZ/s0AdGtx6J2QUMk
axRJaEcSZmVKqvROiOXWT94S8AifZ9UCqRn15Kkfq9fWk1FBvKqx0CBvF7kIA7BdQwzzaAICsfV3
mlmWpLCmoAlwu5zZxqZ75IA76xGhLiVhKPvrpFjmLJAY5D2a8idnJ0xFwJIsaaOCCXNF85cV/KqV
nRI+fCVSOWNwdnB5bWuY4UrQaqTm7umAGKuLOfgrZTnf/5XR4yPp+4Diet0Vj3ir4hw4GJEMz5gI
S1B7o+g1hm2wDgvvHztu5bc3ozNbZAOQs9+CeiodoJsHtkvDPp9wPmOI4CsrL63BiBsvDIr8fbrx
tk/sGoiHXIa9heUlD+dIXuCL3pFBHUiPpVPM/kp9JBmMOiGVzJSWzEx76B52jP5h4FfkPvcI1wkB
El/TVX1w/AROuZVFlGd51euqCkntsFOks42IpYtFqzCSs2IvEB3+jf/r48KoGKaPnf2V+1ZMZA0P
SuDSd31x+nACeSXp+pnzCifbv98CEmBR/YTBl8Prn+PZB5qa7roDLhh8Ht35+Nmox7SeZxbgdXKY
rkXjGuwxtoyoYCoDTNsPtAEuiOYnIyu994slsHpDeCek3UBNHEoAQNWZ/PDVCD6P1BQD+lbfNp5c
bcadDfduSCWTKHOxCRCBKJ2hwPhEcpP+UlIojRw/L+LHe7m+cFav7ARktv5GROk4NQJ0rKcAhifE
HSvlraIbFnEjvTmAyQsaMvx7ktxi3jQ/oavxVQkSKUo9AOJnn68RrRlEbpLHr77gm128M5MgDd4z
BO6/wm/zhBdMcDWLcthphKILDCOMEtbR9Fk9IDx0PDtnL2aKGJOiohZ12hHgrztsHTq/nXV1L+b0
w/BHSlJyzcidpVMEN7VCGsHdNxzCvT5UmtsEuM/00YuONILuBey/4NUtqU7ZTOxbmlnYLUHG5Ala
TYzp5obMxd1c+vuSMv4BVZVikE161/MhbqA1j6sm7B27JMO7Fgo7LiXCeZGJwwsp9/qYaoybEBsN
0fWxW8tYckdNjWXfF5CvA6x0sYX1ZDRaOUXDDcVMIv+UtjtM44f7M7ODlh1Ybsmq7jSVmaH0hGc7
dO+6fpHFepRIMqOxnz51rdK1sOiRrSBF3MwGTLUf2GbB8b50pKgXgB9t+sJEPdyIk2CEfojCMKF5
7Pe4TylH0SMnS608pCWatkMjCZWTyFg/Jem1wTT8Z/O0dfCMlyPnaL9OMe23rXNbNn953tpJd+u4
HYC9uITI2pk6RQTiwSENS47hJARE5l/BTo8f1GDhPazowpLQwE0DzQCrT8jCK12QvF4Z4HdUM7iK
bm2Vf1Aqj7FDVxO6syP3Oe/7zVGtB0AmhfHITHhdZQ/Yv0WjC3qo/eG58E8hRBiBYsH4KA+Y8x6y
Mv+WKE0fvLxMpMWpDAZtEn3cqm+enupFGbfLqhqUKwT1NZ2Q41XP/Oxalz30h43zBbdT87//1hds
VL+yszXQoCEc8RciqZjWSEUsWwqQAuQDP51POmIajDX1plgOcgWkVv1NUfrSzSW1vFlv00YQvfmJ
6e10XO+xaz0Trp9nZEw8F4QFRoUkqJRxaoAsxpWg+LIXw8PXn53aF1E8GGtVazrqGIKb7W+re7P5
H0z59XOCn7OCjVKOYAHVIbXxMWVKcxOmRrDLTdkAg18uQ8aX3vWRAhsiSs44L5pHx2gKe5RU7EH+
ei8Nio9CaJ+B1ZPlSvfduwzPA4a6F6YeieTtnd6evEnoOmwEuvlnKPhSmIxobyogoZwo2Krw1X7I
hLKqFnl9aBvwZhWtfgblN+8c/HM5t4MydjElVWrMr9PSUJAgL/6utyzQszsdb683cocSNgDTvlG9
29Jsg2sT3iRXZ3L3JDE1aHMBmAy/P+e4Nn+crXdYJnR6UqwTiqvYiVW7UuJAUi3KQTDRxe68yFth
odasuJtnt4ufOhEKpsFKERKd+SPYFN6KbeyYgrbvauAotFEEtR4lbqXHQRuie1fwbqK+UkNHksrY
skHkmEIz/ZnpziFS9T9GcSxNlwnBsFEDX5CEQIXlBm52w9GqW+iRsC3LrWc1ipIHTgW+MZOsXEnm
JUv+u78mq+dyF5oDRfvUPavVPUtHQlK6uuWyQmj/UhKElyaZYi3cVrqoz9nKQ+ACF+QOqwoI0OMr
6P0hwFBs+0WflZ59TJhP6w54ERfSfg2Hf5fpVY7Y+Z8llTmeOowNAAiiH1dwcaN4b0WV5h/BPmf9
jqWoJEBWGEvgqixCPad4MoLPhAg5zkhJkZ8N4Fold4n+8mQ8pjJ/uocrL9M5L3yIhBOe2g/hruT+
qMDl2Ja1WtF2h7rID0zAw+YuTzG4QmweGXOJROZGxQHuyXfq5HmqjBb/JM7gLDXnasN7qyu3wMtf
yF7Sa3Bc/BHoBzQDm356TqQR5UZh8S5eEmAvflM71dujtkM2J+Ok4cqrdPfNtQuc1pPunIjoQwYg
dmgkAmJF/+sAn7EJusc13jRy6TMjFfKPAz7r/HZLGPKsjRtGYCCEjog/do+HE/9Mi0mndqKixTtF
Tj2nOO0Za3I8hkfs80tVJrUFKv1/JGMJc2mVFVG4zGtjbK1e5Xv2VAxAots7cHrJtDDoMm8hmyWh
gf+XExWmikeEdtvfjpI6H9VIQHpwFiafS4BrEycZ+nadhGT4+pO0MMHX0aOxO4hEkILJUYlcISCU
PXIs2yZtTgAaUd18Tjl0VEeFJbF/cLXoZ8UAcQkGlqdWwrs+vT+YvIHRu9Je55jLReaUf6/DC8gd
PA5yMzJwxe5/toCMGxpWaB//R34kV2eN5huafLUR+yKjz1HdJx04z2iuKJIdiB2dRKflUD78+VP+
KPBpA83XRta9KybjlzOXqF2wcEXinLp7LZZ1Ft8NJzVTpCOzD1uD5aIqHKUEnQJhWkgKAPqlkIE3
JNzbVaCLwSyO5dd/xF3GKqDe+qwCn3IFe7qQTEdBAzxxWO4COit+1oto8ezgUbIqxq6ocVDPe5hz
Cr4F2bmOlt37Jjhr88SvIo4oQisyJyYTPuHx+CjPZg/0RI/r6YujwQ/Us8W1sKwIDp2O8tJJLWGB
lVHFijWUaQvtkgp5VgQsdoTjN6CZ2a+VJJng/po6H/pWkJ4BbfJ8SV0QX5j2ULhVWvGXLJZqnAbQ
klJEapoda864TQUqlvMad3l9+1uVsHaoZhJGho9bqB5uW871lf7whChm2A542r4/soTtLXy27uF/
q+RQTkloe4RPq2jNkC9IymPTAF5cjD6xBanm9RQggF3U60TZl9rx+torhoYewKZ25X7bCjgF6+kD
1VNpwXnuBR3YwbYLUCqXzHVPmZMtUn5y18YN9DpfL26lmWTRaBMVLjY7A6fF34YbiAYcrngAk9he
TUIIl8IPThZi1U4bLx5Dmv0wpVzNjOz501rYooTES4vBbr14z6emKm+SxPsa8tJTLI/2CSSKdYzv
2cshi++FUlWAfCtrurkX4Y+jyK57lzDFQdCUbvtJEnC0rAYBT+Kvhmpae8mABJDL6HbsnJP0CTYj
dVge100r018IkCn7ydM4YbuT4CM1kqqDGE+FtZcju//MZL2fV/N+UuVi1qu0HtCTNd9iBfb+pi6Z
PQGNASm1rBgwPKFCpjAKQ6IqQET2bFi9zZsHTCgmpURHsZb+PpHr2MQFvoTAX+6nEcdacNSRsSQn
645CyPrQBk12EZLqNr1pjunMZQDys/A5kbgEi2QDfuNw3RTJbiwolCoUMMsGDzNkTp2aotQFg47i
cA6vUyHogdbEGnOuOYezyjQz2rp+0SKQ0x7wwr9CHFkm/WzWVliUEUNgkb5NGK/ZuEA9zABgpS3O
ftxqqShCg3XCbOMjzfgwT3qV6saQWKMAqB8Ep1g4dOr73rHD4673Q+XqNvsmuRlDLpL+6L97zVgw
6tQG7cQ6RyqvyFT4T8yJMG9W47Kwm8UtUwfMwiz8zuf1P3ZCEXKNNTtz2hHX+QalOKm8lORXVGrR
MUYJsbdO1+UE1vcP0z77F39CW9rr96BXcoW0+g2mfwj47ilruUrIUnWqnFz0vqXhfasx4QDxceZO
6wuWZxefE8La+G9YoEBWPwWVg1U+X3bQAvFhvBnejnJ0/nfhtv7SjtAI9NmZyHsgfPCQVaMxCv3w
YtNRubd43wHoGX57Yhltr+97m9KjFkJYamkPJvnMAE0onfSgsyn0wAEqUQS2lgqZ6evuyW9rAeGM
WxCrosy8xXCuTDSikIbY5M/ZJbsOcqYDxam9vwfKNqtAPMrVBR80Iz15GudWgb7lMdVIRxxu2sME
TjY9T9Alv5NH4BNLNXjvay3QbV85n3QmF/d2x9aMq0U6Ihn+uS4A8T1LWwRWvyExIkHvC6TatKke
lGpDHwdsaG4KXLsRimcBnRTM7qQuNjJg4ImpAP9/yNlFVY8RD/hxiKssgR6lpYGt6hbcz3ur+6zu
PWJosMx6YVxWJyodN4e8Y17PcUTHFmevz904u7L0qTFlWaEXgUoIdrJhDwbpbBBhHE59h8kZw3++
UGbhmIDfoMqNFrgsm7qrR5ZeCd9JIyKvAss9L4OPeatbn6cCa/pecvga36aTI1x7IYRkNym7x163
AotKGXsl2d/gZr62hBzARBmMYWuBkXXG414GDgjOLpaY9rL8E0Oy/lyBkZ/AHgKVmROLsZSIgxKM
IhbkuhiFA6PYbkh6LevkDpElw1ZChNVXqfOEMA+MjkX5zKVHIPn1ycu4hCzFuOAMeupe/F3wv3Mb
jSg9Rn1G+4SBWFqx69I195r8j7bjcAK7w9olZGRa/qfBmLHSPZ37oaqhMKXfJpwS6a+UraV/VmYZ
egHHkc/wjd03t5HcUZAFLi9Otq7FhbmfTaKy8P/4I+RRGlrehI/p43zLoKqtk2I2rNRM4YEzYWim
eR19L/JCe0leeBReD4mTZsT1LIu+g4+1ZD0ZfZIDoK39DweMtE9OhQmsRbhHwZ1cxMPBABxB86AJ
vBkUx1OtymtB8CWtCuh6Ue4y2tcXisLP68Ozja/Tgwc7kHxTHBz6bPk3qN2EH1KYESxuucPFQ/fy
d5o5f9JOjSh+2jwhF4M8NgsAfpjOxvhkYrKR3djYz82baukeJYH8sKgBQgCTNNGf1Iwqu1/lm3hj
UracOukrP1MCrFVrEW1gMfPzz6CvbPmsWBKTsck6bOoQx4ivh1Z2D7u+pyK23956Ua2l5HH5Hm0Q
UadVmewO9RyD1gr4odRMh6OdjeOV97QzufDSkdDNqmQTJwc9kFIbt7EKG2wBDA0s1ZjWqXDSAkTF
oJ1yy6SPqcxbtiW7fSXJmLjq6Ub5ltnQs1oIFnPuN38LUDRLVuHg1IV0+HQTKlUmwvLTSLEbsVkU
hK3j68cT7vvzf4pzpmsqKlXhCk9HajxCL7H9J3juTx4Ih7RPDXD975Kgmn0x/zgbhCux4X/cgPvP
D0NtPAgZlkh4tnB7sLcTEUER1RuNtzthhsSzFjQwzjD+UzlDu1PZ1wZEcqnHwb3symjYv/OV2kWb
Mc1KbByLgBF+M9jgudx0KVtnX7E5iDxOXSMH/2K25Nbm315PGaZHQIZnPPYCxTpotbZnj29b2fQh
JL8/nKHIXT/Np4JPb5jlptBge+zL/TLKPibksT8eLd/Jx80yZPqcwZHig+5ItL4SRmDmgeA0fF5w
YG9tiC6NdoqqY0y2Ae8LX9y82PLV5/SJ8a1nHod16Zn6bNKUgP+FyN3KhlRhzpy6JYT1VM10DMWL
hL3FzqCPJI8r7XumG2Uj6ULBbeEPPt4mG6VBUKcwmK1TgtHM9bmh8D3hBMD0OrTJDzYMKRrSf89w
hIfwNdx4z/TdfpCKwo5WMAffoNrSL8iTUB2eQHrwIShpnvzX6I6cdjBB/5gLAoyW3WC2KP/ozN5D
36QnAWYJFRQYyjW1m/1onMQ3nsroZwD2tAmbV/SJhAfDqk6f3bKg0BYz75VFSlXLmMq8CcpA497n
UTZAZth3itBIUai1GPj/GktZF5K30dPLa+htfTDruzq4le1/uu+85sF6sQF7+koHqNMo+mn8gBE+
TW/aCKhxK0DCuuST20e3gBL7UxRQqu99ibkokDhzhDPeNF4cX/steR2gRe++nq24bgKnwN5tfUWV
LspPSUdFIap2E2rAXcqld5yh2tC1C+e5zywNANWtlXMWEzY+YvLetzNI2evMlF6IbYXJqjNmAQFZ
uYUVVeCR4GlINKsIrrawcQkoG89H0rWWW8+GstQVYIBty6UmNI8Gc3QCGa/1r7auONVINQU8Mn+k
jqknGPjETbfXNSiamfpFX2zm/tk2+3BUKFhyYGcnntMq6ZZ+ujdcTQ+6zwNIVLXQVGbEMEDFXCEY
lx4J4ghyoyrCB0WNiSr0CjDJyxY+71lXLhEmE6QN4PyalHCzNLsnBeCUtrUaoM9/mCwU6BH9PtL4
iEQNjAc1USgEUum2+sRnMXSVl3w+6s2KlgQnQkiCJsPHtsQPSV5AoofiXD6UWjZcFUy4/eOWDcpu
hAol7wIgu8q6+JVtnCG9Z+rghVuxKRsamqvCZnKmypkeoy2bHBTpH1pJ346Su9C1mLwVdMgHMiaS
jUcfVH2BRk/0r822KOtiRDBMOZJ0MRBxiLrBfozchTT8UKrjO4QervybGXxfti/Yof0cgXX8n26Z
MWZZQWgN/rhuLIv3vAeeKCsWoT+rwuB3CsiKmHk3zf3lRTtgxWlijK5TqSlk1WVHtbC3VC09/Vay
nKwy00oI989ZKTfxYv8H1NQpkIqfFNBhrawbkOn8rtvUgiQO8V1ilKY2CGDwZrbOWL/OQ/w2/58u
iPYfio/uvphpQVLpx/Ink61xKezNKgPTYABOzOf4jRpJ8+cIOm0HJ2XrrbLc8QaKxrMgbNZvxN3l
luzot0hN0AHK/RuNPAyVIFvZlE6rhfR/BgRx80D3/lh7/OFwJ1r6OgQ8PHHlZfPxTWZLW1gsy6Wh
IuKt90g8+onAJKYrKzactpPJ3oxDgtaLM2gx3BB8j4ITnKV0eU6MZoijHVl47iJb/oOxfAsZYDl3
ZaqVkfcdmh9WStgw+7aSMda3MoJVZSMBZcNawu9lB9ikee58grPRIVa/4DeU5Vp41e4PzLCINhsm
nFOPBtSG0eNsNmkUvqDMsEHigc70NgeeKtHzseYxTmK7ogD07y2ys28KQJVon1FDvVqmuRjdr3rg
aCl/XE9bveWvORn8TvaNPEt02F+dN9EdxGY1c3ris17+MqCUaeVvZAZmWA7+JRVl1npp4gCCbZ3h
hruGS3qKG008EZ/5l7xDpXOs0DR/5L5+HtlJz/VF2Q2T+Fd/B8AuB3ou+AjbWuq6dKyxIo03HMPz
8qIdl+bs5SY1s9VxsodrLFOzgfS0rXfFcvBP5MPcn2WqceQ8QUsI/NxpZ05MscwR2O8sP0pShiYa
4KiNZKlKxb+pWkuFUCrj5NMqttjHRB9nbfbq3OakIm1g67q6tPUwyNoMTYt42hTs4sinvUC1NLA0
ZAGGRiZpAcuuULpYLG5Q+cozqn1LBizwPstKSyC+KWk6K6gCm9juKG2NjJK4TM1SdbAijiGoZ+hh
DhwrGzYy7SKr2UftQs43hjqFVN0PTcjnUyVSv74AfZxrQNwo3NZATn0bMratWPAo8N46ZK8mGjYw
cbbRDnWNEpO3YgsE+2JSv0eT+nW4/2szjKKKUcZvKuXulTofpKFOCSAbFcPhwkOK39uiGIccfmXO
8UUts6yqYHugWemU+qi+7qzmyAmU7DP58LI2uhlRZ2uSZynDY0NUAm0TDw6X9nsJknq5046sdUFN
oLHJKXOhzfbsNrzsRsciC0CMNmMtd8bHN2xvhIw2UQi4EJ6GroVE26k6/usa10w69XbJ52paKkyG
7lUD5jMG3trt95wi6PPJx7O4nClOQNkYDo24ZygLv2fTyHTmgybfszp1TxHO72PBxuC/6y1Wb54/
uaP8XH4IwEtqg4NxXC9aj9LjF6EsImepglmks7sBFQCTsYPK7Znce09rS4RFRIB3BjdvkxJG1eDl
OtYl/zQKWTl1DMQS3CDhhhfFNvSd/cxgMfUQ7svhd4N+LXCFXQ8Km+RcHc+X7vMH9GYobY35Zx89
LaAmROmCMHF3q8IvtjBJTOGWJLHXWIygcTRyQACFVH4UYClXWixp3Y8IzOcIZeb1Mv34OQj4hNDl
V8nh/e8txMSLx4LAsqccx3OHEaJ7kjGDRvMlS2DfYl8BTS7Ry5vO7HFrYu1LmoA2TsLOn/6KYt3F
yfMoQ5edr6aGC0C7896wv78fAaaKtByQ1OOlnsCaXE3ADCwlfhJzGCRep+09FiNISCXRZdLu5KKF
HiZQ6oq19NOaMAPDwazWgcB6K6FuryzVM1eX0jXwv9eusBKCUts6dc/w6MMPoiPQ7UK/dDPLkx2d
12y1JF9/82SeFrukF8P0KzdUrLfQG35FRwuU4jsfxR28P9i6TFs9fg3HpxEhxwof+kB/WJRG2cxa
USDYBEDbIiswMVzLxIWxvoKrlsBxynboyy7Etq2fZ+FjK61aSFh2Jd+WPHIJZ/FW4YFngcULkZko
M7pzm5dXv1sSPXAlPcrZ10eg4uRdxPn2H6zd0V+hzPy6tnxg5UolJNzEWfzKu6UhqA0SuJ21x7J0
gVwTklpeXjH0rdupgNPH3ZpA0ehPHoH6q+GonanvaNO151arZCVYIUbRBe5ZJIBDihkme1FEn0ft
XoQ1xdWzoV4bWnvgKqIL0xVp+QHSpaDuLtUKLSblm5cJDU9/aJxiURzX7fx2yyc5cS/EfK87Oqzz
R9YX1aaqoFv40MPTVJlUlkbfqS+4/TA4n+oK1IN3DkjrSwBShAzWLNO+z7QY8sRe7NUVDaz2gWNE
xQ8DEunqXFpFDqRK4/8b+/+NyOR0Qhv/g6VyDoiorNGPw/W1AlZU2W1eWYXp1/VXce7i2OmtY+bY
JZxTKbALsr0bQKMcbl/0toBFjdYjFjAFtCfYLRcXwE4jljEQWmf6sTDhQPOVWOgVIPpnajDqyU0J
PZFS9X8dSnqhSuFFLYNYZaZPCcePAKp0r6T3iW5aZxjUWSdEJMAVFeTrM7W+BD4X9bmhzWFcF/vy
M3b9fy8N3iYu459NwVkvFTFDdQXfpgI+i8POCkuMYGQ4kNkr8UtC47/7IBuvQKq2nk1HAPU7R4Vm
WE0dUFYb4Jas5Q8XKdAXYgWtr5PevI/NWSJpNKwNahX/YH7n9+fm+TLg/IQW1cH0uVd4J1N7iKBc
pWOa1tapmtk2jAez8jbYZZHV+kRpZv0AIsw+tGYnLtyvcrfMrwed0Y0C1ME7CxwJdli7jdytMkQG
L79x8hfo8RZLF7TSEDD406lzFxhIKPLNc7E7XC8NoBDluj7PrxWbMVki3O7gkY5BEIQsPDZYU20Z
ibSewrXXXnk/NSZX8P7Mh/vYnBe8/UJqUGbSDOGt0lCUcRU+ALk2GBCQFyZMbJsu8f11qu1qqUhS
0wBkbqu9NFNZVVp0e3aWpBTi+HISn/uE8WLOTxf6Pi2evv1H5mTXX9uaviH7q61GbT3at0EoQ3kX
PQbVNC+wEukXXdAh6Xu58p00ucp+P5sWIkqOlqVPu1dPzAfmYWiBCgjBQ86s/vZ7Dd01AxyqlGmW
L/cp/ZKVPs8mXKOo5dX+7Ei5aOOjv9vQKMPDxqQKpoHcWMxgC1bXTUJb1ZP2V4lSw7ATpWJMcyiw
2BIBFCBSZ0Z/zu6cTYFlI9+sH75xfiIS9AtxgJoyJ+cTc97M9azv6tzRGmn2FWQ3F/s/aTpXW7nG
dDaP+ynMZTPPucXlwF9rT3fezEP5dYMQa73OsUCAZ7qp63+axgkDev+MrVQWFxPMFqdP6zzJPLI8
hBUlbmRyk0naaHHDoRu3viPfapE/MndvpTkYbi0MN29IlL3i4qjofqz4vjj85ZHoSv46U11tDmN8
eIvOD6bt6GGiceanOdNOIHeBd7MJwujVeUEGhHPtdhOnFoUiqT3ybvPe572SGlDIYFYnwG3N3y8u
h8dmY1nmo79yOEnB5h6CrvxOoURLMSh3tbIv7UebeN6xHF/TuZZFvOy8iO8zaD47MNpTlxBPFPqY
Wv5LJ3RwYMZRD2CVx0wVGu/CPHUB43nKk5wKxD1BO1HX9DO/Ojc9PGRYqdHgUP4CwG3Y+HGWa5B5
bGqqMjcRlmDONLgrIP2t+qOjIFALNUyE0Z5ejLbf3/WJQU+SGGr92gNeJpkogc9mrtHoXJndzStE
KvOuprQMu5dAmfdWjS8fwj9wEugQ2e0oioMhA23rBuT8VrBjFCI8brLRxi92JlLDdmWf+DrROv8J
lE5QImbJaBxSsQ9GbsBVU9ewYLfZ0j0jlrfrnDoSMrgqJh7zoSHsbCjU6hIf6apBxKMVVSXwYMin
PYutixk2l5cwNxb447a9i7zQLyrQN+Q/4vMxj5DDS+8Opn5unIzPnXg6NPByZlABZoqwMg52JJ3z
xTpLRBCraU4JRckhMLh9ORkmvkOZJZY3taJ4D8737jEw30CxmORiwiK1KJgurCuuBhoSXOQ177Qi
XATnko4Or3l/1Y0KhPHJoMfpaNk0/XvwPAapkeXUC0T6d08fRQpkFkT6W7mZkPVOnwknXjtqkguC
qOVk/0O5DtFV9opgdcY3LJj2yBfFYeCIye/qGdahe6CvuuYrKbjcm9fyV0mLEcVn7Y/GaRUbOze1
Eq2xTa4h4LBsuLNJpyvly6QAUfHQYfw+GuJp6e5BIbTA/b3B6JuNyplWuorMEkZquQ6X6R95FBws
azcvI1okJoMg+QeGq868dRZteuVaPkRU6Lwor9IhAydZDnsrTZYUGMR5/jPETJ3nP+/IE1rQdKXH
UIJ9q0FssunYsxm57ZEBcCC79QeNbbV1lVp9HAGDdMOn52lJ/BpaawWgXWLBXmQwF9V3OtUonno7
MInpBgigTRS2SaXuNzJod+APqW+GmCTCq6OnTQK2JmQe6HA54cRO+dHrK3wBShJvco2oJC8WtAWA
lCZz5Ptx9shFu1xQKAJdU+9S+EUfFnQsoDlmXACEw/82/A+0ZXF2VCG/3j7NTZ+RFr0pP/9AS1JV
TMrEZkwHCjslJmrTN8qEeUg4RHeRIRQ+Fya+RGo9TZ/VY4LYj/oXX/5T3DsFhw/yixM8a1pyt8Ym
J4fKkHp4lHnJ/4ef+PafU0wE89jTEMGYPSHsp9unJ2lpwE8oXlD7f0e41M3oy13xStNuWvZ8NkN8
eNnyMDrlT+7bWJb43fxzF9Bvg/4y6xqjnIvFp9jrLvAZNPmXh1Pt8SLAFy2ANwvDdJ+pea2NWEvz
MQsMc23Ly+q+c2klzKFPPJEhOrXbMnx9o6XtnikgRvOBjXqIuha0lnliRJUmltrupB28mi5M8Rck
rfU7ZNmor1p2WMJpcP7BH8vI6g21YJvlMf5pPiNmWoDnHAUwVb0DYHFGXoFsySnIrZ6KRgaCX8rZ
CQKzkphxbKR5hWqKuJ7nh24GbCz/c59PI50mUSoInQDOkED6CZPSGALjXyf7v7gyDmryTEWQkiiH
m5sorX01toT45et2iYuBgkoPzbFOP75weoJgZdQVUXMcLo9LI6TvF36PV3x2FmURjSF9mnCXDXQM
9sNMaJcQhhmjHZ4umsX92I0NMQ4dc2siGyJNrWpfSTLtd3XdTJfBcsjZw816t8/cuCSeQQ4l6QOU
1L/uHquLWV400lgUH1h8QLcHqx92AvN49yoEjDGn3rx/fXoewcQTB+iLgvN5biJ9Ufvsm9W1Uf/o
4WFTtD+oFbVIhxhI08VrwB93lZBsvEIzV9SSG5WgpWLcczn+9CThyUep5a5ys1qiZYdjf+F7AtEB
dbODJ+lcwmTUIyU6bTwyrYWAh2wvBX81ysfLyUmlp4GtK5nviwZoJdU4v8htREmOTzFv50JulKcF
h6wk8uEAGxUptQPPqE0K2WgKEREaCb8NHBxeIxjjiIn7/iRHnR0Tm1/n7jHctIOF9CyvhjfOiHG0
gjVo75YmLv2XEEEtk2X4s+Ps3C/Xr8WVBFHnilkUEXOwob4fa5XI06cpoEN/Tt9fUEKiP63D8pjb
rrDkZRHNsjj7ydsynQwDgvo3e+P3DoZYvGthOEVzWSgoXCdK3BJHlJ36Yvs+iLhQlOfLWxr3zPj1
ODr05hkKNtQO8IrLAVPHWdHL3MrWsbRE1wgWVc6luPtDUqUbmrPuLvbUfQoUvbKJftn1ouZMHYkF
XZCElJhQTGxXUn5iFvBBPWeMzWO+FTNhmTRy3/mr1D+cMi09TjlObF1woMehJo6Kms8ozKNtbpac
KPefm65miP7Zs1Q8ez/3jYIbuIiUA6PQD+mRQRSQG8E+rGFFOaaOsO6ZCr+2yM0KqSsQZYnizXOb
MW9fr/7Joys2VJIHQapKkdAfqWIQ8kVkgzsi7GEmQseH1vT/06NLUOgRJGYQ6/hXVcLb6SpdXjWQ
rExn4lWqK8xI6o/iqVq3k8edMOUx+J/jZvWo5XYe/E4H+19m4yWa+Ns0c6MAD/d8g54lTrS7KMnT
+i9GnXZAJCfFK+pSCyuTVDnTvqJIFqy+B9XxLV/L6C1piLVPCE+Yljwev20xwSEhUDet99HoUA/2
cxPSR0Sy7H4RJA6XjzXJSTp7pSMl6VnQn45ZxSBvZ4lFfBGyNrzt83P1T43oDArJQgduPpjkjHw7
7sDVm3vbl/vpugdlDEEvJj0aJWOzQX8hnKJJ8mrlpQ40TgorASdEvjc1YDEQlaPGHDeC2TgTNe+h
VrTEN2xNezRyeMNNkymg4v2eLpayECERnz2+wCe2Zae/8N9EMUbMI/7Blqe+eY/5mRXrRjpmqASb
NYAvkqjMsxhKMlXvItNSONjINSxnzJDoeOl1pFcUApImMxUBlME0RVLdfgkRwN4dVzQhlK5OWfI/
0OGVb1hcmoh+IcL9QHnFkT752oPQGwM23zB/xkBxvbr0MiIXxb7pL90aZGOlvNUuf1AOGAdwvg3Y
5bOadtBVOUNAmCRMsxxVh6Ll9ytevoDbjH+EmD0i2MdRO2EUYqj8JEIYD9StgyTKyXqE5T54IGy2
52HsKVMivg+UXB+m55b78B9jgNvlBAkaQWAZZixfL7mW1ARlOdtjqOuD2y0grfvmO3n9Pb+5IEs4
Km4JiXXXjTFqQdgvDLcyWgGYHNNtn6rXl0wRih44tqpnyNBgTNgu8vUhqrVt70gvNnMMyJBc8/6s
aseDxDIBPtp9moQ38F+3FrzUvxdoMtGr39590K2W10EkKYSbtpZS7ggOqtu+vmJ6Tl8xZBZHTc32
aPu4EzmApEFoRm9FqHzlp+rT8VPTFHcKZUtu9KSuSt1kSEr+jskXeEq0HT3v4RyyEM7yKSnkGepf
aI5xLrfka9omElSpwakWAlqMGmxjvcGWqAX+f1vPHTIpmB8uw5kQypnN8jfTbqwJRB6ToL+BOL1o
HFayry/96QtDECP3w1/F5m9mc73UHfoMaVLlWs0LCvrsduKQRWi2CTn2slYdU88Hjdt9n/NsItj1
pS2oNJLiZcaANOfvEQiEJbP+gdUAZdSK1RI7qn+/cjaTPlWGl7aLf5A37+xBbhnuidVEesINThpf
JDB4zmDGUD59Bia5WtvnGp/lmJEd+VjSwXghIv6ZeidwESkfSKNeZZLLpfJa+rGBZcCk5sBqJdaj
8UR3ta67u9qUgVoOiKq59Yky1t53sX3K0XOAeXaN1r0YEpQJW4gNle8EtXWxugrH+RkkeiKC51W+
HVEarWPWCmpf/H6Jlfh+FP41L2D5q1fVOzYzPGjX4O54KOh8JGfYQ9wFLT+YFLWDb2RCaP1Ze3XE
WzGm31xyi485zPbLNDgHVvuUJ9217yoXfEIUl4K8bsqlbiKcDYT7QKfmac06yLXunxPCOg70MlDh
8bn8pWugThK4cXlBlKwWu7KZBXOcCeSm48qsyaYmWfbPMckDJUgcn+Ed/O2rt8mNAlv5SOIwX77j
FEAfjdCLQB+8hbJkdzmw4zqi0mjBAsOO8/vrIcZo8D2IcY7RLAwMY+kpYgQEoXyrsHHbiD8rwk1L
uec/bPrOzbOdF3kziSWgTL9q1Tx7RmHgVYs/XIjay3KzohMMKJ95PB/4skLp7FWGiC9o9T7rp6YA
tdFK+WgQOIifsxxVXoE56RIpam6HxpxUG2F0Q2g6Cn8CKzdtJc6+NdCtX0OpCd0ix11Je54mjv74
R4qOA6nn3cyAAh2eCuwS57wRW6Y5zUasq8PNWC/0/i70HRU6MyFRpX3IoDvecMjZxYrexLRChnAc
NPdlMb4Zd10QVLnD04bP8FfGbP9jJKbTDzF2uhTyrdTsV+9Hd1TeNolKla8xRn7GJgJVJwzqWojk
q8FdmvKWIacfFvz4gTWA11FDs8C8fA78R4LueZBqGG1qGITagUZMzt0sEHB2oM9I9abkzI+zI3tf
cKq3dhgGQOzGTNsn8mH/vGPwU6789oAPjr5NUpDcD1Hg1ChAr3IvH+U0vRHpjC4mR3e/Oo/Iuv3u
fLIJzMDkey8gibgub1qumHB4adPhqUj49/Gk5v4HW9SwdEL77U5r7WwG+FmxkcdhZmxk4Nacj+cp
TjBWszkbj5+yfbiiVdP2/LxLW/7ekaOk5ZIgTeRR6OmfxryxAdoI9sYhoRrl9C5ZN+UbD6mBqb0e
y9CGg1J/ZuAnoQ9Nn1DRWNSzqB+MR1MCvKGu9wGeeVPtU3KAuGu+GLfExmL7/I+UsdFU27yQADMB
ekoMcoxoIlW0yVO2xVXojJ7Irrv382DH+lQ6j4w86JOB9C7+q6VnUKyagiiqvos4Un8x4IGy+8HI
icPLTj1QYkVTuaGVj22fWb8KYoJzAgKxaf1ZMisv+S3wU2lt/IhPpS56GF5Q+HdgxSG5+w2lvLNQ
yqeimg3Y4PkWMixTYsSZZST2BgphRHHJLY1GGkxV/Jv+EXRDtg4pEeqY3J1nat2IFGI3oILBSUaR
dbU8XNx8D9rurMoyRkNUXwt+Db8hTBdlsQWwuYJB2rMVC2nDrNx4KYwg6BTSUmlUhDirCSXp9qCS
fA1+eBQqtnqU3rctyOcyK0DdLridpsMG48CIVo0ZhjW/rzfX4Z16106rtgZcyoaPXTXq+1mTIke/
t37E6LvwVD6m0Etzb7jxdp3RRpU9/a4cIjCzbtjRTHJUS5E0DGxSuoN/M4CzXUJu3jCffXA+H+e5
ALCf9awhRbreV+QunijT77mYE24SYh2I0Yu3N3fccb4gn++vksR9zc21NZyXXQCW5+QdCOCfgC8c
VWPPY+weNIuAeE1Jl1xT5CnyNdTBvdG5kearu+PwRRQFvk1fgby9+S+zZIMOuJ45Ab02CtuLllIZ
+5nSRpUvWK7QcetMTb8K78Emr/4MO2lZzAkdxWWqUU1TPpdMBrnM/Knpz8U5F1al9Fn88hWF7Tbk
8htunjvyGlplpLlVq8hj9GvgoKs9TC2HgxQk39IqSra0Mvmmy2nTHdELHAPTDCQaFkQKSzd1bO9G
hRXUB4xGuo7qijYWlf47/e5eDmk80vsE6u75eoal6rWe+AVimjKdOnkIJQEtnF9nFpBi87RoFaA2
3uAoxgNvOMQWvb+FLyJ/l2QCC7CjRQ4oDT4PCG+c0ERCm1zHoH2FG0Tec3QoS4OI9POoeFiS9eim
eOXIdbcZ8W6iunAsOMOt8qP3z3rWwwbhcX0q5ZhlshOdLPrkE+g0l6A6n1Z7w7LN/LT/CbQphVqd
dTXYtohqLIwe6NPhjVLCfzfcG6gipHg/OQa3VBH+iFVLM9e8TP1YBVFe1yMTaBhYGKxKJ6tQpol8
bYMHYTwdF8M1r2OwgbfJtlhSrSnCkgBmCXObU6lwRVhW810uG3DNMP473yDTSzCuoW5I+M9Tbn+E
az5k0OMNdrtBKKMrGaRlFc127xbn9mO324KkACEB04IMpkz3SGBTfkRkyS/7hm5yoVLiZRquLml/
N7t57/wn6g74uexN9IdGBXWAuADTmVU6zW9JQwZ8f/HzXReqdyt7TLLOunV7iILc6zN1jEVS7jEd
NQq4+c95fmiNqZieSTrE2HTbuipl+nXktr8dpKECmgawfgEqAGokfYIsWr2sU2UBJGbb5YWemJoS
xEdfqt3vRZswJbYsVyGiooQrNJpimeuJ78vSRLrF0YQ+UvmuB4OBALbsVAbA666uq4/hINv3l3MS
8PJeTLv6t5ywWlopgz+kEW+Fpyg/Wo3nQzOF9jaWAQY70uqYxZoR4coKlVw7Mfo9c5KNe6ixkYgA
6HSK1qxt5CBAVlhPmPiMPd1MlMrXWlYsQvW3A3StP6Jy8gKrzc7MoINJJLpVmMsEIkWVn2IA16hj
Wdns9tWd+37sjutSUVWx3nywxu9pZxGUrzGoXh2l0ZkpozCwdIKnWIdX3/Aaz5FB3aSefclTHqxc
1vbr0kYeEf9Cgj90qisrlz+hWdzu5K31zs2X/D+b3F63JANJ+2Y8EKd6rhpoaMTXIBIQ6mL8Np3g
mxc+jyI9yIfV+cOizJvYLxU8J2c4CGLEP+cP0vIY9R6mDQlZ1KY73PGr3WoPShqujlzS2WU1Fu7g
N4j+LpAASBD8f5Ld8we1KAx0EowstuOBw5OJslYqdHocEm0ZZ2XtxPV7fQFWrRfPRsfpKgBYPEOj
oQI9Mj6W3F+5tMB8y07zTPmLV6lMQW59GzkmVpp8erSfEq8WoJduC2xNzrH0NO7i3oLnuWNnHVeq
SvioVW05iffbYHBqPZJTvQi4ePK/SsmUJtY4cor09mi4MHa2D84st2+u1YFi9GzTvNG7hNCNOll/
9lMGwIOjbKiDGYr93qDnaygdS3JFVvqNbO4TraxILRD3JEAqcvRCTbHTysX1jKFr6asBbZqM7C0N
2KzSm66MTq44z+VbYKJ45N3AXuABwaSBllUg9v4b9tZx6f2vLnhPZOrfdiaDJWxEK9+K3iH8zoN5
qQn4Z9pSXbZGjpkTfsBRTN/PeRVNqqA91V7c3YB3byONHnvu2+5PRufn117GhHvySerZSq8p+DGn
Ka725dy66Waksb3/5bddR34+HxdyR1DeMMV4XYc1dVk6GPwbLlHBVStK02+GIRmRhjASqUAntoUM
doTAazkrxL1tA3+wS9+Xe0pp37QWyvNIhMXFrmqPAWH1RS71LUR/qPA23ecxxYA/RenQ5qe0oM6n
fgiOgGxd+n41K/EI4MUSSG6gHJf6DiHg7KhdjQK2IgyWc00HhOLfZEplQeBy6u4ag508Ii92JqWN
nGXSdE/nk9cvg1K49AUl7uJfSCbBCd7pfX9sGLGyWYqxwpd7iTaGvD2IwKqt9HMsPEwuL6hme0/B
tpu76HB3q1AbAJyph82Zk4SDIrFGZrI1XwJMR9og1Rntim4Kdvw23viB5Mmz6NNGb7ZQWy4fxcuA
uwiD3/bYdMOL33//17me3743c/GuGnPn8z7f4gyR6neE9Z10/76Q6CH9XfOLd5JkxteEjMcQ/0dq
xImGMSGGaD2hm4p6iEfciV1/2zG1rAcJs9Oq6O1iZ1/qIc5fqZdEIee/QYQwGjW5JpP9yOW5E7tq
0igzR/puNDMrlirNXU8cKRrkIc/FJfgwJZ5R2RDKx1gCLdqNCDvZT7oE6gBBbnyp5AU0tZOGrUJh
WJbEeI69eMIhr5SVgoSysAUGn0Q0EVgMFNvGN36bg6jblPj16asIi4LxNyY4vpWbfM4Vm8DTa9qP
X7AjQx5GlB2S+ISlddqUEDzmgq38XskNcR+RkKjAcsFYv8C3u3SPz7rFj8L1VOZcnMns7grH1rlV
2KQnj7PUOXj7olsMARgE90L4UEIxeFwG3GP4q3mIoovgNjORG/Gg42ao4gL28oNi+5HlXxIB2ian
kDa/mhpdFtsajJT5EbP4LzdLB7SLzYz7rDaCf4uLMIJ4VaKZEJlA6gBCornqtD7x+FfXpqzWmL9X
X7XX6Qb35UYQ468zuS7c9e0BxyWEs0s9fqLVsEw2hPI+PnfFeQAGfvmdBw+u2jfsZ8CS353JmZT4
CTHlqPzyHYpB1tOM41t/lIKHeQ8FeDcA/PINWVOCQpPz/PqxmJ3qUWPWNuJDCynfMvIxu8zUtyup
7SS+pOWdkM7SrbjEls7jY/aOR6WAacJITqnzJODnpDJNHEgOoDMo3DyhPM+HlvVBuLXfFH73IyTq
UVdMtBU3PWX3T0IwNcqOzaOcS1GWiLlQX/afo1aEdMMJArjLlqP6bWTcljqVm2hNhCMqHEJ+a/1Z
T074QGmr92zLhdY1l+e9VDVYYfSrn80VdxI0PGwaFyQU04VQnZoAhDJjZhtxvAriZHZOXk0s/Z7L
4iKHuz5iLn5dCiLx7XCY5mHhx4vl4gDsVrK03Cv/en0nXc5XnaEWWJpDhqnGhYcSqGj8mMco9ePZ
lreDEsuvU5R9eW5NuBBmkdd+EZtxFmqZBx1F4lpwal0AW8t9TsVXSS8Z+mpYg0cUw0JSCnlLXRBA
UwCU7dOW1lGxL6wXYh8hkVfhqzl89q0fOPS6LOrSnuD76+iHFxCk+58MykAj891uhneYPBBojkMZ
zaM4ny1AJBUnhWuxj1NLxcYsj8HFydHRvA6w5aUtZ4XEHjcIByP0eW8RmbEMOiSlCW73cI4RVTGc
lo3VCVHNb+Fzzteuvy/d0pEImFH04UhmLLHB8UQZRjqHkPjWKxL4H7uJnE2VXSmpNVN7l7y7OYVm
rK7+GQMFartRfMEjfMumZkLCpbx64j6DYmLm16enYBVQTtAuja9F9nPgGuJ0PbezvmHFBqxSf5Dp
fmyNdk2xf0cYOYRXNbn8RNhhNQv7bn7tsgL1+sQe1DWjP1av5YdhRaI3Bq8I/iFc9k7OBAJlskkU
wqdwSEhzyFARSqKlFMEtRQRzYhVsf80W3mloq1xQnvQDkuYthiIt5Q+wdSM/hQVYeWPktnIPFaqD
fb6l86PCdlgd7j72Tx7fPn3nTNgNj8rzv5qfPfuC2oXWYYadXrFzbpHy7ABMPS1ZuYiphcc9MmE5
cQrGZx1fYmtm1qNp8poFkqlC6F1wQKOyi1FqTrIzHi3MTF6T0eqlRkN3NgZWnGegIL/YKuUv2Cz5
Uz3HpsMn2WdJcbbogRMtXuJlunloRJhdni+Cku/M71SE/AwoWYHvWa6GobqBzqXWjMxVzehmQfzV
NOmT8Z+cf6En7a1Er9c/jliZZi+5sweGWOBxWvISTttP4Fe0pwvwMUy8LeFYaTMTFQnJs3td+3nw
mtiN/3VBMG0jalxIt/dLDcM+t2esBxUnyMISqr2xNIZ/1+NRKKfGLFT/JaIBcX7EF4whkitX8r0U
Qg6sUbMDdOQ3gGhsB/ZaaEO2JuK+QUihvYgjF3mnkeQl/e3G5vhWiVsP9lFYXioyulCrjJaqsTFd
oN2xmAZDhPW0GZ6e5fb7+pPNZ9DLy2jzYq//DOfB30JryQLV8op9iUkWqE7qJwRYD0KC6FybZ8ek
7eZ0W9kyW+DbwfuZHVJoJciAcu6h+bXk6cy7h75p5DX49d+F3wxbXK/J5qJO4jhKpTyOU2srGQEi
ZNzIgI6cED+Lly287x8SrFVhbXNpzK2Q1NjWv59zTn0ytN0esmYePCO2TC/UcAVcL8Vk3Lu6+ocG
qNJxb2RdlhYJ6Sjxt69cihEwx9IQ/e0Z1rcxZvV9awtVI2HD1/1aLMeAEsqc95P7uO1jj8D338vz
Z34/lUkfX/Dt7An/tzgzZhoNymmm+rjYatBfBAgZsoYvbM56WeJzzr2YoXP1JGQltkQGYKKBG4kY
hYOLbO4v4vqlRmQsKNlFfQ8jkvgLH8P9dnu6JdlRIsjy/TnV95GiIFLmQOlTeM+U8SqmAG87R83/
b2Yu/T61gHrCanMETO2urmQckE+2cr0lCZB2pW5jf5bvosOKtXWXO0BbJYYKtFVJIIXG8aWUWVNJ
CMYWI+qcMHGTQlQBQxTs4i8OSKeJTCPCPMa4Bj4i2aH5FGnBoXSgnhiALED/W5cOTHTVs0vePD55
qDjN1EoQVUBBCrHtNP8k6zdtbQoIKTMUQXORRIH+HZ1Veiz3HrleRPfWhKhnkSoXskmuH66K4bET
bvPRLoQR5Lket02R54ORCx2HVKh9RysmOTmaLMmT/nBHnN5FO1gakfLaOGw5i0emoDryF2zNI5Mx
1pu18L6ZhXt/stedzPxX7dKJ0BTSz+JdGVPvgTnsFSokKGBc1jTna+JZHJicMhMV/277seKcnqDn
DIIhVGYGICGId/rfb04CzA0eZIdXx5DP1a4Vjp+PE8m7Lq3A8r6Ws8OA2RUne3jTKbFb2m2MOwk4
h8ryz+IXonzZa4o39hpMPf/3MP/ud1ibBQ2dpEd4hvL/9w8obM0ZD6rxt2b5c7BNN41XgROJZ8+E
vOtQcL4AGr2vQj4Cimrdz6FneLgu2vIE1NQOiBs+thXTtScIjGV3A+rPX9l4Sx9NGZ3X2cCaYskZ
7OFkQSPkSz4K65EOQxUH17jfS9UKAXeDXwQQLpso6pvI7g+gT5FkBoR9my12iBYGX8xDPm2XPEPS
7Fo8UbW0ifNZYZ8GE09sXI3lAnXIZPNruajznjkKl00pfauBWW0XyhO3vYSbQgzTkm4ooJIBUmtA
elkKKLwp8Ud8dJUh+dqaSXfQVSlFAoVLqoEX/gS0F8tkGnEgV+8IQN0YJJMNpHHwRpxMvcWsh7yh
L5ap1WlhZ/VtFJPGy+M9d1rG5Q+0/nqPgxTo8iirilkl5ojvKiwq2muv35qLrSr8SRI/ofYhGOsC
7r6a0t936CSadvebcA/w8DJWp1gHNl0/ca0yeH7Pu5C2BsXXP+Ou5Z/WYCuyc94Ku4NPsaAjbQCh
lgQNnpOUreSuZKgizWpwSZwQApOtmEWNExznTOFDnZ6q1LlFw5WIojKoPUTz4ZK13wvjRkEUOyeK
NJQf0iBJBzssLR3MhSrBpDSRahRvSXwJSb7bwbpGx9v5CSMcigpIWXHV3lMwFWkjljniJ9oUIT0s
bBqfXyafVUnzr60XBZlwsguo4FzSHGRJnDuQ7veOSSuMFUKRfI7EYXj/3Tlp2OFmWPODX/GKiH2R
dXxdJPGuwqeXdTlof9rfTXe0JpPOVKMUIkCh3AqAKPpmyU9Mxyrk329cKMmu0PHwQhSt30cKARMJ
sRRd6p4DqOtrZJCK0haaAv3PevdkmkJolkW50koKioEVIkkk3Az9bIMw90dA8JDtxlW/Q6UnO7T8
B5SVffWBYLA5jcWwz1jXPth6UxpG8voDJCV/ZBAlKoc0VsKGWsTtw6amCwEBMw5umEHXOMnNrQmg
Mplpee0DtENDIgISnNWwy2o0DlXDzEmFyVRgE90KUN907peNfRGZkbqx7W+Bj6ZM2tky1vla/QhL
5/TCzaS7AE+HeXafBdp+HIJQWkFBislkPceIf6k1daGHwIpwoz606N1ibIic1nSg6nVDXniccjdH
yVMkglN6oTM5gS/n2LFN4I6ALiGfaeX07NxeGJSebf6HZ17ALDx1Mxqyu4TreHuxwvDFfyzKwP9v
kxOwxwTomjkY6JpBwNpo5C7U6a/3StpsU+l5LwVnl6q4MNEqQe2WEvHu22cKpytduh7EUicGrFEW
Iypm8P9UYwhG83FoW14p0wGvQ4IDjLiDy/DV+bHUkfatcqg+4R47Tyb+rOmEYa2bvpsCHaMj6diq
EPTMWs9n/j35Pd8pNaJZeM6HDO0HrSRswUe+CiCXsRRK/7Fsc7TI07df1/crFLqy9aVpDGx189v4
/fedkeqQpUeQb+eS7eiAj3FunA3wE+zPC8yeQ2VeBtlbsTp/lT8eK/+8Sz0dyUqpBeDKZ8PGyYlg
Nnq+MwfUrp/ROyV2ZbSYNnLWKJdheeYZx29wG2Y2D6AgFvELYJB3ZqLRus9rcYtJO7yw7rsCp0zz
vw7HFIq3uczYfzLdPpd7LkQyCRd4SqqTNFepLvWlCRTYVhWYlFETSvNSO4tRuTzWJWSJQDm2oz75
GH8t2Cr9s4hUo5hBXHuaXHG0yveD3LKb9axsem678piQsSLJXsujRHeoHXHv1AWP+UgB0ZO0Uyuv
HcTpfTQglNKjXI/M9NzFo2gIFMU9jL1ZPFKY0R66HN3WHDdI7asMp9QYJDBJzAm1OvSpWhNHqrTc
/oQ9+P5ZLGjN3wy3xmHllsQ8W76adIdbG+TsW263lTbMRs1VC7PdUi8LVajAeARKwh1flLdPlTpe
f5+EQ7OrL5FphgV6zCNYKU/1wUNDBEUtug/wKVbAMqRDBJSmljUbGXSZGnV1LYnwYj/HXQjfI2aT
AQvzmD82VLVQrboRh+7fsRcv6FMR3cqPG2ipq+yGx0qd2qObNU3x5sQkXUqN+ujWb0A/5xnYIt7q
9c0sS107YmBJbeODI0tfA/ef8RyxDaY+i6Jxu48Y9SpcN7v/eALoZWLVvXK/gZBJ1djHc4ryRbmn
JZMyWFHllm9P75vfu1l7C5WBezHlZssZtLeXniChhzz/p0LOr1SNrZe0IRR9+ku2LMKAzqI8YeuC
T+DLTMpP2uFwGRrw78X/7i8LnBLqVYDSy3uleAKxJ11ga6EQPKueNkFWfOx6rlvrf3SDMCn907Wx
WPo+YRDEUuoZPwzqaKO1DKapEKPCuJSUmklC1FRG/yVnkI2XrgVpptPBiauP4R36TsI1Uy1VrWya
mt/hJYsl7pKxBSyzGXVU22iMtP91LB8F6T4wGCXMPh4nAp4mqt7N9useV3s/qvv4iIXSF4kCNzBX
E0Rgaat2DwmL75MQcQDbsFBqvYw5fws0a0D5oqlQt42BwqSlFzqZTiDwt2BVJDz3qbvw3LiVG78b
3TWG+6Msu9T1u/Ms0EYCSscCh7G1Kj5+M7cyhPDXmJtvvg+Iy6+CZ+pWhPDkPNTu6ok5WGVbDzbf
XfBik5WYruOLDuj/FpU4XNW4nke/4z9UqFMf1IhS9+LIVVTT6L/jDKN2kKYP/bQnr6cBLF/y0GtH
Aucv0AQTb9Fjf5qlj1w+yrQBGaAi9kRqD72v2IqtS0hldOKXQj5H1+hAyoZ1T8UjSE4YkevWMQbE
Y0YYBZXvsArDlIY4OQTYOAVRqIf4k3GCToInGaEWtiQezRzEYyo93RSI83KUCYxcR/9pUvrcY20b
LV30J8SGa/7rDNKF2nANWEZf3Vj/XF86fN502aU/kgmFuwTw9xiuDdgB1tSbCiVTud3XDl1biweH
C0qibWn19s5b8WY8aK2yHSZufUOi7BXrO7Sqv5nj3/ep6tN9lawMCevYbtZ/KwW6YOZXzNFTHBRO
8VbvhWrDb5Lv7+H+6rqbkUtjfhe1nPfdgN9Vql8HleFsFBkjo0bcIa5spgHbrGSBNuj7J9uAYrc8
j4KjgK0aKQXnD/n0082y8srCanwD/8VHs3zmtCjkQun4fny9f6/IeM9moQwXRlc/qXvMSwcjmI3R
pl+CPFQSPArtOz/rjuohGRGQlwYPyVKNpx/lyHAykWjPD2zK0TsxQiz1677058QZnGJg7f9ljBs6
+ULsQ4i3xWi2+HJgPaBII7vG2L7rF7ShkzyO0r22TXhRogv5R9uD9UV5Gu1JVYJXgZcuG1yyOYbD
1Lf+LZYbL0oytYQVBfzhF6dzESTgyZb4g+Z9elxatcOYsqFdx6ULBD0q3ro6ZB6Cta2xueV4MD+J
58Kmcx0yFaetbCvxZpzDAHMUtGXu8yRSrB+cLmR2pV9G7J2AbMZNdOcntW4cCKMVh+5KySLLa6M3
VV4b227o9k0JvWnkRo+dnN5+BXtpFC7xODU+hnWcpsHVBtaTyTwyQH8uA88D0IPvcHMu+zrIbbbd
BHMPiR8Zo5oquxBWbdLPvltG+TYwKmRJwcRtj41eXptiwUOQ6CHp1q8MxmCk7oBS5zO75/vxoFHF
nh9hWD6WkxhI59FIbqaZMaz/Hat1GBsbJkvfMo6HXbjW6lKr4epVeHS+F4pBxspPZ9l61TDaPI76
64xyNAAQWynzaBFrHvDFOtcnMPBa6hNPS1xmw6rtX4NU4ENvWkc7L7LAFT0TupunLDfhDdfPIntr
A7CuWTuWiC67MauTjbI9pWHc1RZchzk3dDkU7KtsHiqSJ2MsB3EM7nVas/FOHCdyVq3Xn3M3wwzv
zAEHyGmB/7tfB+6Wmihls8cWVmYlR/N8SOjnzjwjmNc24rOQzhajAwYtxe2v9x81Epb7+NdJeust
E5mfRb6fYmXv1LmWQi+2i+IAxT1HCRTQ7HKHJiOPPckX9+Ng6VHh9jIgjVDWaEuzL2tU1MRv7mS0
Fc/Mo5wWVh94BhEOQxGbccSqKPZyQ9O3PRielNygEAIBVRzignRDB51DjT5W9Difb6jkpb7uNpRA
BARhnZBTi2g43YLWxLvjUEztvaNUQ8OjAcxtgNDjisACB+BRheA9w0qMFxtI7/TIk/FGAWIyd1Mq
GmmXCw5hVoa1HL5T3P+V+QeNPiSQaaA59wATf/tubbTtpu6q3Msz+XHNE6gyXuE7aUZ7NkaoU+dQ
mTY1gLtvFjhINUsMbDxi56pgnY9sDyJn8Z9/G/96rgdHr0SB9TvA/zy9XgEBIapfXgiQznN2bHj7
oP18X2lcOQcDJz2YDJez2H1m9b0svsYediovkbs2n1Zat/qWefXdF9mLDzFZ42DjRAbBVkLrmUF1
V44Uo95zn7o7furZVaDNDcjkIt4Rvzqrs2yiyzVK4uEXXAHMhNPXyNaViLr+VLYWklD3gEbCXAJv
HcmDp9QA3DzNM/UeAks7aZA1Z4h5nzOfAVoVI3sak3tVSZJn7m8dx1p4LUIXD6DKc18PXjeJ2CBr
aVN7bJ4BAKoucRBr1W53XR2VmccFT7ESUbWPZ5msWnANIDl1jFJtQV5UTmo5sJZFwOwS8USCPmWC
wheiSeFd/X+4FG7nstt7+3L7LHdHnLaf2mCXulN6VJ0kDvh1lXCMY4GJPgX3FDAK7yyHqwY5Wdpk
t6bguxufvCYgDQEX+qFMkdjA7lj0vgwxvTbGPzbvXF47OQ9B316p2WEm2tri86vykXdLOg+tnDcn
gd4dZtfyCUsmyZzrvkWNzA7slMa0ljs08JVQ2MEbt7Bs1hEYv59ERdmhYI/kX/Tv2Z29vYvf5jXt
P9QJn3Csx/tf7hphWEzIKgKw454Ru+JNkMHvi9O4mRpcHsIyBwu1f62+iHOxTv1hj2UFdqEOb2mb
ZE2rZkvygQiZ2VuBoaf0bTLpvDOHjwdhTRrp3vv9Qkfeo/66W/zvgCDr0DXVt8MAff1ty3S5m/Zi
Px6oPqIEugDOZyc6wIWd17dC8kar7xiSTYQIW12ZrK7UtHEbOIC8s1g8VfIhpuLu0R6ytg15xbeW
8dHNOhoQ4QicMBNLnphS6mcilWhVvoymE2w+HmVZ0EHtF+JE8erTzGeuRnJfqmuF8dthWeDE0wnW
xXmTWYqOWTDILHLyi4i9qfzK56gh2B+xu9puoMe9UyXNkgeLVh89nfNQ/Xe3R2JdwHsCfYCLrw6X
p9Z0J9VJX5bzQExECMLyyUHRa6NiGFpGnrBWNd0mG3ec8r45yZH9XkELUNQvNxCjYDqvAzYBVlT0
JVOpxZO5BLTemWanohMCEQbd3ZGx+nl+G7rGgL83qy91p0y71XR6DLNQCqJQkA7pWNIrUs0lIkZg
Oa/8yCFhfOBXJLI7SVWeeHoXDPML7q3jBIKbub9sGYJhBAmxOK/gmKp/dC3xeUGeSLPra6551oAK
snI0GD9gdeiQ+SP/lH4VxFiLi372lhFPczI+kyZoOdnY4rj/bEyB3pG9B1D5IpEglofv7mJDnhMb
jm/LEQP40z4cpjVUuOQoXyrfnX8q8CmvTrsPSaJykrMzOjVUIBDZrsxxz+lXfaf3tkv86ZCOV2j8
G4ynFgKIawl8BTdAz5P1in7n28QHFQAf5hoAuJHPthWQ2UPplcAXBbYvuObmmF/GULPVlekDQ9ui
x/fNbniher2WIRl4n3+rwJpXjXLH0UcLjivbimQQTHQicmlZkQozzDy/is0OF8nbshgNKN4tgSCV
USy4A74C3mMn6E+DTLV3yS4VX046BRPohHa0SFCAjnkMYx3rkwQ+dsFNRhguT8BdvFx6Fal8oTlk
OaFqp4xzTGPFEaQuVnmZr05GZq9P8aFSuDh8pEqh/5Hs3VHNsiiiLspJZLKqiT6zkbvINfNgqCwo
bZKMQU9rtAD2PFbBC+bAcAF2LDoZCsg8LrBYAlrKeN2c0M4s7EvuxWWD15qa2S0DuV1/JybgL5ui
/jJPfn0gtboCZSLRETRk442ED6KgEqdTht09k5dQ4HnTOpYsU7RRPKBc7oJ6QwyuwGn9hsJfNv6g
0uAjMVygPdLQus46fTrBPL2pX70ZFbftLMXyEL9YPLPjQsMIsVDNPV9v0UegPScq3ve3sgcUnzDS
nzSF7DnAbuXOPMpIypzb4d6GyUeCGPt17wx6O9EQ5+ujbO3QlZlcuYCKdfARFVOtqc7d7An9CQwU
pYPwQKP84STJoDBcRgG6IaapSdew3KIKect6IXAC786RBfOKoY+7KBvKqDC6so/8ycGORNo5U6go
qRpY4cyRg6cpdvgMCsvDJSKJuZlWTD8pE847at1BqoF+k2DwR4hwAqU0DEeM0AJYJM00hkcB2OIH
ZnP/F3bYOjPSYKjsuaPs2WlpqpnlVUu4OFnEmorTORnuAO4NSkLPd/m+5YqmbSgUnpfkjoeHl+9W
pcmFYZHV/+bqW5tpLwe2Wk9MA0Vp7iJQ/kxXCDNuKLIc2neCI6P8I6FvbYmGb1/5hSnu92hx9jqo
GQqELCx+Hx5ZFELSS8CVDUn1vr9NGWX541VDQUUU8I6cHHNWTs5n3R/yf0ZTO7rekOXR9KrdVEL0
fjwsEb6L7FHcdnvMebumbcli71eUdyJ80qOxWLofxAavr5MMqtNRcLG+jZRu3Ql91zbP0wiHjwtJ
j7yCZRXGl4IC0XyyIrggLpAXOmLW3xIqmhFak/I+ZsPs5MAvp4VjF3ujtffz5N1BlWIDnJbR94Sy
ZdK2E3jAPZHgm1z5nM8R/j56SCT35cGAxmFKFtuP8E/QKLdlOwDQNHYhL4bW9JXQc92ut36KHrDg
ZGGWX+HZhQMIv4N8zx8ZNI9YZ74kd2moe+bl/ysTN5Q6gH1kS6XF/Ybv/AZ6Pe1iOP4L1pXVOZ38
fX0LdygvETd4iPCY6N6tUrVIWQnDW/CRoXlKsT4m2C3kty4GhnyessFr08Ov64JUVtIeOHRKsJIs
Soi2kaIunJm8Upp5sFUXlW/c1c0QUrupp8YAPVs27wF9S7Cn2uxS+u2lZbft4rZSVZDh1BeT+N2P
tr15PvN8J1SZPoA9n7wGGBq9T5uSa+yDgZWqsSqnss/h0vO24oJ/kQSl6MxgecgkySBbzfhIk5d3
b3BHU7opTr1UEkv1g82PPQ0SZUf5DOmG67Eqqj9URxnOhtqoqxEuUibSvEfk/r8aMOeQ2jPM1Ieh
kWMfXRNgNzLbX+RqFq9l5U9FXmDOq8Z531umRA4ZjGDf/EpnMUlDeifaWWU5z1KygALPMpxxNiSu
bEcDZ0qfacXqWLR9EjATwBq/53yxU1N9zQ2cVnkv97oXL8B1WgLWxHQqIchDMheskcQrFUWUYEK/
PHLnkAT8OVYraI4jUhXVIqjrRf74mPTeTRS/C8QwqaqPnDKhBSgXi/4hdxEt98j/cy1pcjvKTN2f
DfpvPVDb9+/KEQq8ZvgtVMfVGLejAqZb/Pzkpv0UDm0BP5eEPFTAdkn1L2hIkvwforL1rsNQ8Pkp
m44QBW1ypOZgbg8ujbUwrhI3z1LxSYNiXEQV7vhvWdE8ADRZKgHyVb3hfOVb7IUgqcBMygYPsTvS
Fsem5QZqt6ItkcGYPt15ugSbGwLndsxSmA7ovrTvm50Ba5hWV8AAt0vIPftja1rlHIAltvB1qbXX
N7KO74snESMu5k7EFaTslhwGPw/yn5cSDUnBmM4DqSKFKvYIL/zdqT14OxNQtUKc4wK+XgB6ssBQ
emcyLEVBJjeYdLjEwheobuw4YNoDyXnfTAVN236bKAFBdB+9yvxKLyZRjEaSFgccxyWOzfNUUYOV
ZEsz9Mkomnx9Vxwx+I5ks7uTTptFVprlH2ocmxNEw+jbLve7XT74lcgI6mKJTyejqz55gWWVYlbK
GUNZPe3cVUFN+Qk7tyxcMsIVELsuh5wYToCFJNoTAI0kqhM1oKWUgrZuqjLTzldm6qEDTLSUfCxc
MlB2F042aOvkrYavYli+dZLPmmNH4Us8fNqQwbVRthkQGbhCQG4HpDYA6xs0+zQWuoi8yRkKmQeU
5fzMfB+QLttg/P2TAdvumZahlWCsZRZodW8Kzn/9yqm+/Q0DETLoxp430Jy9uPoMyyG0hAAjeVSG
huSHtt2s8b/3Uo6PyizgE8PoDn6P/i/xxPFDk3Cbilcr8JatFnMD9rA1f/M6BI1v73OAJrONb+3Q
SkN0ac5Af3YJj0GJ/uGQF4OoegF5VV/Gb96dO43FDKZ8H3YubsD7LGoYNwGkTi4QiOs0w7YVGG7F
nS3Jo+gwsITQE48bC3V8qrGKWeBF2g9ByzHCOL6gd3CjQ5ePccPELoczJJxyukEdFuXGXu5h4N0+
AOdvfFrlfjoxCjBM4ILoJxFJ/pT4D0AWPXyukCQEoZyswCnzD4XAURU5uH+m/MmGygZxpUO4tfT8
/hKRnTUsjL/g3NFdjaMvKUfnKaxURBM2xhk00FYILhImHOgBN97h9WZ3c/8ZuAPSm6vNfig3aH88
WZ9VgP4Zut8oXQ0Z9lHVlUveTnlZZ1MjD7bnySKEZK/TILvURQBXSHR6akpYYe3AppeS85tjyZT3
DOU6kItfBpVnp7eA6PxNKzLWk2xgvomVfX88/eostk+3f2ma4YBloITk1bQ3F2iMWywIgOp61tZL
BW9qaKNSe7sCImk6fMyxYP6NO+ADA3rqVMVcKWJ/PGIs6ubdTtYhykuWrBtP8lyfJacmxISkGX55
diEo2rQlOdnBCpHfD/N1MTMqkFOnIwlZBoz1xcou21lClKw1s9ji8vFunvFpNDVX3nGjgQqn1ptg
SBblALVUrmwDQ2xKLQWxZRNQ3FJ2c7S+jBfEY0wBs/rQYgOJlfuD+27vJGxpjbvEsDHCQbt8/661
/bu896VJR0+6DUn9THVTE7oyoQiXshFskA2hXMKRg4oILTkxVDfEYxt2ISQYaNyBwzGtpfoNPeCH
6Oh/q6y4ZTLJidYW2VEhxOe5asYu8+hrCtroEsEsqrDOmNvBX1/zR0caHRkmn8ZYwsjZoxkJ1tZa
/XqOAgtuBmn9BsMVIgCm+Fujrp9QsqGNjMVNbZRnCbdl4Zi8TvnU7wnqUF5JE7ftzWAmG7yfNgWO
CnkPazRV5qb3t7v+jSfYO55LNmY32fzfsJpwXczQP5BmirRA6P2O614iMt7kImjTt/XNRE/l642A
wHqb2KH2qVRwgUQg0+gOTxb93WlkfquD2BZwhU3Jzdb7Vkh7dS7QekZM3v46KPrxK+6ciFUQdZU/
MUoAP8I+0Yyx0TuYmWTRuUFt4rVsyH1Zim/dUKrnEeKU59pTHxpryVGxlI39gIei7ozQQfZIv1gH
r9v+R4FLfQWUvd0fiMqgnLs4B7K5PO/X38Hq6VCEWJBM13AWV2f2YjiVpWDWG+rZIejol9evCAIO
S3QEqN37J6Novo/Je0wwujPM+JJoNRrmrTqpqQej0ROJdmT/YT11ol51TJe+GxtQ5OBGS6HcFMNd
AJRvD3SMOgxbdbS5ub/rrctNLuooQ1TloexXGD7JGIkuUrP93MPH7pTxRkeRUr6Ospbqz9gTasKE
8hFqXts7m0sEN4hxGAGSbODC0VrZrmtbCvI/unv6qexAEnPtqtSGmDz+XFM9R4y6DtswN+9BiAw5
eZDY+9PE56v9e0KwhmhvAv5dnhaonXSap46CJiq/i1ul8ZRWJUQW1CRBGdEmc+HEkOlXLTodyUfa
Oc0nnlYHCamL0lFepgAfnNaflBnZG6zS21CqNE9+GpPJ3XEBoBvhl33ONHJgGHO5BaJe0g1bqv2b
f0yLwixbhnv/VfluTfLnOxfW+zs3t407jy8njl4dCJVHYLPIKU1whLgkIR6Bf45VbvxQ9QODv3D+
1/wXdvi0lIKaTsKGKfHcmLTi/O4tgZVleU04/Cp+LNW9dzotGAX9fVQHXwICsVbbfkI5iEKOD5lA
SCmhHJKq+WrqVhoVee6H/Yk7WcCcdH+eVDOq4QnbOUHqe3aqFmmYhe1APTwcSU/QDaFchxXBN0cR
viKocccSnGP3piEekDBnu9OGRmDvpQa/1mz8wW56ta1dVvKLawzCceiLrt3ARFplCTfQ9KYOKquz
MHokITuMDaMQe0ac+3a3bhne5jaXzAP/KOGE37wDuKHej7JPWFex9q1Yrt+ArpofXpVuE09jjG0j
zok7cdaYUu+nZnT7vk64AiryPrBb3jMPtR4fRYN2NyRz7L8sOn4j3k2qYnqfrlEG3s9XWAYmua2M
/JeoxWismZ/a9y/dWC0Y8fq1YL4v+3PwUBRiRarYgNusb1+Lkc1Z64yH9eRnnPtiV3oYNYtNVpwn
pn/ic/6AiPn0pA1TkKUY2K+a5wJZCxU8iFeyRpvHuQEOn/Q3bLCCZxQTmWNnPznbnldKUzq3ir8m
MAz2MKuwe5wvW0mZiYSLh3Sz/AG8DhkgYegzacsyW2edeIbWAO0lxsJk/hnZKyokD6Q/OmFzK2DA
JgHMExL/4TBV/DRsHyZdZjatIqx6V9jajaKHx0wFuBZb3tjjp9a+B5BWo3+mrp0V+zRTlltZTWpj
RdJnYJ6wz3uxqZVnd1oOTnt256bkqxQdPZ6YYKdZ2NkKN+eI2FIfUG+SV3M0ikSSObQ//YU/tZ+/
Fu0ipaqX85mv9vw0F1UNgkmVmZo0AEsSjn81ZJcjiaLT+rJYw4FH/qQws8ENKuOacU3NvygKqjIa
w/EjxxTRI4VQJ9kOEFtCB41TbP72jJ/Kwy2JBEyhfa1+yknrO7GELbTYPa3VrAQ5tQ26odRwV4tu
Ug+mUcIUsB0dikbfeVChDnzavs7GwVrF2ofRx93opKeQG5fyAGfnUTo5qkpcPfPDd3W+joPx7pk8
UqnkAeQ4kBAL6vjpZ0Dy8Kt4+1AAvJesoMA1L5FRPJFLHrrKHuBt0Rs0s4FG0Nm5bbqF+Zmb8Vh6
yb2ojxzFNHY11rFzB2jhmfpHg1hVwEbwj2sbjugBJDMmwXJ8Azfhl4RN5GFEq5jWA5o2ZuVYMZp9
z6HADTOJTjcnQmVZxE8yJ9XT4OsVkeD4EGI7GhqznTvuH5qgCsg3BfMqX4LX9O3nM1+SmP/jE9P6
0fP5duzHpq4c8JyScykY3prcM55xEUdmSZApNUKGbjSFzf5RWLqFb5FpiKiFKGPpIAyMcNs5c83+
HPUrj2G/U+nGLWCr6RdJbFi/su+tVCXZRC7vBxjTOd7QUvmu3coaJ2TPyoYrJ43dfNxOfGtooKa1
/j/aYwOLQdTHPVaQuFJGFVaSLy8vggiRTMif4y5JSttEZ2BCJ6usrVfHiHYrz1tA+hvneycAgam4
5196fT5n8Q4KxIbXRGI2YcNnIIAlEFPXFHYlMKIdlLA0vn7B5BASymaVjEjGgWu+gGG6c+QNbrKW
h3mPBZzvw67cs7TxC4FUfLnH6szV9Y94tH+ffAAmk1D/dTbh+dwzxXG3ZqG4fMiZB6+3s2MgoifB
868tmh3Sv+6fJB4J1aEuU9cG6kKH43DSRd/ZPWiYu4EptTOmZOByqYCAxaodbtA62KlvtKBOfw8A
8ZN+WV/wUEvEZNxiWaQkDGDa7tm8Uoq/ok4jfHkX8sjg42TUrGApnDgbu9x4dIkZAk88TfhGcQM6
PI9/Ve2OYx6OVyX6AcJ2maoLp+hJjafnQci7D/9E2qtCx+YEdHygT//9Nyax/pbg2/x5MDLDWRqE
rOKZ2e4DEnxrQTmq0j7u2aGoAYvKbu3ZAccwZiY4TpiChJn/uAfe1GON4n2zLVsHxmp9765+FmJE
49EJjeFZFNW0Dh7CF5Nhba/Y+dAW44oxOTey7WVoCbGlkYzoPcMVBpsejw5zgeLeKp7oqRhCoXi2
Wu80GnlGWUknv4F28pG1QbV5hBZpO6YcqwMxomjd5l8i18MGpADjmL2AjAYjHEzaq0l9hfS1eYQZ
6FVBxKl/A7TkvvXePMNZlfLzvvLlXnTNxWGQAhZ9oLJU6lvJ/hkzmslTHRFbuBcQSl8Idh6NRLVy
J3ZM9QpjKNuEWwXlrzgT0FRVRNDsk5+kzW/0wWswbV7E2aQRhPFAjHHK8+pp4hEpYqoaitHegSOd
678oTCHLVK/yw+HRSwgNsW61DemVn9ZifRKbomVETTavyF1dxJaexKx+4hL3PYrnMuqwtqwszSmf
yFRc7YHotGBPInvFZMsS9e+U+1VDqypj4isiMP+gRdbvKlYjo6/LO3qjIxjmCyLG0ofSzKzaWB3G
jkWaBCwE2/V+/RIqYF+EBhTbdUgA9k8ySDjIiciTW7cVfEv9Y76YH4WNm2omTFgjji3z7OSM30LA
8cPgPqB43GeDWP+VGF9fImclq0oBvosnjstLcgkjazuOty8GUZtpaHXBrdH3qdKG5vz6B456TlZP
uRVgz22ihrQC1L21qGlraWkRRZbT2DkB6st6yAfQmvIvinhX15ZFU/VZjKu9p1S9vs2DTaCt5lV+
mt4uiZHXLONB0zJdMVsBBrJfytvC81Qm7c6j+ybOLyHejPtAPgMkODhTHhBVlxLDVMoqCN23gT9x
w2AHzPyioQsicUgJsMRJBtV09y/pUQQFYQn145qqVVMMnKtXUrl7+KS/VJ58VPc7rDjGfz4/slBQ
BJECcyIm6CanCXzwV6Qw048drBgzqGncdWLH0jcCiB2VZgZqy4x/+12Cp2h2y9kSsDHTDEBkP/Cm
KTwdWMXOgychdiHcp5oMvgHHFmZqUzl4Q6Dylu/tSE9PQc5WOScxV5tRScLRIOd8wU4gGm/h9u/3
Kwe0H8oDA9TsUcp8lLHj/u3RnSEEb0cTlqpxkC9kxKnt6qrpZuOZoiA65hdkD8gojN136hPCE91a
081X/eQ6ze3jqGG/XtVFmyeRZCU6iSvqgSXomNzlzmKUdETrhVZmWSyrTqwVw+Xn9Z5mrnvIIeiu
E0kYQPV0Msdjm/e2At1PiMh2511pSfxcfOAIm7IagMxZKLxTPb6Ob7cCcwyr9vYg0IeEjuVAKnV/
TWUKc41bDkMt+UQl+xZHD9tmMCqS0M2Kvx3HIo4X5pQ5SPEGXvEhluC/IAJ00uoqhwpZdgnz7cPC
cf5/Prg+WBjbktHUBQrn/2QDj0VlGUbx4ap4pK+89SnnocpOCH1yB9S7krTb/luVmQLTzlRBo2Js
OE4wbmn6kyMCFI5MiSbk3nvOLhjklwaaTQh1h+jN/TcYX4ox5+Tl3R1Ifz7XAmbgv3HX9jWp4PF8
b40kPY2bd/27yoRkyuDVh74ZHsZc57q5pKiYPjp0eiL/rc5vXy+jUXqJlc0X+81nG9gma1AgYVtb
FuMq4QHYXffXeXcN76k6gaxHvVc+fbApkqWw1KGvBpgcz56Rh8oO2atLUOiKmfafm1dFVGgBWTqx
YbBARTsSwWlb/rIiOug76j8Le5k58C9QGJ01CQ8G1jLxKoHL4FeKVzhTs617Qq0nc8pU2EU84A5D
gwb3w74Hn21nspk3yI7M3clNrO7t9VOH1fhpZiI1kXXo8gc/ZqUoFSZE6Vm5KDR9C3rwRjkJkmAI
pEkpF26L5mwLLtIsCSv5KlOWeCIQJEm8GcQWgeijrlg04XmiacLqdxiyOk/trLPGKyfydnOck9dq
MYawdNk8n/z0BSYV2kjVYtReyKTHLNOMclnQB39AI97CuG7uKIA2U/xuB87UlWFdElRlnN2Kp4pM
I6tTLHcNPZyv6BumVCCB8UeHLNh6NptFrUXdW75S/6U3wiOamNfzOeUl+d2qbRnZkssGV0G+EI5Y
smxzWTdn3ibMOkOCFgFPQ2Lc9FzxJWJ2wbsEA0ycf4iEepQHIbSd1Uiw7vAKEEKL+HJV10XjdMA2
KkORAmiurwpMVen9Y1+hMlYwfdbG/s5pWF/SBei0FtBtRZAyAogjdj2/7g6YNaSybQJsOMik6BPn
x+6MbLr67YJYDmelcbeNKhDG9MW42F2Gf+zrQYvvAWXVS4MX8h1QMwTk4GanO6LrDvHkuTe98cLA
+/6EXeKKJQXAztYda7EdG+qG07dC0n9vHzFER3gY+rTuHsbSnkIa5O8SspkqpM28+8DDd5i4elPQ
KLtvkLtVBxBHn5wC/kW0/GpWAjY1mbblRfgIchOZWsRsABtbwyRDKOcz+Zpy2ekkzEx6TibQcMOa
Fou137l6WW1p5WD3tNardBR6K5GMirQkVLyCcNxAFTrdzi+Tast1ifUEK5uapQGBslDrO/pZGJwI
KmEfE1ToHnoldSJT44FZri+o0jPmpky5qidR9DVaBqa0SagfYsJhf7pq+GemD/NcK7i/3GIuPpo5
5zDP5b26ZFOWjgNZxNRohGI2oR3Y3I2bzAwipVAkqPO6uvu1BstzajhthHMnkllKlt2N8t8Nv3Ia
4XboHVfocgMQ1y02U13n76ao9yHRZJRjaoNGIUZYajVMH5Vf3+f+xCTwB0q5oMQLNuotlvt5nalY
2bn1Ht3vlJ4ritEJkgr9KLj1dzY4UYckYmg5K1qqCobTzHktBt59h/upX7XodDO2CLa/Pi3XII7r
OE+iJ9xxj3HXGtDTZAoNNss9lD2ytDFAdf8qepc7rSyyYh7s0SBO5S487bXDNPMjH+xt9HPXsn6E
e/TNBwQtL2dioc+ad4DV62ZyP80umdQfsQb0fqJg73gu2DrUGxh3B/ynVM7vnJ2LCCn3EJgXIR5R
34QKJoHLVyGGPFcvNcaEqLsd4onuylwaeSVYq1uezSNKKeccHEFJ3oGvfVcPJMo7mXlqx/3cBQu6
DgNOUUzShSBjubLyCwm9id0C0n+VrNyK3eDLhNiXj/M1Jan72FnOIczLDlILA2HHaNMg1djfdpje
xOSWhX+QTW/Cr8o50sI9BGUCLJ7JpAiQaF+DssI2IzfNeA2esYbff1muFt59kHGKIsFjLpPugKz3
01wqcRKsbWVWpg2KJTXdu4unTDXCVouUkkpkhGfw4X26p6aX8ldLFK5pTQRtK7TjAnmdSr4830RS
HIYqX+gvRJWzORCYmNxA5WfhcAQHSiTrqmu7xuXwHmfuUlK6rE6FDtpy8NUxtyrsMpk3K6uLzZWB
iTJJYs/MFA2plP3ckv09wfQk3+5nK7IzPNLbq/ohwuj/RrIkgUQ467Q6rYFRcgtSUctcB/8wbIzf
zj5waxsEyL2I4ItluF6UfjA7b2PkydzAqE1vBbq8XdmPI1zWnNhFg9T+/R91xMkAeswJakW196un
ZpWwBoKRXQMhnsptTZokt2hvy6I5RdmT1zhS9UImJgQNimSyPI4rMXmnmykv1g3T+LfJvwONyErY
3AvHlzEhotYf9Jk7qI49NRg9bJC9aQ5w7zmWQNyFnE79047h+jaew0Gg5UlrrC1knSm5cD0hLYs+
sD+V0/+E//v/aQoo+p/AC2FgW3d8dKrwSVxlZtmQ4CnCGgMC/P0y21Q46GJB05ldZuC9UPnQBwqf
V2Ag1NfnRb2eRyqkVAR4kw4TGYyZI+KyXgm47200kQsR+G0N7jBmdpo+cJSrWRiD30qpbe1B1A3p
/fBf7ihZlcRAeHPdBvc6Vd2tEw0Ss5/7dYpeZ80nF6ZBs6Z8s+TfTvuCM+Ysv/xECOMBn65aGlq7
LaceIeLgroSuumDybOoZL6r+vQhoD6Q6NQd0/t6Pc+vSQ+J+zO8q8wPmGX5HiA4MLIpMPAce5ChK
Yu24tgaCvxUNaypfwY/jXnjxHrxRW/V1tjptQiLA/qDiB1qpucmtjJI6XyyUk6mutO+mePkFbmHy
LGykToDNs0du2hNp8NdpqBfCYEFE1vC2kTe7uYslGIoW+plJC78QvAViYjxTr36ia3P4sq0uy6KS
L5i1vH73oos1jI7RF2SvxkjRCvCxvo3DNxMrAzXRAFBTm0l77xkLZsX0g3OTxkW7IRJv97FUrO7e
enduvcZu0Rc7ZIp+7P/Siql9X4zhsCQxovbYQsQ/EiGg5txJreA78O0WeekkKI+f3/yjQn7wgDoq
EwQjTmoL7KF+qd6F34C9zv/JJdSYMctdP/p7AGBCJAtNV6uCtHu+JbUJ80mkB+Qeuxg/VorndlmS
NfosisPWmzFR5cVq0r2/WKruOwllL4wDwGKMyw9YrLTMGW9ixKzNqLyCeBDeQm/nDNKeLNoqe2bj
XXKCefkro9cs2w16sV5mKyHBXuR7FZ8599BwaBA8wCfAIlOETFFD8xak3nEUz3OSooVKFeY2V8s+
dbGoPBGBxE+UWxzoYzYonQOI6VzOFg5VDWPePwughjg9lp4zMehkvb5nIxgHcIgOt9AWxjK6aDAk
dfWHIKjLAfQoatFdeItUH5G6n3w2T1HnDLU9ho8CQZgZJdQRWBjrA6wnGvzAvX0K2df2nI1b+DgF
y+1qwatNc0+G/1yXYRjgPehpMwXLGSk5nYUVAvdQ9/asVBgRLpUWnE+y/y7rMhxxSQDcTrkRybR0
BL+x8gi3nE+vjkGeWbdV23R44soHtVm6Cna+m3sC/jJS1VBGZU/NifNDTrK+EqWrUwScLVa0hdhX
5ydkqtracNt1WdGSo9pHJlmsgSvOGdJdCY0PDSXjiVmFySlclDetuMlwYChHu+X8qyQfbEJuxi0A
G9tkkbZGfffQThzTSJ1o8YGvLKT08XY/9pAExXc4+lp/2ES1/JiGPeRIpO43ARq63M66Y9ReZPQI
Tx5QNsaDpt/lG6NvpzAGZdGcHRscYSXZpossgJkXwZKHcqIMZYA5/Tbas0p7Ez5nxejLYsIgaq9s
+lNtCMDQVk3+ZOii8Jhg7yrPOiA1NjK2wBM0Pqct/9mJJoZ2np4egsnLv3vOPPXoLzFmKLNaQ5PX
CqXwL8f+GcDnIck5jQp6p9889wUKzj+nr1qgA8vK6wy1MqRXCpg+JYySCFlBgQzRt2P5dB2ABPGl
u8ecdGg8D+fzvAl88edPjiR2zuGfyWevBlRwWtATJlFx3DH2jTmEtkUwOrrHfX8J+6RaEOGCgkHH
5QnR5AuUnS0IfkHJzTNGrhmihfroJtDG6aUNDIiHka25fHTCNUKK7Ymo0qFuAqkpyZNp8Y4lHUKs
sNhLnrcC8U7luzFfZNeQ1WydWBLNyZkBweJDxdhTnLoipR734uvhTz3iGIUcay5VTemla7HdSxV4
1Ei++BUVmxK3FZbSc+AjCV8SlgLJQq6dKninTnDmCGwfQFhpn5qLASAAYAxSEMgRLuJPetlUibkA
d+cNzQIp73c3v1VE8eWtIFJgcI4yKz2GaVep4kA/jTJ9hQ1Lw8h/in/1ayJ4qXmDwqjqqMgDRUhc
xfcCBPHtjw8W5Emgjt3vRp/zCrEFr2+pi5ZUd6HpQDhznLTUotZI2w7WBRCHCRXzFyUX5XKIsgv1
Xq0DK2kcbwcVo7Tp/7bj3iIlv2B8mSCD9uHYLpQlAbs+IEcgy8pz9DRI1EXTTLuVZIqOFmLjcHC8
TDGyjJr/XQOD+/58+Ww0QOYtkKDq+hL5aXVC2i9ZvuJ9e57qpzPCMnoAIu0Qg00+ncn0X0rTElNC
2Thf5B6cHRpbC2J5YUO/Nz+QsHji+crIzPdhH82dT0GOhoQyFRe53zkpS3naDxRqNFrZSSso2GDC
sRJy+iNz5pVU2eM7cL7AXrLhMACyd09NwgbtLwRSp8t/aLZo4jnHHE+saF2ky5dyRI971sseNhgS
a9jkaAw+3To6v/qtJFFiEnJ7of7hNAr+OlHuROl43G0M3B75zWYadi6hYOKyZRzDYz1qcVSoxQ7t
AAQRksoR8J38icSzpzLISdHR57ZwpGdxw+KBLz26rZCCjF6FFxUvfGfQYpJEQbK/w3ci5uZUne1+
z31eLqVNnngemm7iFRWQUNjobQsHl2JLWjIfh2iqCYcruND4Ik4T+wG0Kz7XBQFsM3BW+oAK3nRi
pL+bbh9ipOKwLImojiiChVnYmQO34uBNnc8+JzAac6X3CtHHBgqdRvYosoT83+7vTYnh9/bLZLOx
eORnpg03bSi0hbPoHi3pkiON+J85qug9rcumC1sc8WfbwVE0LsMcGLz+l12N55CFuVLTtyetnJYo
J38ePGelBoI7MoSu0f9tkQUttTMooJVDAxu/F9lWcVktvNpBj7+07ZmZ5qJ/rEejHpX3dxwC8fJ2
oepkts+/nc8v/lxylBvV5pdLjURIKHeKm8uiuGvBLlcRNF9aqqZNxS/wnZz0MQcgZWcV25BNeyCZ
esv0wbSJ9abejXuQVqQkKQ/Wh1RCvkDuR3KuEAMT/yLQCmmvJscd1G8bt4sY+NEEGONrlK8mRz8O
u45meQP8y/O3AWBMslKMV+p1mTS2wdz1QfohHt/r6Yk8UUcHmp4cpPNru9khpdQemGFeHdEvfIKE
cI12iRTMV4J/40hA/xeAljZdves98lVCtfnfeYo06EJuQfbnT7bMu/3Pw/XiS3g1TnGA1pS3iGsy
NRuSpiKDk7qOKXrPHCSeAPX3xnV+DiBQ/+GO3TRV4klfcFUsz6zDX1QZH4LlWLSOEljLEr+xKAIF
Zo7bdb2HAHvaIOTHMbaVa1Wse+vCQ08hzZKJ/w7xQ7pSmAlwfNNF47e53j19ARFVtO/kU373636x
DOKrHALbIKs9R1NTF+wbXjXSoWYasIGH7tcySwiEG4PyyXUf4zFo6MWtiI/K8cV9ivYvGvnM17GG
x/43PHUEuxspFBng7CahgFVt5tLN1F3DArj7QonPbB19gtK6+wUPniSjsmQ0a1BQVw9WLqCvfQaG
M4GxntfkfNTg3ly51GpEUJ4lCspnkStiFOLc2E2pzUqL0KzYM7emYZomKyGjVgTLwCrFq+GHGxx/
AIIhQs17qb4pfQp5zQFGHs37uh2vsNo2z7k0cTVwZIvWbhiEy+kEHFR4j/KU55JVOT2AmsOW/RsP
vxULz/y6d/HTZRfDQjrOYsaB6KFIaSd/urdU4KIcOPQ4vlQMORxPz7bxUS7jM0OlHPV3ZFInTZIg
D35/Hk7ZfbWNmSdf3M8K2fD4u5GmfrXL6W5KdXG+HRJhKa9t5G62RnxV1C9YxvYLlnfjuLmQA8Z7
t97F8rO1Tk0gjjf6cOCBeFWnmJH712HDD5hP2hqrE5yWjI1/XJcuTPe1VUi+ZuTf3miz+ki5Pv8E
rOc9sNx0Tcn08HsozTbsDNkTVUWkIApcL9o2RpC6FX4TMBqGYaX5QK9YMA3bWXR8i6+yiGDT+a9h
l7lChuoIXY+n4NUdlDk2/6t6R/CS3ziCfNS9iyos5vwa9XkO0UHrydpW7iwAIXp3vd1SlRNpyVXq
yXd9PsLDOZ4qzu12IkLZm97Ro7uzL8Gny5xwtxhv5PANwKYy6aVWV8AQA1WlWsrKl9kNxloJwXc2
ZjrXbeW3nRxWkg2SI3h5XOgx5IFdFxfyv0MILnfF1rBykxPMvd0alCj3EJpFKrWop+8raLD6e2FK
FBnW3c6vD5auynz+uKsqiJrEPP8xuXyKlIntkIc6VW7ocfL9v3xcz43jgdvS6j7G9uQrXiTJTj46
XPsbqpqVEzv196w9N2XG4HBedprlNL/R8R6/h8JD2Ikzg1vfv82Swe4gVege9v17NinNG1Ei5frB
8+Wv/oUQD0pZsJ4bHNEJfAKvEffA4v84B1LfkFdx7BnxXgOp1waq8BYOhHRDA/AwoF0OQMEKzp7V
nvF90310UDHoTyYtqk1bRMzOPIfvgJ+xKDyEkNsJRymq/BUrvhqHknIKQwEjxec6VB5/hkCaHns/
7qWzK/O20NuSRRJq/kIApBz0LYCwMvImoZJ0XLPvoIMWJu5fJBnn6vC5JCv8B6O6uOiZ57S0jvw9
qnba/SIJ8UkcfCU3CA1SqFw9xZLgDv4JLoOHAEMUOW6xkNnUsfAl7RFN9HNsf0x61pqBl0gMkawQ
rbZ2o0YRLyPcqOR4vO2843ZxTllvMK4lxHStwJsKs8zD73pxHxu4+Q+GHgCMAWp0WXsKZr5X0NPI
lC2Dnyokt64ZmLPMNVNL+QuumL9VWpee2oS13d5i8XNWpquNseFXX6yg9dmeluNnFH742IiGdYc6
bINzDGvHW6LM6qgA7qYGUSuT6ezz+8bxysbtdm0b6t8mMoQgRFn8AL2nmTUqp+Ur0/C1P9w9/403
kQNgnHhm/jvt9eFxb/p7lSELzb6txlCjt+jBTYeVFRkzAb5FjIC1lBeqJAt+C6ooBRUsxM+wVHgF
KSIKpy8cGMcWeYIWxizm1Fb0bh+RZbSeWrzSM4FxhmkpI0o1rCHd/R5JstkXT1z6Eauc6Bz57pmG
vWS/xxma2jF5VbwG1411m9EF9NmmpWjf42x4UlfSS6hPP3SIlESUiQoQThbdJPGkBeDHZmRmD3/7
20YUDKvAMyAHsrAXDbZK1Yq6QVhaiS2LDlkjIVwGj2hcSspWcmc6PMddbqrd1qIWNqln0hIaRavu
8MBwh144PknLl17gZ7QwXkv79B4t4UL+SrxljE+1V6TWB2cehI6V8RgT93Vpsdl3r9lVqESqIv+W
aQ6js1Xv4CMcaYg1ywraOXe+xgmaYPY4I221yEG2HBdSLQGaA24Md7QRqQUO0hoy37wl9LZdNYKO
mraahJ3zgOCHui8dLa8WGQw2MaBvEM8oRkF2bdzvYOcRw6FBDePjLGiJTjDDs/ZX9gVHbT0mulwF
KAGtDarkVdXD87+Y+LCT9pl01E2gO+VyLNM9x0WF0ohJGBvhXKgGRYM2uJdxJMtZ0J2L83RubsLV
6A4HTR9uvPR0qSs/9GhlkAlGrE2Qj9zBDyvZLwP4f1ghgue3UO4dTDp0RUKPmTEkB7tEvkTCUF8j
5+cH2C86jrOmf67AYRzBy05wFMD7UpUCeHbIX0stEpEpFt726MCyF9QveW9dzwXpjm8Hga+qwNlS
7qp+3L2ABGwJBXm3qHj2sX+ijGH/2KWRmRxGndfDOJ3TAeqCEZRZHXoJLBCFFDR81b9ysxSno+W6
N9qk3NIB5/y1GIGgZ0vlkZCiw4GfWFLGg1C4ScMTi3hZPmc8ER/H0dvLIhVLVOlUksi85Z8h6VbO
bACsLacGlxW20KC/V//NEKDJz/48fcF1kji3pO7uSlMdBRTsC7ZDDCcfGCqAmzLBblzUNF5g8zYR
V8k8bJgQ37op1RJLADoKsXj2Cs2hELj+tGlIDdYnmDQKfkisPeODhLtN/meyFwdlZKVKZNxUcpji
UlpQKlfrrZ5UT5sSIiR8H2NaU0yWlfLpocHCb76B1zkFbFUoFOlpdFTcFDQDT8HsjJ9rI1XahUgo
QGIAO90SH4XgFVWaBxojgseIf7x5p/CIAWWI186+bRxLyPFbtp3LdovaaSMoKdov93P3UnayHZRW
278teDbNkP/T8svkVL0LHQzEfVOcHPkHB5zYAe/SiEchsvFHJPN7axmt/mYZh9Y6RDt3LoiIiIIS
NA84iFf4PrMEnSAeCdDBjslspLMHFc588AWfhfzCzK7734L7r537ENsK9GWeUU07gw5O0v/2+OQD
qWvPxmREQQusV2qPK9wkaEU2kXei4kzJTZfbs99QrxbT8XQBD00AUELaRy/+VTXMBLAKeyMIBhbM
daHiil5BkHBAxPsbIbmvYBYNtwwBI67F5FeAdPhaILde0euM1igG5eRukD+zK3KaaVg2d8r2bnxU
diCemilyGllqMaLKNlueGszzCqbAXE3Zk/9NTVjsy8gmhWSG0ufszAJrxKACkvbxA5I8J0RayFQw
WceDo9SDQFyM6N8SZnNv/gnHimOWL21XVJAViL14zidaY9sikYPbtu5hciTWV/2Xl+QZv+BQdj8/
yqQ+FE/trnnsptNft+H5ZJP6tDqTSARN74jpxTYmvVGs5Wx9Qro1EIWvFZ/6Kf7AHMjc0ouwPx/1
67vtI01m22LXG/WqiGFf6QDeQo9biuOD4ZQ7mc6K78x38LZAqKH4O5dUp/ad/+WGhFHNpURxuJMA
YldWsXx8zITJqHWgiYTctCAsnF3WRUutBaYtAVT2b5q86TBqbWzsOU/84GE8aaqGlPLj3OjA27Iu
w8EUCiFizyO2qN6vj/lNs722PVIQb+orOWwN4aDGQln079N4G9VI8yEItVHgwjHGRypZO7daXbPB
3ILdTnNbBFr6fh2vK6ddzhrs5nvQQ4o59x4A0hUxczU2ykMWJsjFwZfT2qXcUcOKKvcLKcQJ3YBc
in0WTGkjl0/cevsEgUGeksYQ2NTU6zEoAWjr2RnIR70VykhTGMHxmbClaGTxuzK2qgGozbxsZeMh
cqlxmfbZMhN9+euthi4t0GG7dsCjTqhELiEI1E1J+PeY4lDZW6I1ukzvgrVyNk+cd2BUpbptFXyg
YTD1xurRD39V8siYEHJQLshuyZRBQm4y3d+wQAAgwtXgUEtWNRnfOPr4vqD84n2aebrx/zJEG0S1
lHQ3fKYjCGjZwiwkl9lYVJazCEFXCt3kQK9Wk/Ld0RF1JmW+kxHyM8G8EfoQQsz/wbOAe/j4KSJJ
woRlO5zhhKB93BSkTityogsg+exkTCmQUYclR7j+W2eOV9YufVIp2iAe7IoR9hSE5Zdmh9oYoUqC
4TwYQLyZirlrpVKn0nnoQY8rmQHmQk2LN/bpjjO6TiNzFaT3kxm52zYHJu5yadlitEsmhvhhLxgh
dhONwJpx3muEzUJa2Niued8voUzD3T+ir7bbU0n5ewDwTF7/QzcmOKwG6eiZoRyAC9sTs5bMqLXV
u4oJNGdQRq2AEg5vM5nHG/+8gkIOy9QptzwPIrd8Xeqhl7P2wZcqYcC0tfEP4otbEAqhJoRLMHiA
VSsyNiTK5Ef/hv98ZzKtQ5oFVbBpRPLrw8xaX0kgwQ5PpgKB0CKiNs++97doJCAReNMghsM20l+7
Kmuudb8jsn3u7ijy8hgCI68viHZIMfaMPRxSB0elCzz7a0R0lXtNR1z2FAPGlZXcYXZigq+8daYq
wf7yG1b2ZhI2wlaot89sFOaKt9Wpv5pDEpYU1UIcO9xKo+msNZ0x+1t8DpqMJAOgqT518KPHNrKk
vn0EZvf7TuNRzLxXI7w3j9LlScBFPNPF/RNhXx5QAN+BwTuuwSGAIyEQachTEXYQkPwzRY1yDFmo
5IbqH8W9gCc1CLHp9VYg01X4fLEZvOWtV80ov+4JAiwW0Gwy0ffsUf47jiwjzfkOUK5OtCReMWwO
2dJJzRQlBs+exI5lPpCdNceExq4/2SRn4c6npyH8HqrUumZfKOcoLa59LMDz8iVRmBqQRO+szSDg
VS7MQWABpKY4okoH5ywDFoKxSJmk1J3jCUThKzn8e7REafF4doC/4HG1hvsR34lY80IFIp4VV/vh
xNWSi8qSWEkqReKCoPOMKzudvg/Z4hV9ksi/GCTaG5NGtJIg1FDc7I7ABelfQlTzuz1TegvAjq46
oUNb7j3zrKxI5RbPebSSiJFuiul7jVjHV8xynpXCuNLGDIi16R8MfqPpKme/7C8haj3ERF/a1KpV
v8xTlOcHdiGGQa77KfPO5vTUwZcWzaIk12MHbl8AR0iNMmJY1dzuOZIZZQkMuKmSPYfs8cqKQy14
no/Ta8IPP0v6aCGudaaIgRzGhRCdy3ZjU1zhfrB5mgnTc35Ilbk9Klcks31G1GGyXqKN8XHelIIZ
3PS7JMwzSZeSRWqApbjmbz6GD2sDWj6sSwRkqj++3AY3hOlVLpe9hmIKegcjyBRC7/t/ZWvPjfPK
yl8pYKNSfLW4mDOMUr/53EyWwDqxcfkj0m4tjZxnoGERCryuOKXh4MbUln9ItslSsUzv4WVZvbf5
3xgt2Bl5hXrXR1uP0sa1Simd4HiCBOAo0y5djGE3h7aVkAFBfhCY0EPPklzk3v5VDBLI4DXUmd8n
p6neetE6/oUGpK4ApDRNVnin+WoyVbLdYdfijmokfoK4arfd3gfpq95ToEL4ckXJi/89ABxyYbkC
87ng9txH8tZBO0RyzTjjm3WZlb9Du401QO6/kET/W4tLfDvmPWMq0EdZDiDAC1l9lOsFR6FesOax
u0Azt045SF1e2i8OsTh+yA28MfIKZ6xkfe3QPWa9PF4OVhc1mk3QVvGUAJSeek6mmHH8PvI3ndbs
jJUiIf+ZmMZcvuSdH2z3a2Ls49SuXtxYkIivDc3dEGQMP4XSCXBwpksFj0Lv4o6QO4z9s7BBjvmf
4r+zRafs1nnud2SO+KZaU9hPrOxJeMaLAwMw0MTEvaKy0+3RHdDDPOEVc0WDdSS+EfvkGmCueGN4
n6SfiEStjpgJz82rzRXwVzTbLIood/Iu4oohL6CJpB85bM88mTjdxb+wh0KwRCZXn4VUXwSA/+2T
u2EiCH99Lr93uXLOE+YhJf8MC9AZJAS04s9N2tfyFbAdSegF9hWZUtvgBn0zgyZEJ3Y9NIWJ2+Cb
6Z7VGXzL/CqsW1t7RiLBSWsFgNt8qwebyK05CU4EDlW9ibQUes3X4n+e/REdwN28wc0mLalNlcYK
R6rLnnLTfEbVKyhJPsam0xwKjlV2tgvVyVtPv58LFLDBgmsiI0B4PCTwkSz27T4tifErwpQSkb/8
q3pL9NcEE7QH0kCn6XvUY9K3A39r3ubznNAGzc/+qGUqlajQOpMIDRfsu7CJeavinPuvqidlIeo8
5Fe1zh5b+iCxyZZWQ/aNeYPkk52Jyplt/HD9XBqkmnZ87pXgI9PciGOkxq7VWdzBX+HHRnE/glz8
RHAQULcWKRHUHL4xxqZfTFF/gikzJZiyo8ce494cWySaCckZwVPVOMGCUcxZw8CvkP3zsitloOyC
24euZrAeAIa/nkxfQFlbkYrrohrLT6yezMX53pLmtc90XG+++PyG9aoGY6PjPjsiTx3qgInJmb6G
adsm5c0XF8bB59ke2FnQx2DMFwIYCQs6dOKHRM01N2dEbBj3kT28byhoeD/U6N0eDPQPwC3Af9DG
m+0pcsD0linb46sSXJgKuC/7mi30kpMqk1EB5O4Tnc8Gyusrd7SpxUAO7ZghUiBClk7b+bDHy93z
Z7IY3xvqs2WQt7DBniRquxlwPSsk4YR5orf4Se8D2+4bjy4VhnH01TcOHxzhiSvIEU6hj4YgGajb
25Z+JAci9OvQLdUBBmKLfQ8Wb3JrRbGO5FtLQ8q5C+XFVSddCrzQV6MBkVnWuRKYSZTDBGIVdVjA
B5KheIZwf3hBY8iWPqOcBPTkX9Ior8usk5qvgXifAeYgEnPgayElFsGAgiMc9Gprfq7wAKuWdU9L
qnwKSIxQwWw6WE9CJvGcoGJA4NybQEHuZfhkm914LrOScVQEiAXmv5i/G2wIePKH09YYrHic03mR
2fNlvR+cPTbsNcFwTGJL9KHIw/DEyIhIWo/AeftrziBP+jVabCwnmE3ciqJd4MrQFaT30ha/Jxqg
Qlwy+BTPvuyvHK510zl8MFsHsLy2TOU7JiUWWSvU0FqTMwKi9UN5LYg6/ssQi/tt7kqM3JIWA+AI
BYATTErrhmjQNTJQEAvqiJngxTPSq/1GNAeXr2DPnXISyoFF0yk1apFgUj0Aag4hbpMsO3jMUTTy
Y3ZXsyHgzYP5LCuDBDi5z2jFos7OjJFb20XjxELSmX9vfRdXCq9sYU1QnTboT6h8YBfR3HB1Hbwc
075yOFKBbA7yCJBAPyZQKYDyped+gQ68Gr04D1/jLgkV9a0zUo3tamb6uZeBbe+BzaFT7KiNro4w
4US496w6D7zbss3wbw6qMmWI9TgKXTFaL9+c1R4BsdE1AT3r07wzQVv90+gf1BarvwoP2wMjwxch
nq5YoGdRg6p+kfgqHaBRBqIDyMO1G5IE13wc8VFuLl0+2myrh+j3i4K5S7cM9VkNLdGSU+QsvypE
Qcp8J3N826bYNnuVBUk5MVU92Vn+e5J4CIamYWpZiYS3mXNZop6ALnXmu//xD80OXYY2Jki3tV7k
c7Zw7szF2i5QW/Y1cmIsn2w2r1EIQGyBB5jiZ/O4j/DtxarDxj2R0baUc/XJMjGHwCnZ/G8wYAC+
jw79igvZZM6zD0wZN9ZnM2XCBgcx8MkC23ad4UzhZV8XiceON72q6SqjRgzNYS6WdNLgGwj2sYk7
aTzxKXKZgTnMSirPVtkOv4kWGXCzZ3A1Bz7K7+kpWgnWlbdZ4zCQdIsh099vKd9xSG6Il13TsusK
YX7luhI9TnXwUI+KU43EIy9MKVidKXIMbVjcIIsyY6K24gfDWPJ8kLD60CMDwBXlsQkXg2n4DW9J
3U4NxLPw/dYDELF4p04mKQ0JOiDS0kTD5oMwTAhbxlMYyA+osXOCGw68gafHWreNQq2oCYs1YGAn
wCZc29MWch+Gl4jSpYwsHsyQumXtsGZ09o14gWJ6dkNm5S+pErWtTO+7hHnqLzraMY+pC72uhbMa
e0EQDKj9TgBUNRmgV81TftS7VyiMHhjrY5SH5Ni55hPP+Jblw9w7jy5FYpNkLvwSzvvurzrF2Iii
qWy9IWG27Ob2/M8S2kfdZljjjRyG9UKtJUQPj+DuO9MyOiq1BR3+IvvXaNAZahM4Y+TQke/0hCzv
TH+l7U8+NrojWr0cvkQPlFK3TaQCi1VFVn6MCivKTMgOkuBgdibc8aGFVkNy5nEzll+hIvTUM3hc
OhURO7VJ+iR6+3rUi8g8gwKuZ/o0Cje4opvwIRzNhvW8Qy6P8TLcgrgr/Cc42fTI0xCbsXXJbEht
zBPID7ghZDdgljZ1ic64hwdXR0bKZ9QelA15E/bvFbCj5Wywd0fchHvefkDUsGFMbIo/FOfRwZb6
1CPl558bq1qwtbkTyztR+oGkFV7KqyX/HM6dZM4b73kB66tnVnqXjnZ31FNdPmqyAK+IiEuW2oYU
dgAHpcFqolkY+thFva0d05JaZ6JcVXFlABgb62z/oqjD3eiFl9kvF1tLPSmb8OZOWbcsxdRWD6+v
RGPuuBLetuFl+E9fjAC9HE17Qate7xEG0zuitoyXU6kp9QOOcfJ8p8LkMvZGl6UDl4q8y8SNxQ7C
cbaQXhVRaOvLCyr+NgItFCofqdZEUYx6qpqTrSG5CZHEgoRaitQi9TO97RMxOWHH11CI8+bAEoqW
BUv5DKHe6mZO5XESG+UtaGDxVA9cZ5CKInayNcWOtNvNlzhLW37lL+Nkhmx9LMeNQ/exJd34dbPR
xMd6YEElGoY5ISPqHqMUHzuEWKsaxfhPDKlX6ltF8cjWZFxFx8O7DtF7BVikoz5QdLqLpQqWDd+D
h1c6UCCM7Q+t2dl9itrvhG1xjRIKSMh5WfRxNQKYzXt0RMa2zOQrDs47stNugLxgK1q2+J8XX+d8
j34snu9Ku7DzSivV6VQgNJDMZ9ODqXDPAOCQRVa6EVXh84EG2qXbvvJVLvbBEHxDHNJh8RSTc94s
XaI912R9EuNRX5LDat8klOV7hqJ6jGAtF0W++WP2bg2sM6IpbnI/lXF6DJ+ipgjQh5xp+bQkMIYZ
5SKmWaxOIpWisM2iCCw/IFTdsu18iAq4yD1T2c/Oeb9ZHMw2uzd17XIJgTv9UMoYrg2uvVAUo5hX
OTpS6gQfZWpeDtl+RcGnYrqFfEmZFLlUOEmCh1CyvY0YGNYyYjvUOjpQNLMia0qZZjjl8CBCmE/b
S+9yW9tgBhnTWLjs1LEM84RgLatRk19pejvgAV+/73CZmX6zg/+Klcpk3ImbTTgE2sIDMfDPC8Km
/LVv9y9ktqyWeARbV/VcO0BhL/74td3Y1cTwuZ7VItVANTMoZk0eKTVPQ4AQws6bXRXdRPeuXECV
sIPRchu53CdRuPO37EKhlWFyMqaIaoC3QH/pFmbaZqkh/LpJuXmssci3KququsDXWQx1mt/eCSi7
gu+pGP07hV6RhfcPkWzHNAxcnfIJabcnGoLZSFfiuZXQBqQGaJWTrIhwnDBI51lPqw8z6a+3BmVp
OBA6UiomHD6NlOia77/R0YkvBeIwuA7AWINswusZweNBJFSEnjwTHhsRqzhhKXcIGhttI8PWCYIF
ofC2xA5q+ik7GDXxOvUWgcXKiieYN0zS260PhkcLFX7am0QjZjpTu+gm0bxjcmhtW9lzZg6/1i+1
Iis4sfEz+lcDRzn9YjwH6IJYGFkppxhCbpJB3ORODBEvEVUWJ4vZHr37bRAK971Rk2WGjZNYmkdP
A5kBFYbUMpxVGQd3yCjFvYaM2aZY6ySfhQ6VrAmWEg+QIfeiwZtNCB5caMqnyCHJVv+Bm8UQXJRb
SSzz3nDddt70ETknTcDT6LpiFyUbX1hmUfBRLB6frkge8X+WqpL+ILGSJ5rTAr53E9c6vjWFr1rj
iI066huN2TnJEAXCx1dAuHOCZ0wUC7sjEjuykSh6452pzG1OkaApvIS2VtD6I3XKC6xxq8xsAEFS
uF2BWHUXNA+JHidiX9702kCrsMExQ2ZB3gnG1YODFQxFoIb3Npwt2db1cwgHVx44aC+bzKaNQ/wX
ygbqn3xEhn/CpBC86OHFtZhwNLD2miNlMxkDi3vVQCY2StFmXaGjK8+JghAsYLNn9P1CKNgQSpI/
ZIiwC7kYWo5+7LFUmXDCB/VvJ3kAF4/Fj4pl5oQe1KeISBwpxPBTt6hthyCoHN0OvIqY1wGELbdK
BcvJXePNqResXTv5/VAyYTW6n+dtPNKw3V+aF9buwQeHQpXOfIJpDGvOpvP/p6CdPVSSFMkIxhjS
u7QLPLUZ4KHWt/ymLZ+HSYv5zOnQ3+KJ3LpVncXpch2Pm+wsGp5VdTCIp0X9PVnflwEm9uRcFOTG
71cb3Wij2sX8RIiovotfHtCDORrDaNFuXlyGAfSlargZd8k38DMPQ6nAYx/AjDXmSkWYerMSfXOe
BgswdKlingtgOkEln4e56IUFD/QG2xz9v2Xlb0YRfMmmcg0LWJL0V8EnP34/R8yChbislin1/Npt
h7RKYvgtadnWIBy4qhwe4WuNU3hRvzCH+Snc7mmNimexK6B4DieImRoYXCt3jRqf3HdwlqsCqy/1
eaVMTVkOaxMfJU/4x1N9xwlVOxQ3Lt4CJ0b/QZtPMK2ALjxzt5l4fKtN829MfF036qVpS8uQLoLN
h9XksV2F58yaP+EnW5CjqsM6YIIErc2a/II1EKeTZjEwFr/budSlenVfMR/deELNcJKPhvYG9TYR
Qgz2MB9oU1hV0PWaLQ98ilSBuKNzy/iMD36nqwllX2ATjf/gQXhNEzjyaN8DkLlovrMAZREq7B0r
+aNwXDMbMQQiD+zczG2UG/0Rcv/5QLiCdHzfSn0B7pCT5WbkT4mQV54sjC8sBRNWj4fXsjwLsHjL
P3BPEXK8yZurLVKkRrKbZUzVbCuFm8g5EkeKKV/6hcsr7sh0Eri5lcu45xuvWwbs30bq9OEZiGOC
RZQt8qL26SPgM2Qphzaw+9pNo9BcEn36r805fdoXs4jMTKmj1JQB45ruW61hUjkw5IFbW8MAMh+T
BMhe1J51e9bvgfST8e1epM8FNSqidEpbxTgCwmX2d/02b+rJTzjIqKIEDOBGELFadSsZxTHPLrHh
REEHrMzWJHW9KjkA04kvXgMJt++FeajYJNycaj/j0QGDpAkD8yCidEbmRdydkpjhZ44zRhmU86NC
8MslHPEKSDJxRJE7YTQtFB/esp+WHgiLZC9nMJIHwFJNNzIhhRxf63lmxLeg++wuxfh84AMQg0O9
940gRDGE07vKUqBJE3178wGVO6RAGx3jTHwOitp6KwXbvtF8nuYUN22187pkmTlKfteCQ820/+os
0hQDLkSJSKAOtGcGh1Ay+BzbEQi09KwtXsDttu1hRJ+RXg2cksnmiyBDEuI1pNpCIPSbdtOgyXd9
Du0jopf0lGRMGLKnV+c8+nyr35q36Se4JoOrV73V/aL0SobbxNKyQCTZcG18YFqe9CAKvl6PR/3n
i4AG95UVjYFRUEeCZb7sjgcayZBP/CWWtj8dFUzli8WBFXei08DvER3VtE974/k22veuLMATQOiR
v5m01xqwX3E2m7WX2EX4rT2dS7n4KqhO5BxAxtE+g/YS68fcXl3GVNT7sn8/c1wlMTrUICePtCvS
KJGpEflO6rOvnKhM3zFco535DYPlToTlY5wFSausTfzrqqEHG0udtXwZOZQz54AT4eOfWjS9+I6p
VVe9L4NW9VB+i5OFeCbeT+0M7RHN+7Pv5Y7PO72xV3IXFNCSUHVUPyyBwhfvalYO66YemCMvAc+1
NjkimPZAn3hNQfI9VK+lOpCCeoTuMib33OegaTdpsYk9lCWrz/daC6VDpfPusxZTCdgUgaKcByjn
HZ6sYSyEgmFp7RNj8Lpt2I0V4EiuXt15VU3pSy5Uj8P0xp/+lA7jaRSKfnrgoyC5l1QaoCkTeMlN
GFfX14jxghSjd1wIHC4a0GNIX4l8NJpyOLQZ1xEU+Pi/gAUbWn8gF72OgOx1MRgC3CxAvMUZ3pdj
ecoLj0O7JHKopGJJPzPDc+GxKSbPOQvpOIp6cbxMVzRPvNw1vTLiBw2MmF25eJ/EYfzEKx85WHrm
1PPq6WSaSTthmtYboCPxLuD1gmOC98NDTAN5WIVjqi4JxldW93o0KXNoYUIdkFqOdANGJX699FbS
akuIITejNpgPzMDNG40wnnuVqcjRxIaJ47AmNc/4BWNkhvIXn3bRmzci1R8dJXqhmzbrfraLhAgy
3YewpOoQC3zb0oZKZaHwvZAWcnkGLeRZibaLT0Xi2Z2LVj1buX4pjvbtgvI2gA886s9DH/1Lkgdj
Bqont2D2V8ZF7MNQwXpy5YzT67z4e3ftiURusEQWhrfnzJ6MlNJRCsx/SoVrb3c9Qdg+ZQDG/SlT
SBGtsNq+8uDfnrSJ5jDdNKfeIPgXkSEwCuUBYCgsxb7qCbe/T0KSbIr3mfuSJqnW4c87jSD3fpwv
FEXFc6uCnngnrgZEClYtN+5eIiDlH4bk+HhjGZ/3lWox5S1WiP3TAoUDHhTJuDJjSPitG3KiyrTn
43Ux+ebSz/+hDJcA6jg2AmAfPcbi8zbaxZBZmFyujBWzhzGwWwTQ5V58O8WxQOZY0NSKp8Gdjx9b
GEEnb4Vhu+0/IJ8QqEAfe4dDgmYYRYscIcNGcMiEFioRVgrqlnB6bvGufgmpCQL4Z3tCCbmlM2HI
WNIn2MKI7vLXPqCaRLgQBon7JOAC9umfreStv01E5DopLUcjY3IQ2FmfwePzkS/58Nwa6kAxMzYp
5wmGP4CHK24LAOwpVRszia0dxrMiC4XO8E1LW8aaIEpqcZQ6oWi4yrfzTUMjGNLsyTpcLU9TB9Uh
6M6GQ9TAwHVUnkh1BjuexRjLQYOrimm4hfialm8fe9dsm6xVIoFkY1BRKCFoccIJezPvLb2yfraK
OsASb3fZ7I3bpWPGUcMuWITjhrkoy+p0+1wPIAVb2xQMybM32Uo27oWSAg7CFETgv4Yvo+38TAvA
PUlE52LgPLnjVwcTMeuR9xIrUnuEqMiZIWSXUb4U7VW0BcUd6lEOBXgaol+4LxCvaPBpNKkIBzAd
OAgINk8oGRnGPCTiFPyJruiMrnsek2gElqBwQ0rbKClMPKdKocwElP50VPkRSOG5vyIeJALX63Np
5PxbM8yIOU1T15dOQZ5W1whOuZNGNyE+ztYdArpBTSNZ5nUAEELpmRW/rXsdgFLXRaL9xNnpO/Qo
0WL1/VdlC34bDjUDB4lJvBCCQV1IgP73S+pyD2uwAYmOISqSwsdbrDNpaR4DdiyQyxAGjC+bkzhA
MWbzNPfmDpiSGlUC4xgeTDVvwavPW5mruTaL7M669OBOGI7t+iEQGwVibO25mF9jgxR4q2rAwIsM
lfUVwnSWRH5V2DLrC9JGnNWE4gQX3WOByjNYdHrTUBGsfS+u9/N+yMnPMU38Fa4ajBHBaUPx+UDu
RCzaRl535c1t+t28EchE36CfFn1gFYPNRwmb9XR5tU5OLcfqwvYA43NsXtzVRyhaFbBlBteYj4KG
M6ZsY4vatxL+hGcn8eHp7bBqetYqL3bsx7SKXC71+KuUnQ9ubmbrSlw6pcnLJ4PXr+eSL0ilITyQ
e4hRVB5YDQ0noTeuzabWxwqhoZ4D5zukg2LTU/J/ovDa3GDLua76wEj7Ia8SBqXA8EIne5zlUZyQ
gWMhS3+HdhyU90/fAwp+OfggokH4PFARX+SgeKe98+ubPWdbBLYJ7onIEJT00N2P4OAyajtywpJp
15H2H2eY6HxlwKobp82hP/iJON+GwXPJUZ/WZB4BAvCLN5muHRjzHpRhR6EjyvcrOoYVZbYeAID/
MPbmrqzxghPi5mqYdgrN1NE+7eIFpNN7bDvxw+iMyAPd4eZsmrmmmko9fCsB/k+RdA+wXi1spT5J
lE9LrXYK5ik+O6FdHZXRwmO/9dIzeYjM97vkoxCS/Uj3+rCK1H/reOYIF0yzhD3Z6GDSVvRGMhiu
jlE0b/Djph0oby+KNXHrjv+Tv+oEDuRq7A30+L+VOrJFBNfD8fE+8PsTbBZVmtT0okxGaQVPFFp6
lpK0JiAfoxwkC6pxlM91Dn4JV/1S8vh2IzIG0v23sXYS/z+2egaZfEYqu99bhk1fNc23pdkkuFiZ
1qAJNT6kmyMSjzyoArnmPhKuLqpGlz4BgBnEx0vn9A/jvxjaMYGJXaWJ7uQQLgqPpkDriJGS3SSh
noSC4r3mlgqVNUgYq1tthNZXe6D7GbLSLd3L1+RpQ3SsUM8VFp56SPOkn8kzVPjWIw14IqFG8Dpu
10Z8AykDFe3hTP8H4FxiXMSlfFSH2fOpQRJEHdFU1OqUmZdMcskWXYj03fk2b48QRFRlWgU5hJWK
o54FTwjWNaKQvovcLaZeN5PZJsf4h9fJmtTxRd7gvskdoYC2KBMvVrG27gYAQm0zJGNcqK2S5Dxk
r0xhSnStvPWNgXzX4DaXOa6woDKmfM1gQ+4YIVFOlaxB8EMBq/7HX1rOz1xSBxRP5vEuY2BHqAPh
o+2wq9DYWJGmKkaKbpCZ/NKIZeBC9RMMisWziwa58hXWlUKTDX6u3VqZZjYIZZA9djL6NcoVrcC5
DJkDCoKO93gj0U5vdlITQak7njlxQNpJ/d5MQJtHTPYEZu3f2f/WSvZ0gb92dJffsrpKVhx+Zoi2
2Jp8Fw2r5BXnyyb4dpva0tfBBU1yFf+YE3ns2MsGm6bRIPqfYVrIB+8x4RXxeBPymGOgP5Mk/IcZ
YpI6oaqJRSgPBNT4HZ9O4NsCI9D5uxykMfq6Jp8cMDXWN0gQI27V1KWr0FgeAhnNG2Ndjd/2B4aq
tk6DnxYBnqY2MnEk4SmD6AlUZKZNz2eK+ffibyQ7uym3HlzVSO0HCC8Gybbw0QsdnGLK89H5OZl/
q2qZkKsa6a7GlPEvlfPicqeMQukJHEl4s+YhIowh20ErZCN6XSBEtvq9/0hQNNxDsDe27DDg2JzZ
Yz/Mjbfd84kmlR9OZcAziZJbb7f4cf3ERMD+AHJRAWj2j2hCeauX5mEma0kiQaq08z+mUyntCIy7
SZfjEztvn/Qb1KTAuL3XYiNEjZWLJ8ybU6PeysNDhbPsldBrmsk7ZlxM7WoTRPOc04CXyEgvJ9fE
itXoVtsihveUrs/jV3v18LrJvbVM+p49/dxwYb9m/40yWnZIMm3KLWGAUKonpY03DpdRB2JQMIKS
m45JBz7IsYjdidMHMnc71PQzvIMjp5Q5gY0Cd0cHyK12JSy31zD6zaJTVNSv201GFn9V5qFWrGRT
aFfyTq39uTPP7DYNfcuZw5yrTtefKIKcHnkS6V7nVp+nKw975+sM6YP5iXwEEFPR691D5kRtWdZ1
DhVvXJfK6PAo+riJLBLeEiGsWry5sJomuNL3rABpeGMNYUSKbGU7wvaVLEoZecnKn+HkDqML2FMP
QdeTqBVYDq1l8XPEDpI6hUoOkj9LsPQCn0NI85d0+y7jZi9rWK++GJ6eSQ3NHdoaS4knEjtXEbDA
5+7Mxy26rmdOl1zfWygotTND+Cn960T9sBTbXWcYh4oATp7x0GCwn11KQ3f4LrmhwgUDAlCLrq/U
A02oXFy3p6SMt39ZFwTYG+vpywwNypWloGr08Tovlhve/cSA8tq9IVow1HkvzkgU8jxt6yMuPDQ3
xCZNdLdUpM8nVcu831AXvtyCi8/+X72/3e60rnOSNukzV9/U0bNuIoQTkkDltBSlwt5rfyMLPQO2
JUXLWxwJMoTgndIBweP9d9NQnjyTs56Z5GolmCPbAHCOhqZUr0tpZ12FFW4sSBGoUXxfzXXs/Utr
LMuqoLn3TJgTySlGEG93GuTWfRZ4pv2y1HSIztuWlMfzyay4QcsJW9AZZPRkcTKXpGRtOJ+MJ1E1
t4Z/w4ZfJVZjsTEUFPrt3d7JqBLyaLTYORPeI4nGnqddMHnP86/+rIOPf9nRGwMw1VGrkTzxdr2M
sKcw4OwXT2khvEKC8ewuIC+5CWAwGXG20IUkXud0w8gKVVSvI36PC5NHSq//uxnkF9wHYsyo8VIr
sADZPGPNFPOKOcIR8nVQYq+BWHwrcENcxJVyWA3aDW7gsDv8q+LQUjsn8ymgjRJQy49I4brDDgAm
sCNa9Zt9W2+Qde+4eXGMablRd3XkEDcavK3uL1PVKyPWSOIY1mDSD3M3fC55pXnwDWQiQqleEf06
2gm9UCLEvtnl9PXGDQ6d9o6himLoUiJyoQvw489wE26EPcpf0m4nU7ygHukeW7XF11CwBpGQaZaJ
WDBJuRCdOg5jIp5/Yj0sIAnfwvK8EZPc+jc+xhvX+OUMaSYB4xz3Y15BzutkeC77CbI4nl3nOuVV
NM2CwtSoKldvEg1LOf8ud1IaDejlMPhC9Q9RI++w2p8SwRJ8k8GSx9z1dpZKrxClVzox6zOv+abS
7QBlnnIvLonGR5NiWBJtLZPkhY6PAGqIVNdn8m6gs/kBl4Ms83Agot1b3onsy6gaITWTCeWmP+yc
NWFVbnvu7JoeHFW+B0/gwCiFcytjambqqfs0tgZ4ZWNzMdLP/D9C0GLcW7GqG0W3g5Vl4SbeK32/
EMg7iyvwfdNUGCLGKgiSNi3T5w75J3U+uZnZPUhSh3mVYQ99tUJeOX9rgGdmQYwBbYCOORBtswWA
PPQAZEDMX9QfmnzRNlwGM9GD2W3TUwk/9hTLHK5lHKAXXahb9QZQj2B/LTuKvnusaPE4RTmBdVVt
BwIJL4WbNbJxl44a/6nj2iMywhQIS0WjoAOBtKdDuNrRqcThk6YE13+0+KH9xmrHwfoQ6DJNPQy+
JOxfHs10aK0kM5/aJFl/7ADYIKjtzAjDCiLZWujY3FeE26me8rXclHpROsjcsbt8RKayOJ8Vs6N2
auxjPIERS6K3lUkfHEg3/o8+MY7scEoCW6CsaJsIyl25fpaOj3juS4tCMSCXvGc5D2Q2BKiPRTER
14/iI3KnFBvDnpv33PsTNkl6YYYIoZHK5fbmiwzK1DIV4C21pXh/hPH7v26xv6XdpTjYzH8RnO1i
/QSf+Zf5Lf4KkY9d9H0ECbQnPB/78gQATDQmXsy5DRdFY9TduPNwAdeVUVgRc6u+fbXpZYr2Dfcv
T+X8XCnYC5BKX0G/T/XIFUjsJMhxry4ZfdePE5SmfiIpQGtQhYFVphAP+Y0+NyG1x8RdceKFIhbK
e7gy2WCSpjyR72lcBICQw9ZZvZc+Q2IZDNC3V1BTdwfaRWnQSN0/r8KdqYW2FPNgsHz53zXsxIJ2
qMLEhVCWYJldc3y1nrSMOBdlfeQqeJFPqWIr3cJrWzZkwHTgtpSabb3eoJN3stB9TGVWNB+nbc6i
nrhlrARNbP7xFHo1aEgm9PsMCzOHOGwMOqf8TeFSwGh3u8nsJWOGJLa0dJD7qISNuDC5aAPfYA4A
E66zeFQNSoULO/J78Dpz9euCwKYdIjc9HYb5ZBRbGQv4LN/pQmsg8H0+1GZp3MZS9x79ffbI3Pz5
F1A6tqMFnUO/riblfVOLeqg7iCPtfZR3NJxLONYdOfrE4hTdzrR+1365TlN2Iq5peGZMpciUzrNa
x0NR5GZaIThKSj8yslwNBo4OeITwnDqaamwQ3qmVZl+WqZHY/xDrQtBS9mV3nrr2h92Ft/B4wKVE
5YH0vVUov5hdPIDuP4DgDLYsDaBx8qmnsbfrYkFH/g3DbXWtZ7s3k2/tE8nEiQDEjGQvsgoEqj5V
GTmfhOOuEsh1h9CkIkPqqfzt8P7QVaSH2fU+GWwCNPml3jePWwTmdzTWYssSDDhL6Tn8jwaJj/NZ
WkFABMVA3BbKU6Q+zcsaxIiHpckthAZA0rk0oX2UmOESJADya5ipPey5SvoTh6kjF3bBfErMzKW4
DxKH8uI8j8Kq5AJ5whNjmQ5HmEHpNfZe9R5/LQNK37QzGkvfEuWe053GAlc8v1Dbm+UVEib8YckH
MFwqsNNp7tXasMOVRHNYuCzCkLSW6peYlXINwOzajrifVuVfO8zfbSsCvaGq9CJ+oFjivfBkutUj
/E4eekI1monNfEPLJO1FEpvQhYqfRvOtrkJAwCds9h9zPE6q7XnSKm1tsYGU4E8hDbq3SSgSMZq6
sKh11Vuw8vV06V4PR+Kl6Z8IoToyFBJeB2xRT7t89AeRpnsL9ptjl2zPsSgPCviCGPESZ0GTrJME
++JZoNcyPaHsRVqmYHbjrtyxh2PnEl088xfL6rPE9pJE6ZucE1srX0dtp14qV5UxxryjEExbM57O
pGxM5lqS2vFrh9piYiRVbARtXicNZGP2VdoxZGxxxqfpGJkVtcvHaTc21tbZzHgpuzEDm8FZSyPU
7at+q+ArsGlXZ85SxAKnGVMc8vUIF9nkgvZfJX7C3asIN5gSAoDbmUuPZnGDu62GTLbf16SiiLh+
7OAr4DjK+Z5jlPnjf2FPi46wOf1t7yrdbq55tNwu/RkNsuG/wW0U1b2bcl5Upb4QFa05d/XHlM4O
Wgpe66oPweHkPq/V3VkhrC9d3QLOEs0+NX8hy1kXwFcIPN4COEu4sQBLwpvNS1GVYqcXfbTRt3CZ
Nlxb6JMpTU9Z40nsxR9ccto9q9JlkODFT9BXs6iPm3+LI0CUav4vk6+KMCQvP2ZPwtcn8pncIzhE
1MSmI0AY+AfGCmoIlM206T1EmL4ULzGxEaYs09AUla3J94VO5R/W1RA8I0eDSUPfL4+tZKC9vcos
W+0R6dX3IjjAJfZLOqfOJjWUErQ4g59UjGPBpSxJAa0oAR5Rh97KRRvt2D4hHEcym75LaRHoeNxV
ItBl2ycA5RroUUoZYqA2TYfhPmxkBZ6tluPx/JLSvAF14WC3aGnfWcGanx8SpV6IRddaVGLQqJcE
IrcH1dpe/069x67ex0RDeGbPPsFa5/fd5smAwZzkfPnXb0QhV0a08tbA7wIU8l1R9q2J698CTMjG
VvlpiYgI+i7j9LOrS1nY9SZdtaNQgFak0RlVzoW6g67CmUJL0FoKB4JvDv4AwwXVWQoWIhIPzMRf
oIdKx0k6oNkVnLw5/F4beTQMInGDAzlJLvFp5RQOzynlp7OmUjHEQ6ECJhWt7VxBpwHLJgxhz/tB
ByRRNt48GTVBNuqaQ/Pn6uZpxPxochrxidXQI6Rc5uGWCyW2I7n4etjPCA1ph0NfT3Po261XeMr2
/wkEqY/LdbfxeeNcmyp6blq7tGsRwaBWhtShZalIpCn6+7NudR6V08cVa/Ez+dGs6VFSViizmfJU
wb+JiUmTHG/MKGef6kXLdXGq9A/5n91cUumseEIwsOYDewqSFcqMGSIDYduVkWfcMPy0NDt9Xy2t
fBd7tMVXXUVC8lhAXwNaSL55e+TKHhfCv8HKMqoLqR48IOtEeV4a0Js8N6DSYhL3+2dk70yAbyJ1
JMVkAUDqdOj27EEvBHPoS7DBqOcyNL5x0S3rekltZRbLQrAP3x0Cx/BAl+fxU7ToaoXO4kHScOQv
6aUX69OUCqEIRdl/5VL7rov6Qfo+gyMOp7NBrDtrH4cKiWtk0pNBiwLGNO4DeJXCVi67mEZcKtQ5
U4AK0fqhb2VYAjnQ/AwMdMwxRtEZaD6u5DNN5EKGlIuwQOYlwiQfVDrnZiUVVLhk+IkH5Et9vxwh
SdP1GDhsEf4UuQ3NlBrcmYbqMoZBSueM4NRqg3MbuC96iKhfz6hz6FaSSDO1aKprWbLT1X0Ca/Qy
iXTHifzM4/xa+obKBk0heCSLk5TRoXNptfMpKPg2GzAzgfpcAjIvj2OrGQw67HXbu5PeVHnplz56
7D7IrDju+zSUdXHRq/9ChrA0TxiFf9ng2LIgz9CX4ZojhYL56pU8bfGC+tuEYLqY5w3nDkGN2RO7
mOrS4L7/lfN8gg44RSU3L0mCWIFcHB3mtridyS8B+iqpQW1cyGzoIuWuewl22EhOfeSnLLl3Ox0J
zwKeB8D8HPKryXlU4BE9yzXecqJTi+l2+HPM7IXlSX8xierDPgeJEF8nCOeE0/LBiuHgYCxtpV7v
Kh3+uSnusdR5KBO4ocG0r+o5PmqB7N3HcaNAV2z/v2D+XztxbDW2X0d6xsDGT52uEMW7a4WbhApF
cky0tb35ZhbcLqu1+WQuvPwpwt9NCY4sZuajezIg4PQN4y4m0u9Q48+jem5QTAzjUc8aE2W9gnma
+GwyeoSW9qiv9MdrwcF8mLv/fXHY967ONLCAAHpNhiD+pVa+pdkPIG7JE+NVVF7Le9vayhy40rJT
/hOQwkLMZUMRqeVgjIuiodFx/CmpR4Jcs2Pv1HA1sqqRHFLmjdM4yaxPWD97GeeOKeeTNUq9QlSw
Cp+GySPCO5XfdvbIQjGSc6sf6nKU09Ow0asoj2XLVHrRuksudMVPpZBeVvwO2KZI5pZw9xrxVKbU
pZ1612zUx6UmlF3JTVck2kluibh3x32kMpJ5E6mada/wYQvDU6EYSvl6H9cah72hZuNKg1Vvrpko
UvxJVc2DXwbS2MRh8K/5Smdm7kvXzx88X3L3xMsqlT+diQupZ/PBn5iPDtUFg6rA82EdykSRVlVc
H/7ldycos+Rpl45qCkwrQa1k7g8aGv31oTs6Mydq4I0tZpHmWEwtAeVJb3yvdtU9zr1lYx3HJJrO
ewLFotDgtamJl/PxVykjyQPKYRggX4S/b9pjupAw3z4yYpQTR6B05kPNokuA/zdWA766hXtBgZsS
kAApB/CE1HSq5xBQ0WmubhnhQxzMNIulIkezvgEHQdIpxI5pGFoHVnZYwNLRWKjPBTCM6w/GE8KP
cUfGlH+q8ypKOxzRfy0NXClzz0Dxkv8bQF3NfymaNocyFqs+RxqJu02TzLwvHyUVtJnHJ0CADt8W
2CFz2DeSCzYOLpOWI1EbWE599i2Z4D1oCf1XZUjp8DrbZZUtWRrY4v4iv+vjagJC8v4zElP1tu27
g5Xwf+J6gi9qJl0fbBByAn0PLaUQ5aPHC0sBWeNF278SNpPEt3aH8/IE/Y36rUx4B69NK/MenRy2
JcLMOwTv9N2kKyW2pnWFc6zUj/iKE3T8wfcVwA9JnIY76PLO9BJBlY15h4W9sV43C11Xm2mDJWUt
gO1FFvHEJqEVME4v83mvmi8MBmlxqBWT1h2Q5gsFNld7pqK1bH5TF/3lob0/FfyUmTeLbLhuJPDw
hev5TfkPPA762OjRMjJaKzxJGh8YHe+XIgmvynN3NIUrRejQWCoYO+7JwTaq4mASJqA1cjuYEXPa
k7Mprphq0UXAuJ1RD69bM3zA+1QG5v0jzRDGTYcEL8qYB4wLYIFTKoXOUsu4X5RMXq0FxaTEyR6R
XWZXDlVRHCDSeea8Bkzgugbam5iKby0KllbPCnLMo32U1jF2y4nATtzHRkuwtz0mEZBb0aDUUgpa
PJQt8irLCSo8hSB95e4riLu0vvKORFMOlAtDljaBBq8MH8UvaqnUnRYqMTimAkmSCaCYOFnmShNZ
RsPFEW8ItDLpBw0S9jDINfKmc8WAhWyW2BiUBoPSzgo3hrJG7zQMnZSy+pravnPDBaG/dqvqrUN/
p/MimfucItOxzEMMPWmQgX6ToUt75u6cH+rh3zhwW5fuAJ0yPkQpo7I0CQZA2awhhBYXk4GM2+41
5DJFP7stg6w9c6ewnSVCsSTm3r3j49I6/G2NP7KLJnj2FyNkuAPgK3asOs1B4y7Fn1m70Zy8UEPV
S3v8HoptN4ZidaNJKVrAZCmeskKKWvWOIubB7/8qIJum8cTS7yw/HN9BzrYN4GiD3NuMyCukxRLg
c1CmGD26sJPDKSsHtoqXe8Zbis3Tku2lLpZXww8RkinT94RqTUEfVT1eWVDNfslCN/scCZgo2WVg
aZecgK7jdoXbhjMg/YloCJBwR8vWkMpyyLMb0gcjpA4RT+aaO3EWJ5pt30eQlagl9taLy66M9YQj
nbql2ZvasTMlS2d025VNQ8F7nwhK3iUD0KCAopS85lW8nlPCq/bp2uq/6yIfX0YAXF8yrYPvwm+/
4SbIUn0YZY7GXO/lOKvJuzPBi5uvOzLDrl55czCt5NQ335+N8L8PUM6ZuMQmCpyGZD6gQSn0Bdsr
2x173U7d/YWXKpMjEFdIklvmeXcS1oOQclAqI0IxCghHsiBT2INppQ6JncQpZ+Tz3GN+/KrFX9l8
M34B7FLHGuA3WKRcB3MeJf+5aWKxYRQxLezuU7zl5r0w0vN9J1bmo6VPMWl7B7pzu5TgP8n7Dsm1
vRlVcBdsqIsya/ppi8KIgTMb5F2Ba3k7aN5/nWSH5fy3VShTRUkgQs7ZOnBM8OEpXmcTtioWcu02
FJWffz4qFB/Z5UjiG05eMlN8x5qgLW2Nzqw3O4XL63yTL5TUiqlCWo8YnrrV3I7jyBLvnOi9kXqx
wIywEAkevtPFqBAvYDbsKWnDpknpi9NDAbkSzlgk5csNTojvrKnsaBN9HwkcI5NYAatHbLjqZ8Uf
scGRiqeTea7fXbZF90cf02AKsvTmcwEHlTE+Dve/iIvHjiKqysYIhyExQvxW7jPkZaV9hdTTz1jn
J4LCPwyp4BqQB5gnJJuZUfGOIkaPqjcwh4vwH914erkrclmUy/LtZIic4iVm9t1vYkGvzf0r3ffa
1D5Qqz47TcgvEQ1AL17OeoIZrsnie+Uew7gT8CSFPedWIigUhIibs6RpP6GFVdVfyBkpU75JpY9+
C1qA5QKR6KcKx8+3dNkj9wcGd161pvXNDgBwWVHCihsvg4JJh/ktNxHHRxmtcKiAbeFhrLFKTDKD
2lURrOUs+PyoG7OOBtRy/zio8vSYob8Mt0XpTqArEMhCZ/gECfqmj58ehFka/LuB5Dkazcv1dj27
gvOj6MSuv8QoLQTcHkzqCa3QRoDyb/hFKRt7ZeW1pWgZwF15btxwEeHNfAFrGPVFUBnNPKCHjCjM
ZFgSqP0rrMt0I6+ga1b+xFGTfgaACA0c2OXnwecsFmYn0dWczIafGlZsHdwqnnq8ecOQOi+IvZUQ
mAI7Vft7zdzLSv/HLqx5zA41wz+pno5hwc5pJ/43ACNDoFYQtknGj8fUjymuQRDI7IHPVbsMY3YP
M4bKJnYtExK2/WZgABVLQq88fAjuJ5lPKYzU6v0NwkZY17Rr5eZ+G49xIHkVc+sdgf7dR91NPXLS
s4n79R4t9zWh3tA8uk8/suDDw3U/uB1qZ90OI5yVpxwgrXIR92RCm/Ug7MkDSi4gDKOvlmGHzd75
oV3UjaD8ro+bN3Pv3dOD5EkOMfTYiL12reA+e1T/eZuCoh8pARR5Jf+xaW6FttBugcbvzvLgUDjJ
Kr6Hd+fRh6hFmMKAUkYXerSehfwooM47kjhYgUDhMkD50glD3Fmqv08ZyNwTGJVuRgwzvAFWvv+C
yywzmVPk+jM/zNa+UePn4SgKTK5WSbnwjA+f93NPw7MfzEKM98b1A/NbNUGvAcOQtXLtAjX+ozBY
La5++exPnQAfKxQtLhAnXVl7RcElZ5kRy4/+9tOExAbBfG7h1Reo+AVOYmGipl5BZ1mK8qYqlYYn
tDN7BARXBh/q1mwjsj1GxwPpfcWY/bTiJLxIM8oQfZDuuXnxe0T1GzvtvNxo1QZNt8Rlct7RYs0k
VpRIY8+o+0CXPPg9Dnpfk7CFapcOsHgu29Jzpu1jOkY6tmXoIHi4m5fWxVCibeoTZucbFNAZlXz0
MDqB2ARXqTW6bZXC7THe1RfMwsAlmZ9+eqsI2Vnw/L52/mGxod6cXJbxcCMxwArp6NOcFUQOejye
EZ8ZYlVRmevgoZrjZN3/Jru3oRXbkMMdr9VZ3t7seGu548cf9WQcQOgl9I1NyJgEGaAoUaSRysuL
6me00+WVCUXk85leiCoIkJTlq6zEzs5/o1gqcGHE6B1Czi07yixpXGcVPJD7gLJdsIMWkzrduVlv
+HQ5cJteOqKYF1+DW9vr5goeDY5KfxfpV+18tssKmr0gL2BEDlxi+ZUYKo+MuwUKd/9l0RCgBrmx
M45tFi+qUvWx0Vx/xHSjULri0k+v+iw/C4an7R+E7OpPVKauZzH9MJTWVf4IxY/5hQIETeiIs8/K
B+fjFRitB1XcSso7so9omqFEH7Lip+ud1n2w4Ubb+Y2Am5rBgRs9fSi5FW//IPgRgbaPAoKMAe03
EeHTyy+/UsLLTJMB/fDJBSc4wVixImEo2G1giUPbu/5/zWdA9PHJVJca/zRjF1qU3RHjsqARY3cw
3y+NZPAJ3AyUvM3W33dhX/BG0R9obtERG2XG11JTksZZSafkTM2VhmUrsqhakJbptsy1a5QcmKNQ
9fJq+6eOXh1BrRKlVrjE+qmt69S3BfeT4KbRASyDzRFQe7oz56qjaHxq4bCOVv6ny260C99GJuG3
K6nRscW3NPPOwErqS6I9lSK6GrBXRF7g+ID/HIT7CZ7F5hiMZlaHch36Zh/YRncxrMAT5wSZDIdn
ZWTZ0T48eLmEceBq6zrOliRgmElvRIPNns8dGOo4O+YUBLAjkUCo0e4Ea7LKE/SViDbRSfzQGIzW
P1p7n2lGa0Vt6FSbJVrXZVKpuyIZbeoVJS4DeqvbAD5BkTqB56vuBssQ4iT9W01kmYb61t8cOLf1
kKuAZfVxF5pyRGX5RqcTIr+IGFp2mHM50DaoG9fMX9xzpZ0lz96VfGLuNqkHwHtpzWMi1lP2/BaB
9Jqr4eHD5Xoo+tOGH/8GmhrO+U7zxkS2ReS9epH/f38X1aztR6GuFmK64ckpFoIbfmLikgl1cR+R
gVxSwQRW9oqsqwy/EdfOvgfFvQhsQgzXD2mkKFvvtMrNsilpi1/JQbm2KJGwqcDDWl3GXcQO33P6
WdHlmtaN+i5x4JBxdKgyvVN2p4DL7WnzN0cNkUM5VI0Ubtbvf5ZNgmcMuRJ3VWlgoi0tzw6WhrdE
XpoUgJ2wZME/pXaZNAVvxV3r5uZxQch1i33YF7yll2j4He/m+nwlTp8ly+zCr4goAvOpcG0NjzPX
ovTpkB1xZmUYFT5ucQe2zDIJyK4sut1f/RG3O8PAuFAXsTfH3v14ulPDWXunGOUS7W7cVa34IfBo
wUUjBTgFO/4xlPnSvP9WUoCxhtpbxfMqHOqFLD0AQl5ulFKn0euY7pmfZVFwQcIt6GbGkg4r/UsH
gvmef27loPOWUykY8B9wcnBFlYf1umxPJX2LExjSBnuecHS4kCW0EpIgfTyBSiw3UANvgyAh8BwG
4M70QY4FaYp80996wyEABy+pt7xXhdNtESn4XAzCIanp3lBXfYthgL4A16gPRmPWTbllhX5En5ww
lJxifr5boXTC6n1F/+35J4qxjSEAmrnan7NcIdh/a2NRrPDYjoifczU+/247sv+Ub90F8jZXk+TL
pHqFJlsPu+lLp5klN2vbtbwAj0f9M1DUWINdCWkNuL1auVh0W+BwBo1yYH8LqLJCjOgOD6M7ySw7
EB7xXtrRRHSjFMh5ES6HHnYTuPwz0DPQruZs1JG/43NYluAi76aGFLS1P1NnoCjyox+MhvFZJxvV
VF2uLkiR3FG0HK44JkfqfbqIuxaHDlxGv/MJI5R4RRrmAiwmN+vs+pSMRfJdsIDVRltCId1XFpS4
yJjA2/ics7zW5LzP9mqg3Rkgyu57XU9mR37UlRsIMc2yFED2jenFiU2cgGl2Dam5cUkBnC5ypNsW
56+RWjvjDAG3jwnZjpaIwEfqdYpoDnFXvx+X5NgftlskU+NzVxoar3SH9d8z9+kvrre9/UW13yML
0vKzrEu1vYv47fdopzjz1UNO5VyQZQpC9nJ0OzaeQJvj0vqVr6VOdgNokfkZycL1UnqLC8h38sKe
EDXbLe+1RpIS8gU3nhAH+rcWmxt+rZQd+OJoPnqrlndkoUnQnUNS+BeEHbL3U5TJBhJpCGmiEWOO
SHWDDhpBslodvAVhXchgcaR6zAhp11mrWSdo6Dhj1Ovv4RpoYnOnaPNR6fvRLjrU9x+1KjdeqbW2
H1f4b27tgMK8EvN7vNqeqw7ibovopl2UyDhr6HBqFNJYXz/nCE5TFpj7ClrqVjM21+dv2frcmPKd
t+mGQaWeJIxPL20v41WWHcuNGOXjBkawhdmRrrub9vaBz9R75UIdsC8c50xud7Agp+YryFkMNCLQ
pjccLxHZ7tHKCi5Rb/FAMDTHPG4sgzP253iC7krF6HJ4BN+HZ8EIPC8jhS2BY2FeSD3fSH3ip3Qo
uI6JgwYsoztFHLr+0D7A7uenhb3HnqtH0T9+xMD6STsO5hhbhFwICC/5G1wVlyYcE2l99xAKHzj2
a9ShMo1A+hOd9lk9lgWlOrrarxFJdI0tPK+Nup1lxFCsL41x1wfPez3c3AGFzEAktimgJt91MZpp
Oo6CgixM+GdCtcVGWUxcFXzM+atZlktxBhgbivuHuq8Ek8QdGY57c840yah9meZptav+qRJipzHw
uH5iYRUcwVLdrvYFo6tj2btAmDymro74Rnn008YUs4TAqI/6+cLYRS1bp04uw0fOUonPvU5rtHWd
gEp//ARheSXmXcR1pTFaFmtFE5ag5q1qnXTcihRNkETeRhZaW5wqzZ7B3EFgQnk/xTWz5qk7eUJ+
zsqkvrpH32fw/dPWsnxLe5ygK2xYIPK/LSY4aKZoG+E7U7cJiz9Gk/WBa1tfVRqCOYQeib7jgy+n
RvRbFU+n1VuIDA0tX4dfAPuBG99zbQ2dtTmWHJbFRqrlx17MSAZjdVpMGldgyex6o82XeAVn3FrB
bRTL0KTKup4ADkXm+g7CcfaB9+gERo2NzkgPNtx3CM7PM5URL6ROg8mKpfhGhWiNJ+nv2iAa4nu5
m4UGsyP0G+pu5YcTyvn26ljjVQnWOO7uH/gBLVjfwG889GqRN0wybwIKUtJhHTxLk7cmmE0m9rsp
9eR12CoXWjEa9u5+t7im0+RqC347erQSkSo6ZhxHM13GynyhlDczZIgj+dKNKw92yljAp8hNZlpK
mAtXsI44jtGL23GyIu/jBKxxgdiJAlrzJqhAVOJHmpTiMwRhIeKM6RwnP4RJPv/oRfccQxT8pXSu
gxXPq0JVvY5Uwq3xcaQRShfuF5JUA9oAe8urXOJy3GZFwgt8ThYfMCKXqcGoeGlvQ5zhzDk3QjOE
xiiYw5B+5RJxb3t9fBuSxj03uE7N4v24ij8EPrK7KhokdnGh0wETGKU/9FNXKIg7PaPVw1S89iUr
MdfxBW54C1XVSN7Yab3Cpkqtmj/+VB+IERLsYkztUZ2duk5X7686Xhyao1qoHwJ1o4Q0HDWU8FOh
fn7QX5zS9aueviDqeztPVwdFbD3tlV8k39CBG7bOu7zM5nLuRQ8bzcxrF54+0YwweSMed2GaRQBF
RrXTyRlg6y5IPe5CneOHF6meIegf1p6nVAtJd4UFW3SP+3jfy9khGiCZOGsVEs71dM5p/rE5SmBD
WhjJ+22BPFXg9BKQuF+x0WROOCdzOAPugEGuTUaVWa/AKbPu6IacCVcCtBZ4yL7pVlQeFaHmfUVH
+XCk6S/LjPfqLxUqp5D7q3df/sp7ec/YNtrm3GcvZdoY8AyaNuvoSt5Narf4KrXg0cBx8Q+I8UA4
bXOa4wwuTB/ZRjU88+Rst00SqNVA+//WKmo6lN7wvFVNR65vwg8HU/AywZVBR8IvOf3T67OVZaXc
vnLflLXXXLB4nqI/glGvLJn3rI6KfQDlrKSqeoSOB08xK4yIbEHTSMpZ+OBGz5vUI9qGIjpDIsuK
dFdXbF+UVYjSEEbtj6cH6+qdG3U58ExMX9dUO0lDmd+2IPnF3uWMasOVzE50YEUSkBwcQ/AYgI6V
TrTKXmuf1S24S4GcqvYPysqB/OHl+A9oyos+Cx+ienuTlD5WlL93HNo7CGps34YKGIx4sPAc9FuD
/fA6oqD/8uXmWQmHb6MeHSYnPimpT9g9eIEoUvJkoxi71tc+GBL7Z6XQ9w2YbRzO+cKJbG8lDc59
bp9oFGy50KTw0uKXipt5QdT7MhaERuyNU9EPjkqR6uV8a0v3u1kEsClPK+R1QKTzY+12wjUn+bxX
g2GfoqLn7hJULlWTohuGDt7IcrFtq9eusQApjW4L0XOrFrGMwtErl1l598ZJmjcjKT2BTsqSynGT
02e9ug9KUVzmyMh4W9m3Yo7olsgQtvKXrGF/9gS/Vrq7fl7J1qFsu2KOBEaKiCkim3RldCeUL/sJ
T9esJV9V61Y8DjeYLM/CMXgSkU1/mdpA2rP3+5gC575iSGicXXrLWHV0fE5cVZ26ezCQg5LhQYGJ
Cl1nCjSdAN5ugNn2ew45O/aWvN0/31G1P1oqyL36YlQFCyMu8zA0sIiItXuIOKYFtPHNdisXvEw3
bxCTkMFlt35/MzaZUMdpH4EV21/swH1kjss1imNEf9Cy9eG0eSM4/XBknZtWjSCpSjk8ACxFHGJH
sP6DNuTQJrfcZatc5+Rntw3H3WUPhp7YRAABTh2mHmPMMVONeJH00vH0DGDFttFGIQG0buzwQjan
uSuOmA39621hTb9YTBMYEHOqK8wu5lMG7U9Ja6RAzSfLGcJFmhSsbyqwIiY4aGtT3gnT8jvG2PK0
OLNllZzl9bB9KuNXRm7DYk8p8dCPDBXqQVJrIbKktXT+LYl76/4LXGcMTyYns5Mh2GcCb6+lIK39
6gFyx4rjQdKuAqx/cgEzKVrAcNawnA2WUEzavcaTZpUT8E3MlGnVnFMwwQ45flBvKCfkfVSHtvLM
vfNR+hPLW7HjcW3u2vzf1aGJqAxtSQDzmZObMwbbw1Hxcl4HILiPb1Jq0x7YupJ11UdxpUbAX2Nq
iYBI0g1TlIeJJvGbCUlTvIg8kID8doISvJKn7+AcHbhbVsbB6FD60FmSOdg/xp/XK1N+mXNe19p1
FCemvABF44hYE6ettGMguefltc63GcAaIRt7vQeadlgYtbR7kRnV350hp+L5Nd9xaIvqI3CYk6oE
xCo24ddL6mhxsr6Drzeju2wIsw3TvhQNGILcmIIrB6zS9VsPcb+WxSYtZ5KATXuJkAQfRaIFnDMH
cW2W8VgATWZzvtMuR2MBDCvteGJh+XZA4X6qeW8H+twFz6hcFlvKgaTfWO31D8ISdKV0zQjv4hsR
BcZ0pjj/ulE39BfF3KxMXOaVVlESPx+P8T7vFu+bn3Pp9nwYlwcdy2TO5kxreSJ6QDce9hWRwsmN
EUJOMjMYyJbch14fMuOIAG9VGOmoCGpn3Eyhs0qNX2TrRUnmPwuyG4nyIwtEcgs8s2nmBNGS5w3S
JiqeDnq+twaVHNd5Hzdc6JnnFZ0yt4W607Mhs2CpOuFPSv+vj8+JAhqLjFz79Xatc/0L09/afA5N
9HTwBnhF4rPryxQ6oZdrpheYCmxAIVxqETi1pATCpkYI6IacGcjCcBTw69TKIb3lAfQ78Yf8Eqh/
mCA8mmvKLriedhH4LKG3wx2ujIeVcRznvAbjD7zKLuVi/EBXvoDPnau5r2og2KJh6RCGBhdsbXxP
ZxOFekmjtipjgJ0CmSV8GHjhPLMGP2u4hAKIPTTKmUW2u9ga57OGGUsmPPFL+x7V2JHwTP/qxYWm
AdJg1iAir/trqK3bOCmqENj3Z9hfsayolxgJ8Y7sVTOWApgiFOkw+yW8fwqMImObpmqyK4qJYB8P
+dhanRvdTj52a+WJ7DtZbF5d55nVw/5rAul5N/vLFfYEkYAa4c7sBFhW+KkG98fImBm0HFKKl1gG
9jUzzc5NdHlu/VCG/uWAiHGEWvTXeaLR3SXv3+yU5H3dLX0BWellqTX5GHIOFmDJANtFFGBF/FAi
vZrHwmKp1ABJIG/QKzLcx37Wnot7jZ3R9Ab3PDVs+8E180WbkZEvfDGT4SuokAncjnwkrg4ZN+Vh
mo3+sU4XfyPmTGIaZtUKvG0uO6sGKhI6RtyIaLPtXFyCy3slpgI31xJuvhQ011y4R84i3s2MtUgW
JXaDeIloImSo/nvkhFFOngUegyfLrPHzx6k/Rny1j/GqY1tkNw7GaQj7F95o3K4AXQai0tGEe0ge
9lU0K6/7z8uo/3x7i+4DROPG3bnIu6qN/eV3f+/RBz7Hzrj3PgdDtKOFUHAeoCZtOs6qtwlEdDvd
9D/ec8FOUZLf4do28CR6Oa8ZlxihPaRFDFUCsYzXVHgz28vP0eJ+o5dHBFN/lEsFurFl33khOhbc
BC21mECkO9B8phxUwW3f1jPvTZULitwHHNjj1K+CDeWjagQxW9bGVK/7paL8EMTLvSPNPf2Q/Pxz
1zGbuZj9W8dr9CD1N5aw4jduqfM1G2rZHoBUnN1ny8xMG0CKxS+xsVhYn+3L11dHVj57AxLVUnQl
pKhAq1/hHX81/UlnMuNwrqV71INQHCJ1MlSvlKHygs4fuwIPuJrQ1zkcwZwXQ0uOMAgvruvDw0wz
e+LHNQF8zxsRX1G2t/gQS8LJmt3xdI5NuVwuEt1rNoEhAG7XhSQFhZt0sv5CDqO3xcgc57v9+4L5
r+gCgVl+9V1kLd4OQQvGIOJxwGcgRQh2KD4Ma6VKDbdXN1mcUd4TLZBh+qArOYVC9eJhfwQWoqTG
0udpGl/loyXKVGBDAycrJKgx5p4vNzxEq337GuLg0pM+63aqVbYa+N779mETjlI1DvQ2UZYGQi96
zx6ZgDa6UeF6eHdyyGttDV5YzKd1PX8+41aS9n/K+zj4Z13Nz2g+tIcglaBPFpqu0phZezbQ/HAe
yi7e0oHUypQNtJwXwehagAJfsmKlySmRlaLIS9X1R0U/P/iDB2N5srjWwcQeX5LNtspxAqOya3rR
LlCEWKaP6Bxh80iNGpPGzyJjghU13fLI/t7drfwj46/Y/CV37kJn7xhEdXNW0QHhdwmywp/orkAD
d3KUpGb08aSNplnkOrcAN9SEmkk8gVU5GHk0TZp5rJFKuDxDengAXdx1ZdjTEXZRT0dYXs6zYJz4
EGKVrhXzElsnReLpnOC9f2l0lZsa+sourxHoU0423hDpgC/QTAGMskBvYz1VXkRiZRnV9cbQno/U
P7ZKqc6EPXJlOHX4PRGk0WxjRhlf1lH/Pn1EeCU3awEhFJqzpdpzNWR6ncfGzh/t34hbnC96sFfE
aLDQyWItf51CStEo/U8uHs0XlKpqwxfk0krQPhEMLTS67gfQUgN/NvYpaspS+mBBQepqmeMuH+Qf
aVwuqf1Jb8We3DkwYxqUPUoS9WccH+WOC405BglH7HPoncqW9Amb+jbYxeNAUO1woaP2jj8nULev
LfMujZRynKGtpDEO1vsKGTVHXYGkBsAmojArXEfjB0NfEaNxHGQepLpmtSsZhUxIBTL799f/Ztx5
5k+Aesq95dwBRsy0ixBWp7niiyyDfeJoMinakge74jcsR3ybaC8eG7gWBGJzCRi/KQIVfZWcp+I6
z4Z9kGXhLoCZUmYTe8DNt054r3HqGKV+1jxeuz/NFhM1zpqar8FD8FTxg+te6YKWo4IPdnP/stSF
OK5qS/yBIJPuNvqrJ3LRh2Txi/aDhL7zfhnLFGw3KnG2vJ5GQVpnL1DYScxzxvFCXHTT1in9b+xV
qSOFYf+F5cRv5js7nLGyEx2YqfRibRPXiAJyKjYaNRZbmvrEOpxLhOkXaZTQIMIzGQCLUiyQPKQ/
pCrkAznt/fMpBT9xF/XAITQDWT9SczochzuNdtR4TuzcjOuoNbQHcF8TPL48uaxDcm1IYNqRsgiM
r/gJg09BcZgQmGHqWoq+SJkxwDlyqhEcY1FUPbnhQgWv1OmoUO+zA/yUzYrki7QTfKtpl7pGQJEZ
TK7n0wykWt9KY9JQK95BDNOzIRCcpp9ewHq8ndbI3IT2DX3SSDP6kZH+inyrF9Jxp2bYsBWnMoIf
WcVZt5NC1WV4sXSp2pgVGa9rcdO6nfY8VPA5dCqFG1LXwZ0ojIhw1Vodd/PRfv9lkrseYHRHLEIv
qYajn+DQdFblQo6h07gX3cjFx2p/ntCV+usmBXPbjfWEomA/U3GvPTkUBgonXhghEcP+oTf960NY
Cn4zsocCYY+ic1ezxzch7tvS3w29shualbyGsno90bscdMxWFPOrAqruuUb+Q+sSQnZnrCeBbDWB
UDaGcR/5+4YSaKHWZkvyVgkfc2sx0G9v7GKqL/T+eYgnz/8DbsXLb/A+ect6OUO33js5NfY4AHuU
xsIoXGQsQeoTiYPVXvyuAeJQsa7Tk78CxzQZC3TSjG0txbG44IragK2W3pVNGUkSl/g+5b46wTaO
iwNy87Qh+/v/tTiao8A8R5wFtqpvAp9EpKnVisE15onlo8y8Fo+qKrQk5ZXTlkZR4I7Fwhf1Nw2C
Q8TZ0WprkeNm+p0aa5AN24rf49dKpDLDtNPWc6H53WGT1kWBXJYqVKD6YtsVPDYd5wEcyTW+Hzsi
LWOkUNSsf7lThpVtDC/Y+bCaPH6hEM3/StsiZq6yAp3CzjltwllsGoR2GPrEfhawFxHeNu1MrnZo
LLMiCZfulv0ozYiG83Yv1ov9V0Un3gd+TwLb3EIPtkwRnzOIwsVEm3HWSO8oY7EwH7NVDAFcX217
MBmNJ2PKdG/hr/UOonNJl+4moVcuxvn47NNRXKtrI+ZdJ+/MO6dpl/6UKgYv4RG34uTeTRQ5x+Rt
i4axtP6gdQg2qRaGaIfz3UtV5dUrJhZMf8BRQ00vvTT5LzYKMRLuOd77f9n5tCBQrJv/sRKYOsz1
zHIDKn3t11B+nSx6j5aewRqWPJDJdvBa4vRzXQW6rhc0rww8g5ouQ/3J8j+rtQ1dHezLk0RHwkd8
AEJbClhNP5iL/5FtRrkuTWM7fJQLW8TgnnC2AP6gT9O1OS9ZMX3kwCaA+YPNX/P+DgBgYEQb3dEm
3+0o2Q6aQ/XyhfCzTAfPLqEcCkNid81c2f2SRxXCeKLWYDZNnfQ7AXh4mfrV6SpssxPa+2dD9DZr
0vQVupIbT3gYeY4KNKj8YTsvp7FFt3JPYZBq8zYQsq8cilv5HaftgxHD6SeYNAapc8Y/Z+YXlye5
K+uMFiz/aW//o5B6MEuj3j2OsMAQEy1oWvI6+BE/jZTwRgpfCRcTzzLdlB4Jk7TekuHczakf8ScN
i7MkM4wYWNSTCTx3DI42NJ1H/qGbYCVQbBTwhxw5wtJdVjM18JHiDVrETXDvdx74K0BXaWFSGKo/
pwSI15641J3RGKOcvp1L00k9RcYy7F6ta6jfkyKNFoMELLO5NFeQFwesRMYZJsqJYOmQg0v7v59h
Phpd/zEIClMJ2HFXGrctHpc2WuRdzYOCubsovoKPbJXX0OCyRtuiddWyuMqbSA+Iq4nbxxrVTuje
sGH8i8kWI753sDOjF+5BvjjBG7jA87p0+k4Od6v7NLTqt3H2YgWGJuAeN5gp/qLrDa/MyfV4+ZWd
O54ZLdO7ZRHC7Zd4YD9demqcBvk0NlYp9qWW0hYza6h1O+5U4ur4kHAVsQaUxOdNh4mBTVDWRC7O
oyjHYZoKlfDL9yEwqbYrvJC/HZNoyhgefMA5MWWaNTpP+X2EdqnFzUW3v+GtE82lnD6fKa1kvhJh
980EOod4SP0cvGrv2eVIxgYkoutJnc0EPuP01AfHIzFMJkWye2ex1IR4z/4i4JiRRJMSHdysNJgm
kPLr2md36Tbz8vSxnOwIbLaKoGsMubZTCoVnJ+jKvWka/59cdnFXP5ai3OFyCN6seCmwAWj2Vtj4
ZQCdcGCZP+fwtw5E17HcHgxj232i2NlrGGsc6cNX4oS5WFuPN7h1d4moW/J4TuSwctB/Wmmh2SKK
91ArgcHaV66uBLORnnonJWM+Ee1qJ/Tn9mk3Px+YDSM0ZbQkoCErNXh000UQClDzzqgIZtkkaPxT
OZlp2hfAvKv3K7gaSPjKbM61SazFaA4FX70vcBjVN6Y2eWwMH/Yuh9a/aKgihtlMP3Loutg65BlL
UBWjtULDu1Ef8G2ZHVJB51u11o7VKYUuEDKt7bHgRVi4grkmkWDGHCXEY20J65gjypk1rVVEACTA
SiiyN/pVJ+oZgqTcw6HxwCzsCfhRXvHUJK799+uQKNMbEbTz+E5w7696wFuB2V83kMV8kLAmCo3Q
1aMdHS2sCnUdI9SBO9GElFPvzIOyb+pzXV4RPgDNPS/IVRcvkKA/oy7D5C4szQO9ACfVDmVSq5Sc
LX96eCoXcrdaDvE5VPxV/s44ne5WpISBWrJbLX7wMQnABdlfQekY6vPibdRpdTNt+ZEyBubKNzJV
5oohFdvhAA1XB+ejv9WJY5EnLfen5Hqpi6a45RnVuuYhgZVgLpZxUVbdftqMvuYYDRqPIu5MU5zU
3MPRo4AFbp7/kIK0Mvif/UV2deE5alRg0J/7m4iUJXBCzM8Z77oDdrgBN4aK2XPuncwSeZcjBjMh
o96x5jRG4BnE6+Kr2PaoYzMuyLwbF3H6WmTfPAAislXmPf3iS49xYbY9i6Sq4eySIA9kCqyYps1+
ZleylZA1X5O+NUCZLiK8DlWD7J9GgV1EVjfm71ZJSVf/74vyZJfU2sbQolvZ83z4pnj7TFpQixAR
EgaB2nA4rLUc8Qi8oPFZ+9IUsbTXkUGvQ7VyrIKrQ5jo2MmoGfia/piHK3bi1O3gki6sAqn7aH9b
tTLXjHLe9Faja+zWW+8LszkQomfPWlr7f9QhcE0iXy53Btu0dZLyet1fEzKRe63kBNjVfr2qupH5
6cYetOgS+CTVmm+SB+xOsK2ZARlf1j6sp0Q+7JeVSVkONa6DbPqUS6GaISMiFgigwxe3O+JkSQ+H
iq977rJY5mb5tYQ4aR+lETCLXiebN64zGofiJlnjHT2m3zU7aKiB63u2w7xwpaAo6lJ3IgeIbW9n
T7SSefXi7jb/GI3hJUlpduv7+yPgL455G/89QvRpZQB5jQxJO5k5+rSzDvB0WTR4LQoE6AbiKCGm
X82z8cROa2YgWyvFrAGwVzhPpqn3qETqIDClwb5t16X4MZIK9S66gcuW/qRYfZA2fJxeunrtWOiF
E+hGBxy5kPVyPO/u9g7J7ZR7spgIMX9c6iDyLqPZ+F5oIIb4RUHBD107dvV41OgBErjCCJHByzxR
AEJ95smM6HxBr0DKALi5NJOFQSzcQmoX8GoviMv/2y7AGcHEufvkAunz/JIJvIRMpwKfkVvMMySM
Dduof3JLid5JJmRWVxzhYQdZefM1kiL8uJyN3CReZ6Rs9tsTa/ZvJEfL4unbYcPmttH5zPw1cEfs
f07tsJHEfiwkmZHKw9yXs5HqS+FuwU4YFiHPmW2nDhnunQ8jKyBsnc+d8A4Mz9M5D0nhz3amFC6g
71RLpjig13n/DAAVF38K04dLJSARzGKbMQqwR9FOuLjndy5ZCIatFZmy18mhLJkDEW3HdKhhbs+e
1Us2lhfSaapaB+ZCgAh9lX1zQGcF+bCNMJDO7TfCIn3xLL83eE7B9wUbng61xzxrhGJx1/lVUG4e
89MmdByKI4AzPj+aFaFhYOVr6kBLT17JDmzUZQ99CPrssRMbemgRkPBe+Qmxy/9Z5MqzbX5FGGyf
LaJ4Guya/1Ref3gAev5TykqlqKyAlzB+F+RtJgs4Hlcbhz0WKmaekxzLsOvww+VJb0/M0bEszpYv
CGG7kCWIh0ET/pfe7UsRy1CbuTtg5876EG8vW2EoJf2utfmPPj82zqKdwGYia+3qsyoU8llvs2Qs
TheeaPaAYmasD0T8c/lkqvKnpMU5NWccTVHPLCMxnrzupm1+i40iqRtLD/g4F9OS2nfaiwxl6kcu
SvnGjUVGZ/OZ7S/5RNLy/Zw8J1o2QoSHJf1iEQOdszATLa8tSqOjwR1QUsloNJQgOj17XNuRqYfQ
0GDYRAVURAdiNcNxXUZeDKlzv0Nfd1L+h0oRkaTVI3tlUHqF6K+oSJ5BNpSZsuUpr2T4yuKCvnAg
Wkol3eyY9XAiq5f1CUL6df2mzRDnCZaEL6YiBMZGvSYy113Jfc9oP1SXik3M4u2UWtYvWyFUXGXR
IryJ9IQHKLEkafL8U2z57jCZpwkJ5MIXS/WW1lFuDvIHrKvIAVyS8QF9X+Plqr+FgLBdVbqJtUHt
jwc2DIm45BHN0B/QK1zfShxMf6mTlzK+AbjNOlWtDjV8w83uNedW19yGENkGQzf15ZRL9jQ0rydl
82Ovo05VLjcxN5LRWhCePmCbxOGJ3RFZvMqsZLg7yeZWnMpJ3mo/7pPxFStE3IZAs0WLwm/FtIA2
a7ufNItcN/L7NY7NB+WzEQtatI1wHflt0nuO16ap4+1AsYp1jQKQJgOIybl++NnnBjDyS92jG5x8
Cg/+P52EXg77E052ZI6LjJyr6OJgyk3H6na8Kq6FDfvRNwy58AK6alBpPawaPrnIdAva7tHyoers
Zvl5o2+7KnNl2+KHWDtZiBXzPPDEPRPBP4xIP+Qs5NVqJDL0l4oLrm8T1XvxRQBLiDpEGgOghd1Y
nezw4OaN9mAfSHO1AQmlUC4ypRiJQjU4Q37oA3kj1DnW6AwDvFhOwhjP3lZvh4UOqnF9dq+6rLSv
2AsFVMJ9mnSFvNPnhi/IA61QUi5aKPe0/Q0FFNMRoBKh6W8pw7cj7XkxkF67usPwm3j3iYx3tfhq
A7LQerCb0nqV2ZF/wydPTR6UAfkAzZOcPvYBlbptaOqSvMX1tfubmnv7SyaHF9FSZFmr2IwU6gVs
NampVUc6pqir+ztkOsGyyTOuwjDyHkjFGY+Bvu076+RHjaDowyxnBgp9CU6C9LvsRG8v34ND/GhL
F6yTpIO9GBci2Qy/jydb5g4pNNVK+X0S5LEPTc/Lqd59qcYpDjrhOekL11L94eWdAwmFbasxlV3G
knmF7VURwxRrUjw7kqHUGU6oQVgpf3X2W8dP0g0PTM0HLNZMvkScz43Cvl2HkRFpLmkob+CjxYQ5
iTp4HC160qUT2AvFgtmefIv2C4F3DmeEFq8q42C/iac+cP7vHYYuEx4XWBak04ZN4GNFY5asd3nn
6zDVoblvRHGDSDIjK+ZlLYg+laqohVA6v/fCb6xCvkIF8zvKuYuJ31UIIubguzSJtLA52vj+NK9t
z8Dh4nJ05ZciBRj8Bl62+RFfOYtlpslGT+PT+XJa4cjjFIHocBASh5OpWXwJHkOKI3hwqPJ6mL7z
hykroOMWbwy6ddg7QgpKP1iFNK1ZxzHWvcDVGzCzA1y9bZ0P/20rBwWpJ+i22pfPPsDTbYRu8eMO
isBy3pdAcxEqs4kyevi0PpyZmh0dtW/yQqAPwcY386it4t8/paUtxwlQk4YuyL+T+K/Sx6pheO8j
HTQyLx2ODpI90Q5znvwQ3nOGMcL63ZRpVZBlMoXZnXZUotIvsmwgYy+c+MYo+NNmgJagI+4xCmrQ
ANtCsG8XBQa04/H42WZUfmWtdSU1GSnJYIJ5cYIW6WKg9JQaZwKELnoN1Sa1HFTlwfvdb6eNQBGA
szhG+hMID1FsZu+QYO3DMUbbCd9cso2bLgY9+QoG1jFgpt3O7uGNf+ydRd/Cb/yoOjP9VoM2GmWF
ChbZR+U9hl4Co3Z64Rkske6R2kZkxNZeKwE5QCPBiarVcbJZP8KPA4jWrjfLLFRXDCgWTUE7hqcs
peo3xbMQdjqml1BQdLeTFkA9HF6Ins1xll2Hd3RM7SxGOO8onVuWpRC5013xC09S73goROv+xZjn
9A6H5RdqpXH3L7D8OXJoMq+Lj9u7TWXHB4sd0dIZSizqfwNMtR/A0boZioC3XIeeFdL59peFBRus
i4WnJtur2sw8d2q1vFhnp98W5k/OOqiG3pNjvhxRRng58VC6crCdLWW0EnwkWtf2+Z9hfN1wN3nT
20pHDP9w5OP/1chUhqcucx2hITanqVz1TWEloKO1QbCoi9Ry8IkYqxZnWaS0vaIZwlc3jKbIJI4h
nGqlQuGxOvng/5bjEZe2WGLIRRAnWmTUzZrrkDpD4CiMrNkKh2OtwV8R/6vGmqVx34SuQ5l154LS
Wik4dq/T0QDxM75ytoDci/WgDM3upkjTdAJ/4kZc+sBfr0gcPSgOHgYAsBrnGRDcct2FS2tsXDiM
gPeZ1GGf2K+Zlo8n/tfTeABbKsXBaoVXHGs5pQ01LbmE60I06EgU4tn9oeFkjg57Go0pxaEzzbmA
aVU/k3bWF4QyFVppQNnm4pIEBYlJYCaJBg0tFvPSUI5tDHIi1eRLPz9Ewbxad0WLGD3/L+1F13oG
VgjdSi03FfyZ2LasGU/sZvm/PzGIi+iRoqEycvKmiI0tfEkl2Y+f1re0hmxxwR98kMX/vuxVD28n
n5SVS13ZHz1tSe5iwSJjrXDrAKJiPti3LMxMxxHJLtmekAXb2B1lyIrs7kft4PoSxycU2q4UJ2jJ
F+jTvOpGn0fVCQ9sbgNaK/uNZ9borppNF0KIM1LukrsHfexqyx3xmXqrXhCmYA+XPGMo1gv5C7ig
43GKUxU6ERecblQIFYuWDX1mq7l8LRRF1riPYpOW+6i5XAuTv5xQ6WGU3BE4Kbiyy9CU6gopp+TL
2SMalhDn0hTGdVaVyP28suU4Gxe3AhsDWrXvkelNiay6txwuUO1yftd3uDSa7Hyn4dY+dQX8bX7X
1qwvVeRtvK9ZysvME+uA0YZmJDhiZfF2/Bg1TtiUCZ3o5Ao/ydIGBzRnusYDpEpLW2LDqQlVryy2
2CGteEOgl1fUaGAIVLyYnL2fWLJuSQmcKHbOF4Jrt0pshBJWZSjPpFq/IEFkU7OOu4Si1hJOqqzJ
NcmDXpRAs5OPpGm2leNIR+1KlMNa5go7OpQAr1URebM+oAGAd85jLU8MMz+jFTFnObwqJ5av7/hU
5iLuB+rdGW71buKuadLV2x2sQstr5f8jlaM0qYzuBpSXDFpOjjFnjEeygDXfzlXAO7f5wXvPVvM3
E/Ry1nOr0v1GLpmB0AiuU5XYlU9/yEZD/wOiNSM0WW6fd7nqXTSYk2206VauVytx4E9r7AvYaP6J
mBB4jiL5Bmyk3JF9dZLaN2bS+Mu3e88aYFCIpfTjWNzigxk7ZSehqCiCm7bb9eYMXQBRFJlAZmXZ
1WkH1gDRJKb5HZj97szDQahXn0OxaRPSG0GPZbySuYJ0uWhDiPkI91YFcOREFXHLwgvYVrultkuO
ItRS1EjkigIgDQdwhZ85YngLVZ2ZXxIqUM1HN5wsR19gd1JwAAFV1X9qs2L+yPGmd3Tq1nwZwy4I
i5cnzOUTSGtbkJOEj0tUBwDCarYf6BY77yacsq43EonY7290jy4mCp5fuSW/m7W0Iv5EyuIg+A+J
gWKbtmWLjsAMhC4CVdnJ7SZn7qbAx6QSV2esNeHR4JseI4duf1UgCP7y7Ign1dTpb0nPBvTF01OZ
wZBa26wgn33ynwrQ1jJs9xuneV9scHTkRZHORm99mvOf2Qsv6WETtGy92ReNb8Yqp28bSfv0hDX0
fdj7yBDrABBmP5Q+24dKs69d9fhUY+EnYO11YNYm1zQyyTrpvBVlLLyvDjgNiVA9y5bhjR7lpu5m
lR/WrVauE1daIKgobDm6+e1xF8lU/mbGWJDbwB5mzW1KNuZU5HpjjHtp3gsLpiv1ViFuXeuG55TJ
p1EKoUFaqARq4ybQ4NeQtXHVsdj4y8f9py0ZFOCVMGliNHzp3v1OX2UUAyjJu/VFMd6buJjEpNJf
993oKWJ3pSUwSb2YWe2ceXQ72/xfSkXYYT3WT5vmCyHuv2IcpbJaDD+SiR3xXLitbjZcavyGQmFS
cC/ZeYKdA+4fGZeZbyo3LC1R2Eb1dR992EjkrhGYT+USQ9zznrgOGzq0rZU4+amJw3Y7HFCmqbT2
Slr7ZxqHj3Y+lsFRUqFQi/Pwdjtn0wNvmcOuq3zt4CCyIMBuuAHkThLijEwIz24m+qtEl1/5Vj7D
Toz3juP9BrhVs74zEOJ2Kp1kci2KGPVs4ZOgoPc2AC5kosjYgQeK4drqxCrkvxFfO9RtdRtf1Jzn
1b82hRgEOP49swGYq2M//Y9mZYH2R4EgrCqcIn7HCJyAoU0ennfQDJ2flzdzZAh3M0RmZ98FiGMH
1l6DPvW5ljYvOtOvmhcNHjahLPs+Uan0uXExFKWd64ujjpP1+NLcnFQ/HF0uHqAvYTmMcdDkaTOk
Fcu+iOmkERbVXqHU76QhqSueJm0KNlLsVRglL33OQhrrsvAvY4S1535Cc1rVl9ohwehGPsp67HDV
W9RIWzgiOOvxbMao1XXnQBczLMFMQQRWLK5A5ZJkhkT2guORP1iRjy3rJG6uEOLrcuHIOjWKCWoL
nChUXWe1Xj2OLK3RFvMnsdX15i6DbZ+yCzlKRsdXiN1voMVFcA6NDvTHoHdNoqJLic+A1E0YEjIH
CmbqdNOcn7poL+LwT/LGEJe7PUyq+ZfXwIcXV6I1PoV87JhdrAN8kl+GOLutyIavkdRLhVw0I0jD
qxVSZYe/jpsx71XILJu8y/UgW0PHH/wGPr6E69I4ws04hzQNgQordOV93/LY/bYDXVxtl2gQkgXk
rWcr1khdxUd4Dn/aPJaYCn0kpmtoY89Mrj+WWkIew7+VRajme8m9afNPCnoOOF22LBlHUEUHBBW+
SmFismyNP/QA7yllZ1nNCUiRMHQf2IH2vQpS17P8t9OT85az6zwrDY2UQOfrh3x+Gue0Rig3DdBG
q1CyCWpEwfMonYbvzl3+wFQsQWvtV2ehgyFv/qtR1kjJk3iSjTNJC9djny8u81+sCXtUPcOyg0GS
niKL2cUaD04bSafpx241Qai0uKMmcMxYs7DR/rP7/+Z1m7o6KPg0aVUINUbAmmB5vvdjEKql1L0m
urFk8jdUnx0m1w8EYQPbraPBdEJdXHfsFEmrPWVdhae5PLxq4s75j2tBDCd6NiSopJoQDA1fGt03
S6nyrQpGEh+2TNCBkuus1yebFS0O4XEcwB4LJX1XkaQDnBeX7MvKP/NFhLASwHcwBKigFJYEAuUK
lh31+AnBeuwctlYOuIpWRQAtNK3XtAUwDBGhT45glpn+rjd4DJ5WmzpVPXUTyvypJ9kCifC/lxGN
YrhdDCRCYLA+A6jSFsha+85jMacw12aLVilCrjyE/K8sL+/fVlamEd7NYuOEW0WE+9ofk5jxa3PF
AiQUz7cSpALQFHt2tVbpYUmcHnYNRhIlSymz6FWPRF7TTvVZEjlR3hC53FR50XrRztT3ECtThVx6
Ta2i9MfC5Pfo9j01KgQvLbWt+edkmnyxg8TveRm0NO5QNd++OOZSFD3r2hoSDbThX3Q2yhSVc6Mt
GJafOKZU/lKNIIAu8hEl9jhPlG41c5PNm1p15FG5l60odl6mWo3t9r4GDsu8tsxbDHpW7ugCZzaz
RGv4xY9IpFJ1TzxSTLjynXsGebCwbRANM9B+KvNfopmBHhh9JRAfQuHuyFJC55F92GJ9nSlEksOR
LGKszA9RsD9suiyaH+466YxuSODfaRbc7AHBDxFoBM15/gDGlpK8DSVEE2DGkex07OM8dKKGJShr
Ev8sQC3YDXQY8Tm1gaaCN5qV6UkFQppC2h3bsqhdnhWEA/ZGMK3i8E1e7NXAXjW9HSkiKPhJUkys
arWPvRyNzhvRxgwPsQ0Dvmn+JCXSkHoQfW8QSiZh/gnPJ6fpeHPBXOM5BPWU293+iWTAvES6jAef
u40htK6wnJfv3lGFBLq+pInp4s14PV2FRzDDMfCddbLiV1+TeDQjSJiDiS74b8A919NyW7aux8wm
FVSA4fQSaKyitFCBBG+1jWfgvE1SidzlP+FIqExtT7oMOXXOYwulA909H9iDux3z0xZ2QO69Xo74
7JD1bcCBNUOHnKoOlMeABUupOGQaV/3/2ptOUwGGLl9EDrXyqKF9F2hYC9RZMT4kMwCqywJGM0WR
ypegukoTp9gQmrVPp8HZ4MaW29Al7heYL3HwuBIdKOaAxTbbuLtg8fFNeAzMaUI21Hx9w50m7/3W
l5KlvUFLYD8pFlTGjLwzBN5jKY9TCLkEn7p6rGgBy2YdbM0iS0DiFm3GSNIVPAp910dCxEf3RmfB
j/FxU1qwh8N1Iyu6AMHpAxypPFq+q4CEuriCAbzpAgQMebDcpYXAESa3rGXyZHqN/rbB1Rrr167T
SmMDRJSD6oH9N2hUnH0aGXhndshQnLG3OIBWYvmAj9wgEM8fmckj4nNk9gxRcxCmh+nXJxAZ7JNY
v85+Ccq/95QDyjuMCKKOnwx1AsWSAzi2C81rqcv+aCUl+AjX/5AN2yxm2pAPcpVikoTFTNVio6Rt
tHxm9bKpnoDhy3twkA8BrEQfnyYs6kALUYLyaf/cggx+5ssqPoTFG2RMwPqhqq8hP7i1Z6RBxyh0
/5oqAIE9TQEcO7Wa02fWIIKuEgsEQq7m3yW6nfQbfmaY/E8Sq+pyDw9pRuXRLTmDiI8/DcFEN67B
rnj7doyuK3MdofGOkf7lv+LwwWwk7KdGBQ4C1c8ArlYYQEKdCmiMl27y+bJfx9MXrrOGDoAKW+mq
XdgBSPubDgezrO7Gy7eqwgPp2xcPxk6eYw0SNbJHsaSuON6ae7E6llQ4Lvg6BDNbkTRfxwCgqAv/
lfA/tcL/UpGZ9oUuBzq+UwWbwuVgexg1eeXggVjUnmBJeN/+S3eW0B0nY6Fqli9/gvGYxk1F52y/
t2pGVKdR2wJqnrLaDe9lo9HdN4I13UXyvbdoLkUFDH4Yg7pMNzHoDrz/CmB55bU7nJJF1g8agjo+
klZY1z4mtGLWX/+omeIgutgfcy2KB1IjxBnunEdg9Yv0+GfhwDw+cZ5sazlhGvJ9fxucaTUKrn0D
4LbZXE5Yk++pVlymGuuusElsk+naBYTAfQ4zdv8nvtf8JSWFrtKV/v+Ibuf2ZGggEdd4RdJVMhlX
+weLFuVsxvAuL4jIteIH3LD/RwU/eb7uyCaZwA1dfRkTbIPApiRq8KnMr8u/rGLtieehKNSf6Hv7
r3cqNiv5aAO0tFC7yzTylqPPnXXlACl8pIvhSNBUvMUBtLLzxtjpTK3+79yjgE/qLVQN5hKZJsfL
Fp4++YtLiMlAKDi+zYKH2ynfDGu28y2Um853u2Bk6DXY2ozHdb4s3cY6NkGPBCdkxzmht8vPkGPW
MMjZazUZjX938LMftqLJvAPa2VIDUnZY0D/Pps5osxwsO8Z5rRm4FsT2Q4Kre1NchDuwOrqsJyyc
seNM+1bt+dUUp77ILt1XYq6VDRTTwr9z1nlVhAp7xhjGl74kv4KB0LkaAq3PT+OJ32L8wyJkLCuA
R2RF3A0hYgKQSLBKcYxPriD47Tx1YLsNXlNxS+veKXiOAf+sB9OBEPsUNrEp4sO4m0aZIYuYty2I
iyS9xFulJedMZQfEq8irWHE/PUPiMHaEEEZy8KqoJPS0j3VBdeRDGbK+m6cbXvwgvZLCNm1woHd3
aVKKsOtPouZV7OKm7dA1P0HtbfJfTDtWsCpHsoUWPKJnIJoiVsQpXH5OuZujiWs3tGO/EhULqA5G
9KMcfEm9SusLpN/6s4ElwE3h7n5Qh4FvR5cRSBGKRFIlLDbNWBZlEjAE8hQNeuV7fZ1wDgty7aUQ
EugDZw8x0VE9prVCIlWf/zkMZ1Hv1IcL1bB6UpbybXjaMz1yuTFQ8wqJ9FBOhCkEejCLwMqYjC6N
L9XAvTfmltHJUOwzPBJ+8enh+Pm0LfRc5ZIDiD1iR5mQ48DKFZi7/6KvNF27W5uQOXBXGgmtN+TJ
z+8RqFz5TycaSC/7gkG1WIofrE8ZiBBFJpdyC69HcY5kxdMq6l/oTLuKriD3ehA2Ayc0tHKAZBEZ
zCbKxc05SfIHH8nxG2z+wrKK+cZAzOQHFprFTDS2wyn00rPqbegqQtw67QXVlptUYX/9vr4wC6Ph
HABgt3+EUVoac2O0eRJ83uSm9lII2ZQynFK608xheBbF1GDiUBN6iFRvS8u9v0UDcw0Ojs75tUVh
GIDtICBfQQJ8QamQOYJEDG9CcPWuzilPqh1JQpFILf9aPJM24otkCN+YJ/kXPU3/0a4CnJRMPaNg
o2ME8GH7UI51+wTdG/sFGzmY/1jz2d7DoINvW4vgJejUawOZdk2jqqJWjJgSbmQ+wGtBUTLrvykg
0Zn52B5dfuj4uq/vpgoLcIN/C+gfxBcyVIW+HxcQG79eLiWBT+A1sMQDd3Iyz534/84IdN1rHPxD
de1NM0a89J3updhx/CjKwb1feg5V3Dfdhql1Hp5z71mM6maRjHK7QLP2AUH4y9RsOwYbZRlOX4Tu
gEibdCd6CgBTzpj3iPf7pr2QYLqSpIMrb0MKA5nNHh3UI/YUQErecilfvp8aw7z4NQW2xk4VN6Hh
7QyGASD39lNvB034bxjJy6XGDdkQh+b6rMihc5MQfdqpvnMoTyw8O03yESwc2+NpW0uqcnvLDpQS
3kGqUKqgHDnEheXP5jwtoqxVoMMtA1qIPo8p/7xncb47IF2OpnuXNOuQSSFbr4ShbxzSkNae1Uu+
jWHAX8rTsdXumP6tjd1all7PJg/Le2w3pW9eLR796aRuZcxUwvxw8BGlJPjJf2DC62DzH2DXTfnw
GXhmSSOb/zAmixAwg9uRRuHB5IKviTmZtf1+B5Q8tT0hjIhv6pFV+Q9dyJ3bng9WEjuPVEgNwkmG
3c++pGRlS8nzzKFhZNA0j6duLgX2xYrmTWs39045jDBosEmr3LWfOU7tVtbyddAJ53+OTZBM/du5
h0tqvAEHVeobmRperLg1sh7y5RX2Qnu9x12my4tDdEwAZNp23GjZbk1arha6Fq2LuQXVMv06ETfZ
QlxJdsQ8Rx56a2/q7TYnrJdF1/ePZp2+Tl1vCw13m2pZ7Tw7hP0jJq6nH7JIgyZ3eIpFFUbcubGx
YoszAE58bqCrW7kmIRIZF5BnhO5i6V75bde0D6LCuTvWLVd0WyaR8dTswf3FuLSAyfvNydQZC4ZD
XMFlnMWIiWKnLB+a/jBlpd9gmydAm3/n3fjUd42dUt1ltEMuIE6gsEtXS9N9j7XvqCu4Z7GrtGjF
qe6A/YNsPTZ2USo4jwMz25cJ/iyJ0QzYgZUVnUXDXWB8n3pDHqfBNdeKVdk7/Bq3VsdWDko1S5eW
ESYORIjp9EOlLbCEr+QuA5rm3iSTWsS9CyhflYdZR+jNnhGvoXp7AA0VqppgIlzCxXsIFtcwYxFP
VDugPpyxLooOM9HjtTA2n0QMtM0J3+WJbqjyaDFa7MkiP0P25ng/7KUpbsfDZ5CfQvl4jQQZG03i
ezusePXIMUvFsY+td8WVJ+YyKA5g1F2Dn22K6vwcpzGwxauGT2TNH6anSWMz/fYiOaYIsP2cHhs2
GPea0dFP4vqPF/sEl7rHWOg+hhva4gCwkknFWYxtq4izKs4JY41R9zRieA2ZDlA+WoTHnX8hBCAt
cfnKtSN6rSGAOtKu2cX7FXAxjx3L8yh4+3uDECovzF9IfY4UDtur2glEGbXGp6sB/wm27i6p6E8V
DjQgx1q2VGprkmzhrTt63F5RtP/n9x6QscxYyo1+NfE0Qf5dMZOxCWDcbWxXAlBYn1vUjZ4T3DqQ
mAo6QrDyvZYqxSfQo6mS+aaE2uZyr+QxQYdS3D0DkeJiJStNPkvQ5zVQhgfDfG3YIESLyHAO96/D
Y3vOHSkdATnEbLKfITaSRHWLd8DmtfhZThL5ShvD70Nq4QYtAKz4CeAQa5ugbEeWCJ+9wDXLAX50
2A9VulnCprVieInIInAL0hpA97NQkmXIkhWZ64FbOVxRPrNPfMCwkh1r15jB0q/xyKUl8cE5/BQx
4kDwkScYV/RYENitE05tqPbe0Xy9OyrNyopjC8V4Ngvj1+GGPLxzcwBd269S7QOcsHmGm5UCDXH1
WMR7yb0D9vTrtcQYMCMn48EKKvCzz8s27Ea12irLrktysOUswdegVJzNrOw5KoQtMeXFq0wjXWA6
lC9wC5bFmm9a0RUCjpzZfajKqvSKFUA0MDj8lTLD40ubo8Q1iEiqb2gQf/vmP7mc0N5e+0OgKGue
Cx5h34rkRU1NhuN5qr8AQvjXj9S46AECik/V35JLKBCH9fjCBN0h8mCLLHRoWnvTU2Ff5n8wj2oG
hAUp7d25m/kGs6IbPFceGVxuDURnSnbqrCWrqZnbuJf1Yt5Z21tShXCG4p44MCss0c6L3n/aSO0H
/psZAfq56oi4SRdh2nLHlG2xDiXOIvEFM3xCoMTl8hJToIVl5fUH4+QTb8tjIlCg9nCCJwyuqcdi
gw80H4YhUs9WCQZdGEFmlWKmuCw2beEEPVbG8BMbvkghySyhkXwgFRhf9yIGjXZ1OFNzqFaXO/m+
4ZQrC3Omfbe5McUZyeyF3TGz0VlLCXnFbh7ieg+0qJe09F4a2SIvgtRKwEkG51Mr6AuUX91OyCCq
CmfHG6Y4rb8xpRV94CY0VyTbHP2MJsFvxwNXc+z1WNSDHaNricAmkJ2VzmHrTj4AiNaGUldPfFv7
igSQRevQm67cISAdxyluevfp29wAs0PUBbAmKyrKfu0xVer2gyQN7Xm6m/C/HobL33o0UiBCP8oq
kYEvBvrkG0nzv5oV5F+ZknEvgxtkwhUsF30VVceZxZAeZLLQ2cRZa9Ahl6AqTadj7Dy06nOgFwV4
B7pJ9FrxN9t9JFY/TdTuO2KSVyrX5ruxPOlL9eZH4lvWi8ab5fGWhY2dPntCGqeHrL3LYfv7WpDP
ZDHpyayYbpLEJBztCwV85H1ojvoWiQ4SToo3Gj/BGDCHWR6LbtcIWmejGM76eOT7XM76s0SzZWeB
ient98zfi3FLHo42EEY+AOgXK1Xq+zkR6wdEQWhvCsgLpf4Gx5Pcljw6UKvQU8nBJrRDdNkcXXCv
txq66+BAzjngngkC0jrGoQQWxbDw3QizLeDbJ5QfZsLQrg812SOaHD1KM9xQB1vEBqZfG5pVE4vL
pCWKqZ5zFNVLftaNcQBQ3yRA6mo+SbeYMVPixQI1OtLa+1dyb19530ir4Cz9T34Y06h7c90IGAzA
T814vwcIgeP6tTUG7AQOed7FuxoppfBwj+/KyCjTcnpo6h1r8m8icsMj9lA/InJpa5vsMtdnYIAu
5VD2d4YjCWH1G3fpHIg23oz3L5O0SEeQ51jHAOSgbgNmWka16xRCf5QLj2A23b5ZMuDWDuf2INQ5
HppzW49Weq0xFpRjh/w3PuKpgU13c6aIaDxHRj91IMK66a78Y80i49PZyyFWb7aTI5r99TMsnIDm
mtZ3ZdQjn+gPzdQTmOF3LmvOJ1ruaaPEFJORVDdr6wIV//gocEWzVAcAyUt/4+gFebwoaBrHw0MR
2NM/LnEuMvRs2jr+29cea466UR/mBS7wzd7j8GhszEHyeUrKIV60Y0DxkQd37Q8aIBgFRar+EFFO
SUenJy5+PlZhJ6oxT1xR8+rr6Mzn9XkBYcKvLQhOeDEJ35jSDqoh+4ZwoChX3H1wT+XZIZqMgPCL
xoSPWCOc+/Uf/oK4ycxSiqUwVjYSci/6G5yZNd8/5C85yV2VbXbmqvNt2erN2Qh9Go6qMGeTEoQC
9c45GNjqb8RHE2p7hBaz9fU7CCohxPrQPf6At5dsB4BTODNR01/53Rs4Pcns4wWJXBzeO8l5Sx2x
IcTduHktggRa7CLQKgzgT4jPkLofzBhQUyHwDVQqnoTuB/YNEf9kzk9d3Ry/B5gC0A+dbpB4k2zN
kFlQQBsdqlj+l2S/wyvVfDgxxxMHWrxwYo2nIKY/vUzenOyE0VQ04eT6V8JqJbpddw88wrqlqv+d
f19P/rkztNp/3x+2MRb7EaMiHru/U7Ljvu2DXpSGPynMfrOTn7EVwb0ws0FzROgUAbiMeA7JjaUf
cjAowJ1nm+bBXA4jq96nhtvQiYo82XJpLMo9G1cUUV/YgtJtbRYhwJB8NgyA9dtHrq61PfpWpm9+
rprheNm5F0xzYv/rp0sJ/+xc/4fin1IQQmxDorsey76tNgY0ZGLFHBzsaAaeLrslQboAZtj53Qms
WxghZqpu2NSztkNLxEH69yYNm4Aartr5MGqBsMUBcDHicK+vVS2/B124K+EO27wBiAvpezpfQZDb
41ZhJRuNx/WDW7OqvXeeyQPzMbECqKw2DbeFJ3V3oSKZmaeTvGevsEHp+JWxLVgRx30ank3kiyQH
Vhgop8u6yQs9k49xpUIc2TnKBv2JH3yOUlMinlSxpB3ocJ8jUc+ai3u35KaheVLWfGJoGdtqnGhJ
CIBskL7vE9nnevAu/SoDe5R6ky6lpsZQfOBNB2psNoeCVpFw734z5etQHgQo2H4G+XCd376A7MZs
ySk1k/hgepb/0abMEsiehpCL7MuiXyFLJj8IDZ4L9c7Xwk03D/6z4wMFfxVPMK9uQH9QRZA/aNPP
U0/+Q7QFLd4NIx7mkKBmDflbycdOPeA+LtaRctoHKuEURBC9LHMCJmpmkxjukcB2ZbNarCRi4NJN
74wIKE7d6Tcvp13Sd6Sr4wUXLv+qNEo6ZUPPUxhd9XF5mBCgngHeAgmPoYuPvNfDF75KNT0jF8Ou
rXlBtNo6HzHF/Z3XJfa9DavyVGoYtjT2P/HnVv43dfSD7WoZB2yHDREHfOaxKQL7lO6mvdyVSAKS
GT/BZ7x/pDn0vpeDjg6rEV2H+IovnFO7PvIXxrkUSBvft8mJ8A4+CsCCQ1IWDFXqIKTphtjiImf2
EruNNTF2YmCJQ8JRDSgxvEItImKhSucbdrVgNMN4WH5c+m4VG4r7c7T8RY/0ePZJUwrORFMQ/wtw
QVzUIdLEd7uj92z1cNpI6MeyiB+IWjjCYjt+yROxzwIApB+MkabNBe66ZxkS1YhLBQskDn6pEz43
AJYgnct5rtYS3uELb+aZNvh4IiT8AJ6/0r/8JwlNZljbm2UXKZbx8ryy+DMDPYFw8fxr9iVv0NGg
oGi7NfERclB1R9Jsxe9PNZI53WGIi8OJ0TBFz9uaYfWWb0C1AVzgbxUyFLgICYFW4YTJORc5sltX
v1V4KMasWQTXo/H3Y0rh0GaEwrCJ9OXwK0GA026/K+RI0hkOGqXKqmzmTHoZZojwDdkHPV3gZrNI
2Od9JZpuf19wxhSXuwQTAu7oYskH8ga/AtViA7Tck+CkCZlGt06rByDIqfuluWzRfLwBxsudkGGp
RrOrqdHF5qRERN8V7tOLDWbD+zr77Iro1jdlaWTjf+JjF2DRqxYyeLQc/0gNSiZL1VxGCmxZr4ov
JgT+WwwMM72usuEilcp1u4ceCIhuMzsmnNMFNriC2+2Qdu4iDzwinfY5H7ZtuTPLQ6/+u9u0uqIu
Qtb2PNY8T6KCmbLoeF+o0RDS73YiHAoGV9Ch3lh/+YIzJO3pAlqJs8YXcWxrxS7kb/1CGaETINX5
w4IfX7c9RTf4NMYhmhZYiOMuSMhBBz2HSqup7WX6tMKsUh34Mwj8gT8vJJ/BgafX1h9umleCnjT2
jsQCuuOKw7BtpzrUJSTxae3kzpRRNG4yxKXf9f0wARwE8IY24dy5NgCv1g3y2GtvItNS+7RCHD+z
zk4EDRrrTOdsAP9QlHlAK+TI9PgmEDo7em+EqS0vltorPARkA1oda0XfiPASBAm8iAVsBJjEa55Q
TxjA42mohSupEkRaOYyrbusI2CeNpY4cqCFw8FnhbuA9DS3TiEHNlxOUnC8YBg+KOYeO6ku81oXI
A8loMAbvvOO7QToG+B1mfKBoc2KtFOKpjkQ3RHpMvvFODxdz9JESfWn5I5KXvRkqu1Xw2orxVfA1
8LlrrnVLy27lwCtc82pCPppogOIhBxWiuEsYTS5ft6eSAk563g7b/aUQMod5xmgD5CVavf6PuE6+
cDMA9DtPzbq4NZBU1eaLFyqUqWLwDWQnK1O0mv6iUBLsWocF3ClQpOvwe+G18JXPHshP1fa5/caI
/ZJV5PGM3bisQsu0K+hjnRH0EOG1JcqP6Th6VRFTdMnpJCfN1tBWGpVIH8bsJbBRDvDf63zwcahM
fhvzHyH3Fjatx9rB5RCgh+zpAqIYkhqyDMuTW4Y+8OgQYEyc2PNZcJFPKm/ULQvakyI9UY67yoS8
TC2Op7BLCx+R0XL9eJClmXvB0D0+m/6yU/XHFaNyFSr7dWWNdN61SpOgvrML7we6ryQ2EMGPfczf
UE7hgmsUUO9YeD3Xbpjio4QOFTLSopanZXGFQ22AEWI9qkBPvC/gtt1m0SWKTtDXTH1pY0ntUZBh
TD7yqM0uQ3ziyiDpLehBsszzX+syDo14kZRUZyrNwz87EIQhF5ewfa1f0VGGRNSSh+8in7j/79Lp
iJQNxPlHeFiPHph0mx3+xITE34/2XyN+yQJvf1ea7aUaI2KsnASFfiWL1tgWEbGjUwWP0Nm1/Asq
9+6uKqlHFdwvTs1XqjUqOX/BGRnwZKQ8yys0w869kDaHHi2LQBeptxgSOh2Ob9q2OdSyspGKVsfZ
sT6CT+T0n10gNg2qi1OQHSB/1GK3fxHzuI4b6yEpRHfrFaFTRrnO3bgndC6iAw+n90LEEmDu+5EE
+3d9nnyHxbkc4mcCelVgG5EzxOdg0ydOWgaWnpatQ1+uZgFXU2oaInYd+T5U5UjU6Km7ql0ptxLP
ik1hvWoIMVFh/O1OVWUW/qjLhC4YdV2Np0eB6mTrVCZrzhxKbobp9fHzl5tVmez5f2ijibW9mSos
ib8KK6qNv5qup2NyBfzUyV4HMG2IWz0YXT4l72Gx+XtVd8DdibRj+dLuoeZoX6pTVwZxgLow/8XI
JEOGu8t/wYTbbcJH9Y95FZDBTu4SyjjCYsltVx+vTN2LzIPZtrP8ZDxUSf5HREmpGP+75lr5q22k
VjXudnFBz2GkSzBTak5bxwlIyeeysTD3r5rxF5j4SR5mSthDB70wZFLThuaFbJFcbwr5hMKmaa7E
JUj5gCHAYbwZ29UO6BpoWVqiNkXP23mY6gTXchnafrHs/YYJT+mKzvMULIxJgqojDFHXET8iFI1F
LQDfReDomsDr8eeUMxWEfRrCfjjsmOIAH3IZtvxnvqqatrJIzu7FPl2FLfGRwjAG8XlAaF2J1cCT
fDeGBGdF8jNv9ykYbHm6s3B/p+e1vDwXeGbozG6Yyze9I0l4X8WFvqePhmQrMw+TFkJAp5EZYHUw
bDaDObclqBi53mphXeN610/yi3HQwVBDqHIyq/H63L5qB/D4mVvQz1bBIjegjvB6frVvrVsO3cPE
nyGY9NZ/7+MIQBS7oONQCSrdJZ7pl9r2W/ekJUb0DbaMSLYVQop+GqybNTERCRFvmbcFC8YOcN4y
+SlR7nDpYs3fNc5mZvl/fH1eD1KKzERohJxO9+xtyjdw44cG+Yni5JLMMLpWh3VRXuSyxS1CtkOA
LhougIXokGPKNgbN4zZuwY8GK0AA1JfD1KrqV/vbC3gz4lriX1XHQx++GiEVwl8OFzq+twuV/NM7
O5QPC+2c7bUeRjP+DC6gt+TQG57E9XYzgV9jQ+5sVJC4AotmSUwMj+0cCYepyrgmHkOO82jBw6ho
YgTxnpVlJSSmcMnB3H7fFPJpLMXDbQY+gTPMr+eXABMDFqlBtevxDNL3CqDsGYkvvR7dWKbZ0knj
uU1ylfy00/d4Q+EUNvlliteINnzcjn7zFRD2QJZA1dvSUg2A4qrm3EpY/qCN7t3pamx9ptL+W9Hn
YwGDrL12jZHua5BPitaJCOT4bQlK/hjt+RU/vSKjMlR9WmgEqqebWjWWl+7DXg9eHZswnDjsG7Y5
X0IBomPzXCePSZC9V4aijVLQcyWr0F+pZkvbclVFs6k9DiEuok+m+ar1qhl5se1z06XKw1R1dUho
dI7P/+wt4a2nwVtyPNGFKtxARD8H+3+F8pptF9rY7jYJnl+yYf5DUHd1BCQHfkF+HhSmDb38rQvi
OjDaShG6OhfJpnFapeIJo3QPhseB2Kmq8X0TN6O6MFkR5Hmm2XqzMRLN28mObn4qFSwaPQfmKWw9
cjRCanaLTE/voBTW9HrMSEZaFK8PkJ5Q9wngrF2EOpDW53IH/fQlmi6WzbgS8wa2rafEh0oiMWpk
CAKZIg/6s8E700zo1Bqj1UCgQp31oTI1BagUFnAj7dnK2ir8BcIsxgbzM6rmglRUR8HoFq8xK4VN
WDAMkrIYfTbwPYxwPmxInYLh3YKCYWRZqXPQI8CBP5OOPTMejSN0bCeN7qDwSX4LyjMDPX9OH584
y3FdtTRxOYc91S8Gk/omgJ2IpB0eMFcxNKvJXFMsIjibAkRg1MptA3PYXnKCp5heymwC0tTMeglg
SktySik4K+teZg1y+Pev4IMho4R6DK5YasalQl80eSH4gAksSy91A70wOZ0+UxHTN5d7hyfpSWfv
fWD/h79rfpQPuNsygJsIT1bcZ3OFNeWyTZtMCSwciteI7l5pFM3gC0/UxFFKKjt7qaeX0nRTjWTF
5+LORACJZETlOa1jyxvTs7e9NFIROjNJ2wQvWVHK9z4Y/4CQzCPPFyVd5JBqn3awPBO8b3nIeyz7
br7bDH6urik1GiQ4UM7+BXk/s5/XTHUByJ0ZLXPqJH1dpEIu4CaGLFNhZjBQcMdMAJQfxAv4cWYB
9pJm4TDROX8fm9TrtGe3jV21XJnZqLlZDMTxmiI4yAnsbQ/nCjB5+CZRCY7n7RlUSpoMGI996KzC
/hB1huyMg1YgxpgT5Oa0zg6YA0stlxZN2nNq4iuCv+cNze/8y3W9GmeV5yYDhFsGpkQa8GAEx7je
EWnK3C/olAfDu8CEK4U/XObXm07v2lKqbWoF8R0Ibk9bf5gaDOW+TP5Cts/VURtKZtTlu1SbaxcO
w7A9BH5fyZHbLiSLFfwPXgHGx+Hhnd/IbeWDpiUUKJaCgAkV5Fm/tasFeJh2FxQyzUA/gsiA0cBK
p1TYqqa85WKmo5HFX3LZxhAuhh7tNgwf4GsnuFI43t1ANh937+5gQozziYgY2nVgpl2RHWbPJ6El
0d4ngo3KlVDhSKQZcTCVK61bco74ZqHehaajgRRwW+q1w2t7lpe/Z3iQF6GYfXVddvf9ntPl+eiT
l1yXzHmEiTbikZRH321WjczheY1j78F4u9O5/5zGu/L86+gUoWtH5w7NSOna3PyXJygIQIQms8EV
Xfl36wx6zK9XO/Ttrgq5cW2UkBasJwvgxOzLYGDRqyhZfxyfj8IStak6EvM1tnB8RBkwsMPz78Wf
CmxF63Y0J7AbjA1DOOCBQPaIzD3h3696k4i1e+LH99hVotjjTHNrXkcrI2/L+kP7rEdobBOOsBJD
y+bqq0U0aqix5Pp2DZDiiQj5X113ReNKkgpQzf6tEyiiV3zSHIth58QhT8qxtp/QXnloKbTAfNcd
KTws2S78HP9P9C4Zebzl6XILYuDrZFviVd17OVMHrKJfl92TyjNly8TycWMA4RMNmJo/Rru18Y/V
i5QUu+nMA8J8vB5JS71djtqpNyuipq9yxxeLWWKc1gGSpnBkkDSZ8qg2V3A+/lGFLqdKIHSZzdzt
qZ4PILuu0n9V3TN71LTgwteKF+kG3jAAZmPjx0y5htj/SRDwPWsUqVRsn4WyUIXnYbBj3NN9mCbh
PRmAG/e4k84AMSY5etOsXJUBvlshj3ucMLK2KpP0TUQcyi9vuu6ZPitXTPRO8xG5ntrzOB8KkSdn
k3t623ehg16S2EB48NGK5X4LtXEEMuX9UcCTA2AGhl1n7lz0/hFYzmtwxuOGKllQVbGg8OTV4+lh
DZCSq0R8Ikf/HAiJoSrAsJcTFMeggsrTfrPDJfWU/VXi5K4siHXcTLRyUSGj4hydI7q+/ujA3hNO
ovs+cTtG6OLwRMjW4BfVbn2j0DCyfMOYreQtreJt6UMhig+MjQlQVZ+NEtdfXiRQASl3/ZX5qetO
OxpbymfYkilu/DX6Kihg73tPdStBQLK7dhjffseKGoCYj9hojwxQ87tmsWCaMoNiFFZEYdD9RvCq
Dg2uyP1jeZ98WMgZbQN8oBiS1Dils6tVYSIauPQdeqsfQ6iWbNrbRxTpCY9C+D+4Z8kjMiwo6klG
y/zc2XM5V162ecoRdC2abPkvcxXl1Sgs8aQzmtGSP5U1SF8/cjw42d/YaESecohrR2tFRI6v1uD4
ujtT5JNtEVV/fF+kd5wBlUQz47PRCa9EVmZKcyULL3ZGt+dTMGAFIq7gMO+5sDUFM4d4La7jG+C1
tnf5ngLa/eQ5Y1IlNB3ITMChMVKMDM5x+cvx+zRUbWQH+UaFm3pjBtkMqHLvJ3UDmIPcu8o1npwU
1HE7iaQtCzQOypkJCGJGZiU28Dio6DE25ohOtTHpxT222JV2tCyfNCAVuP+zVMqfwvAF1Rr4LCBn
WbC90mU88m3g+LO8b8/RolCuKOUSVak3VybUzBEIrMr2VXoXXVxfGuOLZvSTzYS5csSIwJo2YKdt
vqPCboeh098cRAv2lvURVdfDc7AiJ0Vn2EF837KvvMd1gFUIpXMYZjwbR/m8bRj/nUa2WqQVb434
HSvn5wimVf7bzjbdBfp0+ULBM2DngTVRRk1EWvUOpm/uucLQaRfbHsQZWTyEpuT9JBOOe7oHsMEk
feTeTdlOwIY/CVGcZjgOeIheD6fYYQWZ1+W6uwXV317mrOMLUeHYg8gC0b7UWsomFvvJ7MxlbCzE
p4oyUXwB2dsdejXDt8MC0oGxPu2b2AtgWQT4nhE+Zq8CxCJPKIzyMR26Ox7yiTbPyoa2+aQNgry3
f35pJl8DGu2i3FMfHtWVmu7fnfYMLqdemar1Qanmdk185HIHilEZydU3y9t3X7CIIRSB5plsQc8w
WCYiHIVNzSJj0GbKc4Tn40FYJ40jiA3envQKdurjExy/5aUiDi6QF1IZYAQuSfZDgi4hH0K/MtZ1
qSwXJOlCfQ9QLVeaas+z8lfkdP23jJ+s3lK+2RI7gdDc8RBmrCQFJDWdHE+HYYWc/a7/WFvs/aa4
4V6yp9QjuLsxyxt97LjEWMFHTf9zJizWPNyLVIYux7n3HkXokzFRP1rPHnI74/muyTUz1lMhLuIV
RamVyeoWjocapSx9XnZ+5DknCjpkMtZGUtBEO/gFrpQdaSEBlan4Ju/NLoSPLXPLFqdiHSX/lqHu
M9yP2VQIywmijuebvoX4+Zf5ByFSatvpdn+f3dkMZtqOrWfkTJNzHG5eYO+e3WMpabSWRbrUN4nb
sKzu2nxEMvlVYEmG8GF3oaFIutK2MZpk5fz/KCaCedvlLFKv5RM+nAJyWn84HAL8U1MyLTIjnlzB
NCddJYB6RcAOTCZkPAw42m8awf2t+A/SjW2wNSlcJuCjXPum4EoXOHJtWNKEvMbRCUmA3NfhRsdt
KM4ngJ6R0b7XRt1l9rfMCWhamZZQaFmA9sKHP4en+COJ6fvYw7MotqFHDnlRW4jNwNDPRms/eTpC
I81wnW6qvT8P8xIDbJbATRHkmLQRjNIprEK7pS1oDR966fnLoFX0wiXcMLky0QR6IFR/tzLjDY4F
Wb67wPBkHVyHfsvHrpr0OrYVWN/MpvhUV3sFQdZ9MIAWAbLpKgsiGQddsaBoxngVeSmJ4YPQniny
9qRZqFeu4aWO8noDZJ2VnUeiP0NJLhYxuk/WuaYr57VoMK+e7WEsYh5Xmtm8zzrjPia9EG5Y0P0X
cTi3ft5+0IU2Fph7aSrRc7eTVDygxZJuMN1OdGuSdwf19B7hbbe5AZeJyGi7sU0shNKNTDzwwndd
R+CYDpqglHhgMytI+K4n/d8MJlLrAnUazPokHcvC1SXpYVC8vBhZt9fcStkNUMb3tF2GboPqdegR
+CCIndSDLd5sBJBszgipIy2rDTJLqgK8FMsNe4Fx61Kz4p1/qDZtOKMvRepquh//xO4QxIlYSoM3
CPkmlb4ZcZxjpY0zovVysUUUW5cPdKihopF26heCot5Y1MspCpzE+Ff3XWPbcNYeVKQBmUIDqCwV
/zg0QsHuPxJ/3SE4wJUmMRD5RSwVRcKz+kaUVLDVK2w48LOjhLCvXZVlPKZoB9Z4Zc5iOxx43u2C
tsKFQ/WngQCh324aP2ixiq7cWDTLoP6gy0iYaV21bklbucnMn93zmNHmQat1Kn7Ho0WA57FezCcl
VFSoIquOEHBzgXXM/lb7/Q/8Q2UJN89MnIly9xW/WAXX8HxCyRJdNE3SSSnY8YWqq1tq5NTYmmL/
Utg0xiceMzUBDOZrRqsalth2zljHnU4P8YONJHvNRXUlfvlyyvczaw+oG8yIeqijRm6Gxuo6SdXQ
yQknju/iAGHBAT5LpBVdDqxsegDilz+SMLLxzZjkKjK9lV7IPxFu3QlQFllfsTq51YFOy5k2/hZv
SRv+LNZGCELhityl4QkXrWEa6q4Uyu1ZvNnYusip9iSAsDNIUQ+3a6uNZFiHvbkGeDElCLf+GVL4
l7LKbZCdlSqpoFXQCP/S7IUA+RQKcXQSwZWPxQto8KJ9ZDYA9HyOPgn58NXR33v74NBJ2wzH8gs7
bMWKc+017yWHgmgkBHOKsrsKXvUCGDgD9cLYNKn7ZlJVSXs+837kdqpu8VMKZF9An2bekqiGpeFJ
7xftMyCV4MyV/cVkS5MLuZPGyHeAsn8TTffPGgn64mjVda0lR18jPYeaODg07aa5TeBsd6qo7Q4p
PwoG9bJkPTOq7tpCGsP72DbnLryu2Z/o63A+lUqQUHLfwc55umDgNw8yqmgGDDAzKyjTA7LBVCsU
NsoRlqq3kI2k5BEXS1WGX3ay0g7Ss+pTusqx1POZkWnREz9+V6UqjsNw3r67Sbo06D3yNIhyf5mo
l3zp5Hjdn7V4Ay0oqtrzsc1dCSsZoIbY929m2Kny67TV1AZRp0cec9TDdBkW9rfElkdWixiy5A52
w9abnpXi9yLRNd0RTMtah1Y4orz1qxR9fduZOB1aGdK6sfm4y76JswRzBqHFAZNR7x+ed7i/jOdv
Dsy6NN5bApmReagsfbZjmGTjs65G4gmQq5Sta5qkUDRzVUqLC2sBdHyQ0lsKVPKihLFU7L3lNW/s
779jvVw5aV7+K4NGpbiL9n923k9rZrPTjZh7CJWyuliAxEBeYQPfYbCv5fR/i/hVjuAzIJhKYCO4
/vryWpuZ3AIUABNISJ1dFPT0T4R7bAluMTs/e2SwuP//JpeMv1oa02z5Sxz2VUvQ8zghIXe+jojp
VUYpSJR1FA3piL4DM3H8EMZrYneGCGLYe/fvmg8tAxVVtcHgDtVdJ72r/JLJxGKRzZ9A2zAPYRhH
ev95A7Lx/E94WboBWjzGg6RcaSu0qsCEc8YFDT+JxFF/BZUGQKaudCFPdZrjSxTDLqtr3oIJ2p15
2YSnkPZs3a+XokJPk5Y2mmtVSDrqQWCBNenNwAomjW2ygw3SjlBPQ6XnIDXGlFz5aWuqxCGbJ+fr
W7rCYrHgJFFuAnKd4TRGrKp4KxvYA6jvlqHTz0RLtc+aTiA6jIpAdbzOEHMSzNScurXvvJvPcB8b
YlEpWBM2EJQiHCINqUZ2omPYQMqX/G9hJq34nk8rJiMQgTpCR793rX+vrZwEi2XlMZFqT04qPuu6
rHqUkWtSIH3lUO9btjmWi3/avXnNWykEwSkA9aQq1tMbXCFVsLwiQhiA4qYHptfBkGZxEdjJaAaQ
NgTpMyOw4BaVYHFgpCAi9uOKDtCt1iw9n7FPZkno6yxMTCZ1dHTfIlaHhIswBEt5iHa2E3vyohHI
EqzQs2Js7jI8MEdAGAi17a5oN1jQjWvGQ0mtCJI+80EjnhUVLDXrM++l7pmJtmDPfJVAun+Bi/dr
8zXaVGiKOHfhbUgRHd66zyi4sfPYBqrHt+6fVRBC9mVUUgI40vLXy0owvBxlrGPK1dkfUjWL9g8n
Q/q1wm+ItdBi/g1z+XN+Gmbmak+U7Lke0zCxd20Z9iIRMaz7VA/Tc6kFVP+kCnvHSOrVlODXjwFp
JxOkjmZoKON1WmMCHJUlZ6Kzb4vpuntXBUXCLCl8N8rm+VYM0dbXOWkTupeBpsjDK/xHL24r8cGi
2SifAym5phZJCG93DRlhdoZvyRn+hR/eFu0jNsF05dhVusGnklq1mRpLZUivJcTq+GELuKGb35VU
xottMqylzIyon87VNy2NiTtxTfwoLdLWW6w1T5pDm+XJy6ag9gUF+9VCE2SWR0cIEtdlgz9M0Rzs
45bUT6GvaiDPgXtIzcoYjBjUGkR8qlzlLheGHNRK+5UTnk0lrBuCkmqa/lpIUMzUMDh2tmWyzXdv
sHs4knNw0eGJ3/InQ37oWQIZ/kwuGbZ5kSVl2mE9Exsnlhh+540TiBIHq+yaH5Yc0iu1C2DpVZMg
5i5NniUvjn9YUz0T30P6npNHHuWYJDFFflQEQ9Wm0qXLzyrckF6jwP9X3SVjQ3El5v+tOaXSHhuV
ZSimKdfbNwixps6cSRY1SLJCC+l9CacnjwYIU35+4hClKecHkbXUwIvfyNLcyHAIRNXwbekFnF+X
5UlyANMP00HJJXilKBZ7m8J739cWPgUIn4A3cCTJ+Zb3meMhVwTd5DDCnomdxga0yBeVo6vPlBLU
OG5uzeg+IaYxkTINiVI/InN4y9v5sPXcgNXs7/mRtI/aVeH8pijrh3RzCyGmj7D1yumOOwDUis52
ks9GMUxHhKIj9U5Yv7uzT+mG8xmlPPzvA/xLL7BKTBeJajKMijrYEdguDq97yKUGHQ25G1RwLNuC
kIH14A4XmoCTSEY543tFMCOaP3hZvSdKVXWv3uJY2K3iK9HBhyLo7Ma40OTWFrTBwE2J5ObEEF2V
WL6CcHdzRlloJKNywDLS9V+IrSj7TxS6wnf045KoJxlKrFlYqPJs8y0Z5CGikri4z8rb4fA9jOXt
E7nBaedX3EBeBQDSJQFzhJS/mYXir8oT6xZ2zSxSHcEjVgB+Bq9nxpw0ABBQxONK9HA9GEty5gAS
NW9z4P/nmJwXLPI3/XoAdcHd+oz+EJsL4XZd2L7RfboHGY/jiXvsk5aWiFX8zUm6jRixhvb97jIU
/zhcsj6uzYyfhdq0qy1Ngf6lAv5DpnoxP+kZItFImmnmA/wyXgXgRtsywZSiMmeIXh7tvdHTut9a
EDN4uWaY4hhlkRWMDxFt/JksSVF3PUxFrOaPd1kKgCRMY2W7knr5GPzqsSiz6esBDt80QLJUSLgc
U3QqF8ZupgWD4uvA1pMZ+I61jGGdNpVDjeDhES8Lf40hRk5iJ3h3/PQOh0wfRt0RVcn9JCnxr7Ps
RulMXDFd+jrr3JcF41tOzmbEDte9OGXrZlXYtPaP5/vMYQUBu4xSw2mRTwuYMwe0R8bcv7vDv9SM
MzOCHdWAIUtA2frGHzRHGQhgoCReU1RQZsGX392Mv27zLZTHw1tCW+i6LH6ahRfPfgPSbIOa/2dM
blZ4xXY01M5hIlYyP9x40I7ANuxfNU3ZZasuFmSnhba7XYb0tX8PQEGPfjyWARbxhg2h7y5BLPCF
gLAmvGZxN/azFE9V6v09dCbxqGvSewULL0fC7G1upJA9uC1sCnEUJYJhBoOftsOsH3uUSbrPX5IU
yY0nDcPx5ONWyfrPLV8SliAwL9xHz/PXuvWEu09WObCnFRT/jyNT++7gPCsChADY+TZl7//zr4ga
vJmlrfisfP3bsx3+JsbTaezPtJVOdSOIQzZmqyC7vsMb0b8SQ82XF7YU9BJsPqfk/DZSIRVTQkUo
62EtymqqcvUKPs7xJJodaU8ueMMgPMvqGaVeXAb6fnBeGcGirE6brveNZ8SGqhW+rhE0qV7xlRNa
ospLNpL+lo9yqXskUo4jLWpvYM831rn64MRZrP8wpip5QkjC+WaJC+3Lhia3VuwGY8IHIT63btKl
ejQmM+neiu0NKdsuW3xlg0bm2AjID1lCRmI3lLOE6Mg2kdwWQvMAwCuJRxTcRISREhZcg4aCB/I1
H7VvEfKUgjsp5eW/RVIUSMfWHuI4TJ9nH5M1EtPhTit9EVmDI7jeVOiCEt4VCJ7f3bX3ehlBtKu2
Aw1v8f1k6HY/aump5F9zHWGBGwBsdhApZumT9u3c8NTTQ4bUOKHGt1+2bP/mfCzhbaNatSm3crC8
S6u3WT2zik+BHRRQ7VmTxXeCO5T4N31HCB+A/aXUJlwtUJvG5oiwwhrv1bdRVuf6kyUq3yzBAqZb
h2+pIvd+Em2j3O43yeAMh2OIekzCJTUMpU3Nn3mkTwG95WBcJXwAlBbFN5lJtmRTQiplBmYXqo69
RWQHg6Yz7xhKbzvjIKxZnFRZlKGmMw4ZLBcxASFOTfOmPXc8+6MczxLhr6RYvdEq4tI9WLmYv8a9
mJN/hOzvulfoUg6NqHWOVHZiwIVY3vi3YxERfqNYxGWFn0apPfoTlNi65k832nhCm0zxC4B8+yki
vVbyAXNaLVyNkMFsEf14jqr1lSGj/JwfLs/SYPLVjDHEVqlZ3z6kzxlG7yYyl9pc0aT2CaK1T39c
8T+q8rBP5Cs87/i/VxM4gzP+1rau2yxBGKiBq70ArW82A8+ZRwLPmee7ICjnAcAwvhcU1FpOrJw5
9nvKYwkkGk955+EBuwZ7XhvNpABXOI4ueHEZeO5RqEZOEXQnLXtIWlOnZRvCNxvYm0m9EVWITaUd
p58DrjaZ6rMlsEqBzw+/Lg2nNq0JHcs7ptknmkfF6M7VGVyaYyQowg8Jnzy0klM3E6zIf1ZwM5or
Ficipp/gUWdvqRORnqR5n4urVekE/GVUiU7N/pMNirir5znrLH59+MSV+1aFGrJOmOrIJm1nFjp9
mZkm1tkZ2Ars/xI/aPU2oYkCiR5mE2tHLY7PEFHBm8u36ywS/+UVMbSdhq73svFdsOwbV1+2PRMs
zl92yXCkofOZqUVaMbKSv/hnvYhitJzkmIJoxP3j06uZ9iaMaIGKs2JFvOr/UwdifzL7YrdMIu36
Z55tkKCpCWUnHAPPXMOWM2Pqdrd+Z3pKL/sXC+AoNN1VJBeb9rdGnrxkEYnSyXzito9Sh6JtRSRV
X/3pucI1oTzhtUWaw9tr7irrd65OLScWCgdNUcoNgdbuBt4I/mPbEITNDTWPalAMvjU11UKRleaP
USfE0uE649FKrmNrSTSSA0SXO68ZIgZleLC9xrTuNjC2o4+1sfmXGt3vnUzXg83Omh4MDKaikifj
5I1FCvFnCHdiENFc4vIUnPF2ujt7259GFyGN0qDuWeEJ0TUS36FmFURKK4MgomZbRe961aBEx66a
tkATyHnvTYrNJS5k/9bsyN38sbWN3zns5fT7rqyeQwPsHqs4G0wCRNkAR7WhKxDWPyVPM+yrV/cL
xW1YJmlFP+VHjNzNNgcHGAvrGqw1U3m8PcaKnGHstZ+CPyixY7p6cY6ObG13vqlu8OwjqWIn5EeL
2oXk8CgRaAPZy8D15BFGhdQghcybbFyC6azdj7yvnUFhyxgkYGoZ6dv86jxL5usnGDNBjT32T3PA
ekbl8+0he9QPUHdQyU2GedB/SHJFAAauVmVYrlhSQmUeNNKkVisXBz68fSWPnHc0isKRydNOr4eq
Iwy1e+r6Vqz3K0Aku4PVb0Y+2UPDPxL5E19j8T2xPtC7Xc5/ncT+VKYxaiJ2yp3aQNmCJ4zehUNo
3m33oaH17I+cdWpQsN32BeEJ7BsgeLHVOkRfxy9lRjPQgzeq61/dwyqlRFvGdpr+FgL17y76KTPV
I+vkUHuo/EaoluisqS+StU3H8K0XPC2hRRCD075pXZvbQGIASetUBD371bpfRVNxfQ3GDyZP3ghP
uNAH7GtSveU2vhJYrP7T1frBYcC5lQ+m7kXnAHgNIkSZqMY2k6zkpLVTkG2C5L8l615stoo8J05G
yhZxzK0Te9b9Ik91tek3R6jjsFTXj/DvtajVyvSauOlip1YdzHWv5VgFeooOI3ksP+fVCDLluXD3
X5p9YhO6HJxuMXWzypzrNWQFjhdO52r7YyVkpv7d6W6g2+8WtBOYTMiMa5V1k8Dvr7+BGdtBtfWK
tKaLr8fL9ZWEEiXGzk8e++0WoEpdD915C2MKNYIKOjJjtOfiCoBF9wm25fYWHGHgWscjUvBsXlg0
cwXZDEkqBB+E9omnKgLXxpEpjm53Y1Tk5x8n837PC8KbSDumW7beOC097vQSbUoMUShWGeigCfvd
d99CF/4HmfkyRD22G6kpC6/fOx8besroBXXCsF/ebtzF4Lk9JenABZhLIdUSrNRlvK4YQH9PV3Hd
0TYAcE25L7q1AQcfhcdZGxtdprp/ogHNgs+wxdLpcv8ewAH6XGzWZ3byrWW6JOFdz+tCuCVPZKaK
pBZA/uGzOlJKzbofY5bzhBQFqXZ0VueDYi+AUGA9G5dYDFnU0SVodl/QijlDx/skqOjF+x8YpdTe
o/3OsSwBj52dVcLG1TqRwk1CKWNzzIueaLceaQIjX3Dah5OphxArHW7oSKM7Vr0PQgRYHp1gmzMi
iqZVFI+hfW6ziOaWTVTG6zOCKIXYn6j/pQomA6KkStKntn8WaUs4qivuqDB+v5cnBKagakiGGG1H
/0WtSW00zRTeMVDgXWt1HV9lSpKMul7rYuw5Rb1/VuyOYgNgwSd6XO4NxWIysLItY8m/Xs7o5Y7b
Hz6CItMK9IA61glKZIN9N1M6bcj9qpv4iHR2IIpOcmr1PDvrSdAw4rP8Q/+Xu5+FH2dpgcJ7cSms
E/M3H4Y4xQHJaIpgn+jKgtaQd3rUaUl8bSpgwL2qnnK78oirUTSeI25W+HBnOypUvKSfm+CZkvzB
cae26ASAzCjZRoxKp+eeGQ8pWcAjuRM38GLKFbMfTUhdUmWsNKVrrWHwrCykCLNGez+gjS8/oXq5
Gxd3ihXayUvS3J4AUbt25tt/f+XYWKtof70WrTbmvtycaUU9TRWSPg7MiHM6MVzmLMImjrQBkrhI
prdgfS4hmHQLgUKzPkuyWRYR2WjkRZLRcnqGDZ8vsYl8YEv0yZwsvfNM2usAvVlKEgrBF57rQLnz
q0Bs2477xYKod7/yX1YmfjnkvAlpObRd9Pm6KtRoVfa3m1LeTZE/uw1vKN/7eYRPOpo7PlooSRP3
t6O7kaZ8gcpZsrfSheGw+A2EhsP8Xi2nhp2T2Yr0S0Jjo3dNxCGxBwmubxM+PlRIMoHpOCPBM81c
fSleJ/z5DBTA4/cqmFdWSFQkoI/+3WYF4ib0qOHvaXzPJ1fncwSX6njPgxBOeOf8RtlmvELnZl0r
OL+xmCkoAD/vUvi/sDjyK7yE+1/1gB1Tl/KrL+xBe4wbBiR69qbY9QUVKvdmysV4wIWm6J0YXuue
bn9bwCaMtJ1Tspn/iAozFx9Dq7fSI37E0ubjnDWMctTdVlbSeP9chOnfULwjvCYTWcSkXKb4ME5P
8EauJl97tABMNBDstt4NRR6NACUSZVp3hKhqaQaZ7fpTj69HKmuY2/lmdV4ahy0ESQT4/A96JteO
aM17es+Dl47mY8/CCfssS+LjT//qKUv5ibmglcfYLUcvq634/gFY3zGbjpJjn/55+l0pYr6AURAs
dgzP+hkE5RQT2m/lWXaT3KjfXdbQCK08bMcAz8qHFHDKhTsRkXFDY1NAb/g1qeLjcWHUXFcndUZO
1kCLDHPduDRBEbiJkD89xvxRbEeHv3iZT2OuKaF8Pvy3ojT4/kZE5woHueZ3BzFFn4jdSx3yc+31
sonNwmaJiKcz4HHNYlveyx+024BDHuQsSybjW8ZPJcvw6PeZ4rJQC0fSVXTPoSztZBpIL4s4aHA9
X+sX8pVZvtCVwCLeKSzWK0vVizyWs6RzbF8UjAVo9NXarDhDZpfGwbepolWx4pDtagegX2tzwwrc
olTBqQYGMGZl+HJ7l6jWC9uh9omNmTuyJfJu0n+MI4yR6++6QODbSCu1IY5nG6gS/JHLlf4HQ7Xd
S4lBHbm9lA/h/nEB8nO2lyZvb8AZqkDIVIihsgvxUtTL1vJenjJQDzTXBBRuYUUm6wXhTgjEGnQ8
CbYUv7Lj8QZm0qo6c+Iji5XjWwkBRzPqmJ3heSATjUQjYL4JNt/BRlUnq+ro7E+rctcxyEkMQcT7
n6OrMysCsNnPhX4V5rKnE1u8l3UMBoNqZT5bG3bfgBUeWAM/nuBx2MULsGovG2s2+hf6Vsldo2BC
01wuHsPMkAO104enwG14Gy+uZzsjdRRIVdFHy2+UBjdibfOJR96CHvfPTYWV71PbrfN55TbH+lsN
ftrHgY3KFnTL1BTbZKFD178T+fi9s3x/B+RZI4NDTDvitwAY8kPSEdc8o0uEC8kNvX9g4oiB/ixR
fU3ud3LtfvKh8c0EX7iLVtz0EAHnRO+3ptjSk1IFcWZbuyKsQcsdRiYZ966nO3sJpH2gvBO7Dyq0
x3m5mVW/ssvwYZ2Nq59gWg36Yko2cBrotFNm1+mDOWdqkPbKCN0byZxZ1SgSpTtpiin/xDv6E36A
40QhVvs4Y9cRb9UObZkS054Z+UrILOWShLPRuIxqm8HQ89pAjrpnhm2596T5WS3ma5JDs1a6nIw0
el/QxH5qXTI/dylpmItBCqFyVs1dsQ3WAhLJbV+y+sgPfWft1W90YI+ha5aux6gOkJRPrd2Y1+0Q
tz3+udz4aYYnyPjpKWMA2VEBOwI0ty8w8MiqAY+y5yCX2J3ywyCeIEJxORu2N5dEjUmj6JCIG94c
W1jwzj5s3kgGRhMYXjiue9bquezLLkwvidXYoEO0odjzMA58Hvlkc4yJ6tgAPuBHnFh9dwxiiNPk
OilEJLXpO0zrj3giGP0WvLEGLK4Gp35tjDAlwgN/fiGzNr7qUIyAGdkE3LBTuacXMY/e72MwdVSm
Ac9PcITZtBB45nsw3WPhGqHow7KvPKZgGyTtUXIfCPGVSFFD/s8eKXiJvg/VYWtTYFYFuiD9ZJ5i
iuGKS2Tn5sOyyN1P/PtIgYcZTqV3pbp7BDz32EaHaiy1xk9bdbXm+W/d23U3fCqMvurgQ2/in6Qj
XmIq89/L7CPN9OUNs0TVbbj1Fqg/PlzwyMVwa9YxxrbwTt3Ms16QD185FYT9BxqgwKGOXxmvBNBL
uN3sZ6qJkmmoubhXaUq2rcaPvt/OEp6vexQFcG7/GlQjNNtVF77KIjPDElCFdC+HNaMOX5wlKOOK
naVPJYxiepTYy75HSdHKPk3V2PKoJrF+f58UTXjKx+FM5esSh3ywM8/ISsLGxvXwJwno52pqiQsp
mMuwp2BKv0yWYwHQsZX5MJWE4NGFrkCtD4nFQZaq1el4otOVisURfl9GwbThySzHivp1yRfkYKQa
FSQ0tVANNYuAVQbdtkaHoMAHhCjfPG9QB2OWnj3ESztDG3TQGh44V8K5r+nDMPIQqxOCbf8xi18s
W9jF2GuhIf8jCGd9uKAHqGMoyW6KkePVunFqsVGApDLU7qPI9PN/CorbtKAPrchYdNllF2SmzkMt
ra2TxDvGyC3SmiMnSQW+LeZ9oS/OyluetL2b61enCKFLYdHpVPi9hg+XyLZQn6PENMAN48SEnXic
bvmlhLDPNPgw1b2zOF6PaCGYm6DLoZow+yL1hmoPguYkSQq2tG3w2eg96oxHIpvx5abnYw+O+zJD
rR9dTt1gTHodwnu/vGrGAFadxRLW4IkRkdcaoq5lXKIIxH4AYorYG9s+0rdKEyyY1ePevzp4+uJK
uU2scSIuuHkdkqbfOA1NIRcFswIcRZY2QLpfsrM9II/Tt8I9umIoK1FzRNzIVpsGyw/3eCGZj8j+
4XCyAQryE3HV3Jcxis2+Wm1oNq+SQsFAxU6rXT+5JXHlq+cadsWz6TOP2Y1WH8HNU5l0N/gzkNQF
0uHe2NAL6UwUa5eX4FvVphQL8QFr3G8NwShHpWD2E3rvZo5KyRpIa9D8wdIQhsfdO8asWGnmqC8O
OiZPvoCNl7ai0Yn5SI2opUjB6QUeR9ZVRHupH3Qb3s8LdGi1zd/b6JBSuSl3QnU/++gFOTJF9osA
LOWpUkyz32wktRbLJOjbFqXLSLWizcY0NnIqb51oMdInkaYcajdQBuZ3ntSY9eATG8LDESIJqRUA
frRB0aGCgWuYiY1cdcNSSDe8fMtNBYo+X0Kp/0xGTFz3P8kLLDIYzfiFandtard45b5vNPchcxDC
7rPB03HMn+oRV4bTF5xhrRUz4aAQniZylTcNsz8PG/PIGODcTLBSwi7bzMOx86HWVHAEJ+bsqif0
/TBnuq31HToN5Ovd2F0kGmOATca5F+WewI12SodTtCm8ANEzuIYu0BcGQ3qYmNsNoXoTBJmL9vCB
wL+j/NV/KpKUyuELTcQ+gcqpBhaR8lal+dIcOnSPWHaOWuUsbggtMbYn8/Zy9hcSjyohQ1gQcCOc
yM6N4YuvFtxhFwuFvTZ+5TetPQdJSZVMEfMMuP6Y3Celi3KDbV6Pr2+9QZmsjuZ4PiC5B/5Cc30b
aWeTtusvS8sE8cBDBPeL/JmlVRwrgNvGOY3aWMXr1tYWQ+c6+FmD0dCDTMhwlrTM+IWepzCdWv47
SzF37c1Gy9yiUFh+7qciiqcxA0Km2PFMUPpLEVN3wvznbMGpxTTO6tH8SD+FiltPqIsRk0WfWEJL
3SId7T+w6V9mvUo1HcC+ruj9CDmgVpq8rrf+gGpVSzdMp3QDvtIYxweCwysfIDF1uB0qh81mMVGD
/96ycjaPWVREkkSu7Nne/mreL9PTKGPDCAknOvCDKS0dEx37Qbl5CmGgVv0CDRbfqz2esRJxBsn3
qZjoqiOD29nrZ6MvvWyIx4PtotjIqCP4KgAa9/BVGmAQmiCw6E41S1O8X1BjPoHp/GsQ7VGwI2M3
knmHeHf1Vt3S2sNmT0oiPkKufQhU9as/UiHpj/vSEorEz6ndKGp5R6hRdpSeeWR1Kf/DQM+kdfp8
EH8YMKSFAuM4s8+IFT0beG6Li17HZPKouoruSwjqO5Vozy/WKMgC8A0HB9IjJdfGq9diDFAUDjm3
eksDYcW9awkEuhsRx3qxQsXkEvc8aWwux2odM6rjdxmfxBSNSqf0PkPcPEPTWZh5OOK2GGfLpgt/
dy84NT6xmh9uOCEe29P+usBE6FXfTcArJREHHV6lcm4ySyx13NGzFPouiqEdL1t/ypEH9f/ydWzZ
bsoAt4KxeNeinZmfR0umHnEJZvEg7CO9py4k7f5MOoGz+Ide3xWg2yRmsukvWfT0ex4DaFaiJ5gH
F3iZPrB6DCzNdd2oCmh0GEZB9xV7/WfR6zj0wx0G2zoNAtomXXbshOxOUR4Rvxu6EZPPofoJkbv+
SflY9zynbiY4naKxpkjKnpVoaNqvRDW0SKth3aQmBOLmQ6xhP3xSmAeWXfsdEyDOHPLGSEV8D4Sw
Dl6tqEW9IjXAe/n/4VjNqpBfnv2Mo3EjgbjpAC6bhr/Uj1ZhLinR+lRaSizjKlnKz6eLNBs36vkG
JSb7qwRWLtZRIuvLcVJQuvl1PKSlEy0WCNyGwXEtjRbr4m2HnUHhKnDwVJQubv2i0J7BuDWv3v+w
6099/eBmc+hNzSGOItUtLFezRxf2vPdVtJBJ/IXIbMBeyEqtXimSEdSyeG4OhBXpzLUPhZ1sCiU/
8CCIc0FpN1kX61OSpgteXi9fH9naQk9uONwMm+VP9HLtLOVSUJZTTM62a9NN6AnuTKQBnaHwmBh4
/zXIl2SgzQ32qqBT0FY8az0Ale/xdonnkQLiVh4R+XLxUgb/6Getg31qWLmVvIg8SfIsm30m8qzO
JlrqvdDBsgxah8stxUr/m+uuY+LldDSdmw1octYztenUl03huGsS3ci4iSJH8/vVsQ7k+sNoY6kd
zQX/6aYRkQQ7p2kgd1QJ61naDqxcdO3TYf00aFU2NJC6c4H6OZ61lgzBR/OOfysgfr01dnEh6F1G
Hl563rk4jcnFqrrkQJDzB6ftOwoTufMGiuZxQbNfsl0fRJgZS8g81TqREc8fkxITIKPixaAcl4vg
4ztWrI7ewXcFsJVY/MG1QTKRgu8/FgvjM4pzvKeOILLXxAdzxVKMogsK7Dwd7H5EC9SbQMs/VGWy
+euBxwqLpYti5iT3vD597mPq6RvQRotVS0Itw/Cq/s502lPAtQuNhgCJdMRXzeY9M/CwP0FJIrF4
5/n7jGpaVW25O6Frnz89GfzlvdxQHFM/vdSaG/yIdSggrgdrHWtb+cxsln4K1xBvMsOGcP1boils
QzS2KM7934zuR7cEUWXT+6tSL6jzAE3yb7/E0hXMJnSXUWwhSwBLUnO98FlJJmcAaXiH4oObzvlC
A6Nk8zGH/hEubBlpPu65Wg8PDVhwpN7dFEkruDInvuC4NHVXzdoKlheg0jdVMLaUQ141s7FbHBx0
udSYMfSLZlxBNDJSGZjFpMTSa9/kL3DJIqk7wgv6WpLPgWXqAtLmzH6RrvDBf7ByMV9KT5Z27Lco
TKR/o/Gy3ub9r9Yk/O9nxAOL2X5pgiaGsYvP8xGvFV8hWq2P+zXtAHmyo6gIjhXtKwWKNU+uRtOp
xmeenwr9ffPkTWuyara92xyPiKbzNHAb/7P7rQLaO4JOS8hluw9Y/84kPK2t/Ph56EDS83zS4zAa
SgQYtpHAJqIAJjvXOp22RRvkYtsszIxb/nGvOJPYNEVi1+Wnd2VgHOi+ThrqCi/+IPO8HvP5QUuL
9ZSvJYOwsxHJVD04C98A9zs1swRmBvuowLlgF5Z71U6j9YLvnBNxsBaMtF+fyeEqHMfr9ZiDn03B
R7y8xO/7J4V+Twc3SRb7nwxLG1i1TjDjxkF3e0ryh2NQ80u9rvOW15uYNNpHJ84VRSphkX9TkLci
wwkMr8ZzA2RiAnmELxaVErNz6iNSjS0dXpDYEd5ibvrES6alcQynBIP0j9gVUQbufxqEyJvsY70/
jceY/cYY/E5m3XR50XDnJ5S+YrUqux+NHnXVH4ATuvzMtiAw7rAJhEGuXInScqO2u0opl/kz4NBH
9THup+UkYTGU5QmfKPf53ABYpteDU6pIimwWnLfFRBvweoeUDQkhoaWCLwDm8IAcEqmepjmcXQwm
jmX5CH6BXpBU4UaqA57lhgk49XKeoQpRsLIERWVTXnvPIu+N11yIqO9YQ8Vp6jmcsFDyHNMWIvgA
3eZ+26j/ruiTRf3Mj4abW9E1hoRZfdgXZpN4t6vC0LwCoVBbhxmNVIRpAxEUN9STvFdEzrBWgg5L
v2OYHw9wOcV8wnS6tvGX0Pr6yYHJ6lsMu5RPJSGEYeIheA6yaFxy9k9qxKTb0DdFEQe8NQXgZV9Z
KS5rB0GU7OyIchkWTG2j7djl4JsaGBQsyWl7d12cJLux48P2W3AjiEidKJDevob4J8MyGkOuerc9
VJ4x6CE+BliBQAbqvXlXTUOLWkuLiad33aH7mB7ASuB2i3YQsbhZAJv9qGQt6jeq/FwR2+TSaHdq
/l63CJhhu/FywMY/VJvhhNEG6s2simqd4YU3Zhxlj/IRJUmC5Nyv3NpaowxPGZWbn8muSOrKy4Mj
ZPhkVB0ZqY0LqTTyVpehJ9l22Dymx+bYGxTR663RWBSEDdfUk4uIdpeuF4cJS7UoOafbGoNqZ4OD
9JxWUYeBJC6iQyejq9xXPcE269ogMLjktMuzyfF6VMSyL0tRpTrT9DTYNmGd9IWnGGBVZ4pd48G/
2wCMqpFyQaQiNAbB+7Gz1b4e4foYh91JNfBVlJtsOMfxZSoQBwZHuIXuBcZ8N4Fas0QGzAiyartm
Ej5rjd5fF1wiquFXscUNL4rCYRIW68BEklM+eOb1XNy8k4FWx7R61kdthhWzLvhO/Dr638TMRGm2
ynzPH83R9ubl4lnToD02SiV58y8brBlS0q04s3jXE9DbwvbtnF9OYvM01F9XFSsV8hka8d3MLQTs
YNYIndgXTbwaoXJegdE2Pqfh1JbKP4El/uNxTikmVncjISj8O4gTJGhUD1aYQ44C5GCGfKF7N/4t
Cl10Pszc8h0v3Ychh+7izFLxhVMyf5XvLkh4+5EUwJAsax60czt1cRUMdmCkl/ZNmq3NW0SQp8gV
2E6fT0NeGiGI13+VfdkyZqeeShTiQy8o+6+4QiUO41jK37463lDdA9KEjwpKhMFqZWvm7Q+ps3yM
aqvjzFodsvNWvJ3etKRSqISecraY+E86h5RFtcKyMchLY1QjhUicNhTn/0QQ1Vajm3T5dUPeCKX0
0Vo77DFZTENu9y0W/KA6Ym816Gv7FI7w6MzOqqZBl2/inVtHd3iiV0BuI/FU682rdwqV1Hq7hfWV
Azv/6eUHCRM4rN/0XLdHHWQPTQ1O5tUVt8pKEJvV/uyd1/0GSKjx94PpQ1rB0tRqfCTht/wW6JDf
0Sd4q6Tm6PI6pSMqVNKMMZh8wlF5ACCt7DNKs9E5Jnk/Nk7vmENeoFYxacRDTdBLhfb2sqgMjskL
g1P0+/zRmeHF9g8b6rkA556EO26pm/o2Ftq0V42EpydX9tHGLt4H1eD3RUFMVEEVA/9lndxC4AK2
zqHDM2ie3G6eG324Mtkl5lpEw1hIyR6CdA5InYlLf0oRsxLPcBFFtTCC30fln1mCAfKQ7V6VhRPa
OSwVdAQS0bcKLOUVQO64xQFOV5M+PkgSlvzkFv3P06ixvOyVoCwcKLP/uh68NdJrS6LskGyIr6vZ
uNqoZKrRTTA4F8DobJO3CfBJFPrUlqeCs3/bA8I8RPqUymPjrP04ZMpNas2oxIYHQfpAWtwj8tF0
jUI/KSPlIwQv9/n56XCVHL8pDUKVulqyPBZ68BZxHwiNWL9ZBL4IV39EoQSsqQVYlhpfzYA+fD1A
wtKY7oEIX69U9P162g3IKamYvWrWSfdqL2320n6p80StEk2TO/dmhc154ta5+sxtsltoFXskND2g
U8G5dVBvFFINNGrrARVCCxfFx5cEKVtnt9UObVW5O9vXoWelIPz0NKfI2KVZcong1WpXB79c38WC
K284zove/5RS8D/BvrrYSAUM17o7ZAhxmLGCskbqrzfFgZ9+8fA79E/b/zXFvA1AnHUVOUyzwMu0
PMC9N7oY+2tpvAqXZRW35eDe6rLbk6cdR2YLrrE6cG/Z844Mbs40YZIdnCAq6qqDioeaumNJQE/I
BWzhiSw1V8R+wQTPlWNSq5HzkHwliYiFNEpR9TdhCyF+MWQARliyts76tzu9gLxQRCPiMyHZ3yP0
HgwmwPNTfyBzwu5WMlMItn7S/V1bxqWJj/nSWCEkGdnC5uKrpSPmBgQp+8VR9OPL9kpzomVE0Py9
2VieaKfZ45UQPW0YZ3UqRJ43fSLtVv60qXayaZfJPOvJYwIz8goLeOxqDnNS66Uv42hvtpBB0b73
pR4yMdCeremKR1NsEpDlOtIV4PHmnG4jD1PMKRFZEXz+t7eSgJwnhkC9uwkjViVPbzfuc0OItVqn
XpgotBaZPuGBOZfff6ZMJg2lEKOLwJ1JuWJIkh9hbcjiD5j3ij2ECWRiseOqjYbhoXZ7jF+/kfA3
x2GFNVZfnB/7vcfdgUpgtrD2MO5BtaedolbepbeNz7qUtp5TX1fo3vG7UuvgYLLnsdubtkL/JqK6
3axRi046JYZC0jZW9efVcCHb4X1fRbcHekWM19Xg+g82Kev81GzMvp2EEpLPBT6UwRsVqhiV0gA7
MhPe6svxqfIOIm18CA3OcxoWiSdyquhAS/mRqyKpHsT34+Xq/96Y4Z/vDKlgpWAfBN7eyNDm9gMV
INGitEVC9VuczkYven9NW7Md8synJoXHV1Jp50iZBFXPdaayhartcp82DeN5qmkJZOkEoDzlan/G
4QDO8xJg7tErJ7C06/msNFerNbXwEGrTx84dLq5X9T6E7BG0WUwxjzs7xSl0lbdCUypECv3/eyRC
RNfwghDzLjCONY4UHtg8bM08w3z6w33Ba4J85zZlglSTUP2FVNOJpD56LbA+lxJYl1pnLzcBKLKI
lhwHij2lL5gyfwVWpb8rmb1zPoc2E1DTVtVtFex9vxtdmiY0+1YYK6ACqT1SuY/ATpG5SpoxcH9C
Zh38bkMz/JSq3/hNV9dO30EmPN/k9+HAzzZPfgqwMTRugFDcNDF8r204PVYuLUQzIg1Q/cXt8vli
cG1h41ZQxgIcy54fvLSfQLj3awNfJqwK2AMK7/Bp4+XIRqyjXeu8wEbiMTssRIULKCHG+rUyp1nP
QLOlwasrvzftVZFGosZ322tTeSUHvMfnuUgD/pEni06c2D1H4eAiiMkM7naHjDZMlmdAnKwqR/lF
66zhcQ1imx6OQGylyPtAn4LMj5UWVkZV9SF+hXIqehD/9+M1hpLkvc9jdZjrchip7mn89NxbytYe
2QcPr35h83W+wXPKi4WEqo5qr+McJvBcb6Ngh/Z8EvtEEc06Ojkgr8qVPeGfHqOhdUyDpjdGCLtA
RSKy/ulZN9oeLMsNAhAQmT9/Bh3aDe9NGCnrWchNcXV6Y93r0yp8qKQPnodHdk16bTEFqXu7C7PK
RwKF980yi9Egj5/eogDQ+kIlTRlD3iCVMqP3psF3grZ6Y0BAWvL7FBN3sOBKkWnsDv2wvN04/pgd
3BBpuSNdLlleaVi4GoutrmoskjClS2O9jms6eOsSZTlLMiVbEoBO3H9/Km9GhkJTo/mUEGNDzKuM
3935L5btDt9OMQO3S5UQZ45rDd5419tnXNzRWKSg6l8sVLmX/j0MpjW/8f4oxiv+MNgRBl6Qj3In
stMQZ6uGox5iUxWBBH8MwPyy9H7zqfSlIiefZ02KJ4o3X37OceDbeP3BaNyLminXN/hVtOipHhCI
jCTeaOT6x0z73CSKJUu4h8pZUWfCPs94m7oqcqaAx7x0vMGu7hSljEZbfIhRBklH47kWJ8BMCzVe
ERsrkJZGbxl6FVzlnvcDJq4wkDZWMFJ5cq6u5O+TqJGFMpi055mFQuktR0P7XUnQximsy8F/G4cX
VItmEi1jLDs1fWDrpsSdnLEn+wKCxNnLB784EtVKoleoEXtGonXf8bycC3Cf300+U6oiqUi40xN+
/D143Nfd8lXVf+D/Mhqo+LTKde7krmGk1zIrkMJscUt2J82Shx2ooMuEPWo+aFtc8GhKkWrVXMj0
SibOgFgk6K5LXIvTYKVkL/V1Kd8JPaqCTf2GCIcmThPHtrKJNGsYV8a+OQGrBoSev0LdNyQ0Ws4q
cJftO0/uB+ZSirs03g0yqYhDNzapSmbedvR+PPgMISKXgKauYSvF82cdKAMFtXfdKWCtEWShlzEp
qcr9fiXUFohDu2dbMRkiWTi80q+P5B94h7wryP2M/8yS30slJdzDZsElIthR6NqJKHD1p83PTJfv
nbzPfck3z7cLf9Keor9MZsDHnzoEUrSSRdechH6ULo5oyVhBE1WUXuhusryFM1pz+yI4xzhmC+kS
dzXQV1y65RbMTEBxU7fMl9IUZFewmL+1xzuHN4wqMs0WzK/cSCr/6rgKWOhI9JDn33+80PTbbjqs
/uc5/2J8cT1cRLMUNHo/Bv7uswGE/Ip/0JI96yDfJj6Z4Wcc5Jt1wx39H9gWsaZPo72PdRGC+Xvc
YeMBFfNr81St9wfClIxgv7lfUi2WLAPCMl9RzVA2QBsnORHdBSdbnYBfTLcK1tHLgk362BzElv97
NKSbEmMwuJj/BFVt7WlWGhYsg5BkJZjhp0sELP6GAECn976wRP1KvGCE+NP8+ErPF1ywun7k7biU
jYyM7qXc9hSr2+P4uJXtCcG/xTCznsv0dbS/U4lcOAIyJ4xEhgYNOqRKrpZdSIuBBktj8h+rT5p6
9mgpjqR2SMZYCDWDfSg+8eeHVuZzwrb0ZUig0BzpsOnWzVyfO3BPT6zXsaYCxVMIXQm7P2N4XBb+
wxWDq0e1y/YXDWoG8kGV+g5FiCeZSkUr95JkIzAtqsC5M2ZRtHdIkHvMgfnzwoNyoEq+bh91egAe
JdSOx2EbtC/dWS2SqYKlC0QpPh0CMeV7Ld/yWMs4dwKGbhgY46waIrTutpBfBQrH9ZLCqZ/xOV16
kOxrpKBUOf0EdTZ76srAM1ZhyoCGXyfmHKfRcinoY0G2Leb0+Z9q0F4nwdMXjkRGgrwUry8PSFHh
p8/R4SKcei8LdPhjMjHmNl7oIqXXxoYGZVAMU8Dc23cxnqedVu+Dj/SYUrqp3KpO6cUmSDvpJNw3
U1BHUyrgNSnyxRchWX0YOZpHMa627ACcYg5mQJksJjzFPNMSu6FEC3vjcR07VU6yD6+ZqG7nQ2eY
p+EJwLQ8Wkj0CDNsI85RFjZIcsTMDyNKv0+498SISvhuS+Swn7KQRttBEL3kd3hLjVbCndVqjU1Q
VjFfwWVMvT1EKj+9x+mYQTdwcw0gE0vluIGa4f1qo7gHTWYpD1PzFeAHbAq8rIk8kUyT/sDOJmzm
bkUySEyq0r75R4Sg1qh0JcBICdIeOYmbq+f+ynar+rM86Yt4Mm4pz1JJr1q/b6AJaV/jglISFbom
2kf6ehMXdfqoc5y+OuV4jdFPrIqlA6L7pycs+jRxjOtD5qGNOwY4ku4gwo3QxRmxoBQmoWDVCPG6
HDqLlsRrYDDFJ1hI2R7uDoTeYVA9uI4olO2FlZzirDsJnTJyD5HOdXtNaBK8uPvTIwMsseNc0l6z
TRYkUvDo5hcU8EjJ01t6oT8r9fb8FOYjSjO3+UeKHuQu3DkCePeadQ2qPbG7+BvNZgwAGuuK4Jnj
LoJOfRUgLUgT3Saje01XE6XXPpM5CaAMtbG8eCJ1hyW8M0xMxXf90x9+dc4hNeOtfyF1tQF/P47V
8QWNgo9U7Fjm5sLHUJLm1My7prhbZDtlDrxCH737/ZBGiQ7s35lPTrMIzYTLeMprDJz30xS1aTrZ
KGARRMJWsnxezJC+WlSyPyB1plvyfZGvspTkfuKYplJJXvwuWcBS50UhfV/y3829DZVAeBY/55Vy
IRdua5T2wbR6OivRld2t6v+mTmhQao/RWOkzHhPE73Nbzt72dKVcJWDtyAm/Rpv25L5eufUtxjnb
qdF12Pw6LMw4EOeQP0MLmaK9ca6diThsXcbB3QU5cxWXHKGGLDWussswwfp0ntM+XjVAhQMQQdBh
JeAHHWauMgfShpOOYgoD1aXwNLOarLE6QMyGyGamqSZOGXPdCF5VolpzTIDgKN8e+NCu28LdKDk0
Uhp4fY4rNgyVd5fYaXx2sO2ZMISQbpvBg2GMVCvpMnY86vozzRiwtUYXcgFNaKonWlU2hncfgFt2
nmurY4m2t2vOPbK1dhk5QS3lC47Q5zpq7T5DIGdjCRa12I1MR1gWB+46MrQXhrMmmrId3UKTWTvw
uJvhBDqvOnxKkCCiaQNAl0C7HWdww8no6EgAeO3/cfHlB/yLG7dSu/6RPOvVSiHcCntThRj/rKhi
T2wd6r128kTWOO2YElSoyjE63S8I1OYzbr0TdFRxTxwKHVAngJ8UAvuw4Qh3rgHlPDgJlh6bwGqe
VWNv5fmeTkWLriNNdLNeQzQwauH/Nc6mdMXtD2ALBfopPPx3qhlk9P7n5biuEgVjj/+oKZDP9oDH
SZYYuLtJ77JQNFLTVbT6s+Tdi25YRK0j0Mmtb7zm7jHSKuqEYdHeO3oHppd7mRy/MqSDDYmuu4cv
nciV0Q/4y+7MoH8nEyc2R27hZeTehGbhiYFq1BQhdMe2ZF0cbYKRDECr+FPjs1bO1EUaCc88G1fm
Oe6UhOaQb195sMSTiyuQak9YkX51I6wqYO0PIdO6WyPcnbuhD3q/wSeoJeXfbwpi4pADS4Gw5Odw
Ep00sNua6hZ1vmBjrEwFIrT54/19qWFoz3cmUksY55O/cM7GLpmjogyRIKlW/L8xwuuiGfgDJo7h
tNCLdNpOJ+hJ/MDN0yyHbuIKz8iUWpON54UVG8ufezLyy4jS9gEGNj2foTVBdQdRtv+McCwkYdyP
N6hUlOWLb+vJCgy43FdlJAi6uSMpZKHq1LRYBH2+z6fGG6eY9xlYp0PRLciqhIGFv2lqEOVPmUea
b/vbSwplg04W4TYCusNiYSsNmWx2L37eFsnj3ttxGPVfktxTcMXP5OuUhphM4aV3+bVt9N369vct
xmPY0cMtX17TPE2h+3ZZ3l7LTe9bqhIWxdTH65OXisSBIlF9QUQGrNzhMpv88Cg70Xl4lSSKHRlR
N6O3O4jh5U+CbR3MouTXjF5RwH+cDtFi5uYP6QSp7Dw8Em7IRd8bOYo1jxiofRLrSl1JgRWe4/ab
ZN1PSEWhLbRNkBg95ix6O172wuwQiFjcqaLgKO+y4EZzBvBw9sFeRwvTX4fyIMMCfOp6DRLJkhZE
/AaTgtNtYd1D0UpNmPPqZzVicWoKLU2tCtkYhCq1CNptHj3c9r0b9OSu2pRzJdLA1y8tahYnLBE7
DKtHCObcN6UUfm1M/3Fmpb+AzPUkI8bUcZV9Zt4TEJTZiid1Y0GUMxMb1B9SPjdrH85L4Mvj4sjP
EVfz79CX+fmtnPoFVOBGYd08s8Im0Gkhj/MfQnsE8mmc2UM9B0TRufdfmtmd5qf9gZNoAzv+aoFB
dMcCDvvXKH5yvgHnR3hN5JxZ+lOHa6Rl/ZwtD96+YR3IBuzcUYvLGisVG9WPllzmW1rvC9wgI0FY
0tF9XQCnQ7fWZG6mcEauEB2/apAW9xcKdqZDdRtfjma+S7tT+iyki9nHSZXsU0ANEBfoUjio+b1W
GcY6jTMUEafAYjy4Mr4ZICUg2B4Hs/+1A0/gWjRCuz7dVS28D5hsxpSPmt4ZCd3gANAzNBIXtBXx
YA/fu2ZfBb9LjBxy3F2d8+AQ1RWpJYYf7bsULm9RMF0tbxYicQtjRDSvUyy8g9E1xFq6ojVG2K8l
T6A0qyp8M5WwadsMuCF9y0cNYILOjooVfBagD4+L924DckaAeBZlti0/VF1vb3nOjVLkAzlrYq/M
fKX5H3QKjAN5y4Wu2RZTkQ1MXXld88EA4uWgDVWnpWVhSlG1PEaaxpw9KieGTQa7/9rXvZYFaXoC
wmcZmINuUjcUMg7sQhZyu7/FHui6vr+PzPV8KfznNnSdd1iqR0MS+9nhmVn/+zqh/IL0aubX2khu
msiuVxeaUjReEYElclf+wG+Ffjv6RhLDtfVifd2OtO3Q8ND9jeECaLCEPP5HoVzJL4NA0oTLs1sq
MZCme5k3UYeL2ykKPpb8995Dzt2Cjm+hopERnTS6msRPDHPDFpO9DFLM1kz1/s4zwRhy4TamWycZ
u4kvQPKcAeD1TCy31csCXiC22T/cPNc/68CzhBfN/F66X/fHy0rv1ZiJZbJxS+tf5AcyqNSJWNzM
kZELNiBFq155CldO+VI9r5JBWrIXznrqfwdf38tWOroUhznLQ/B5PbvNglVaMO9qzWyUY+eHYwmQ
xfZC3s2wKwepSWNZAIJpcGeHRwLnHGVO6dE93QWqKQcYXE4QNGTxhGppbK0XvvQ7P5Ue+/s9PzP9
y7Ho9vzqwVOHbsdhVv+mLjaL6Dr01vc7DepnQEOHQoexwayl6I0qfWRAE5wtzlr7YPr4rliOkIHe
sZpA9QYpBOkrxShLOuk8szyMAvLaEt4ViHHEIYof8VxhGnWHJ4DgrVZJmVOQZEPE2oHg4LjZkHt7
bTzmqGCBz89WE/cXhZP5OTlgeFa5qaiDEg/86pGXJw+45ywrAntE+hQWcLMLoULMf9d9K8JIlNr8
kkswmMehfaCo9+gNcycR2KOiPDX1RjWw4/sr+06IvgNulBviOR4rH8OBrsh1t7Sougv2MjeiBrHJ
NWUr9ovf+OlgGyhETTVlS9ox5DgiVEOMB53GmSbegXdFFxxY4GT5HPGyK8f3MeB3g6rW+kr/zf+g
RLQNDQNYdy9defHQXqzIgTgclYZ7i4qTn3ygVo1xhIA3cMAyCz3T9fH/yo+QJDlDvvWMTTvVCgkZ
JP7VqZ6h3UlWY/tR5JOaArqifpwJRR7pEAcS4j8MQzyPt0pDCC1eIP90ByNkzvP5S+v+3PqfIcRf
8XfO6/1G41Jho4GhDRMmBRPiqZCFVQlkWm0dtZevTeh5ME3AI7KIvy897rj2CHKmERj/UILqiDP3
RX2y1Cf/oeS5G8RpLe6+6pqz2Guu3TIWDjxeEG+N1iKBpEkgYYECdGosIB9VhdqWd63kgN+Y8tro
TM4tpRPu7wLm6rlB5NJqclpOdR/CXz3wdj9zmfe1fViYdLipiNA9frXlEyddRQCLinrLg8s63DnC
TfdQhD6lT5SHW4hXMFWMYT7T0XsRBRNG9Ti0rzt4gaA0qvCqw/pKUWa10jeHRVcq8yaX+mwiOZUH
mC9AAxq9/GLeibEU5gK2mRV4AAqpPt5R/bYVY8ALPq/fMbevxeo2jNifC+77GGI3FwAcOHfPtZmC
swd2Cb8F9ZDOydKQoa/hI4a9xJgTFXRT1p1Uq9TOxls3AG8KZ3xGb0iK+5BSBuUtpVHO8PU/9df9
39KdHRkctw44LDuLmJcuLIyUWsiVRSLc/SmWX+GIz+7p87KzIc+C3WJXF+fo+rnkm6mXI3Pnc9Ew
G6c/9Sm68cffzOpi7WXKOHgHin7R83uvx8b66l6ZZ5o0hMPtkRQ2iDgtZhEN+h2+Rxk8lcYRJDoq
QJquPCZk8KYs/Xu7iB7iFdqAbDn9lO685UpZXO2Gq76s7A1k9IxRRPpOPzKE0IepedR9O7E9/Sqm
YdAj0b8qrEGARcVXBAepn6r4UF6K15MnvGTZl/xZg/o1SMgqxU774yzsGOXyBUObMb4qUsir+wzy
6eXhVVa+uW5onyh4jzbJ5zWpQmVmql5PNGBWxU2NA5suVDKr+Ulyss8o7vxiPdjv37i06/VOl2up
+LrZnQC80i8eiOxNbfHaP9oEJO5w5YCiZZp070jxVowEttWgNrXnQjnYqwbQoAnldanCXqZHhwpJ
JoKUCOZcTVSPIGTllHXwJyGJ9PzY7XE7gIHJC1c7wNj7gyFBoRRxGe6THUUqHe1neix7zh0wjyiD
T6wY8bnqTzcFyXEuDF7UbUAN1pxcxDcwohQP//C0aKtxJVTEIrfbrJjaFm9qfCG1rVoaK1Qf8SgU
DDS8h5aKkJO8IgaxTRXLIOBVJRQXtdUtByE8czZnHPTyxLBqGssc+ybRZXIPX0czScpbG1PdABWu
VyTI7urLOd2G0HaXv8MAx3BuVJBFq8lGu9O6iaOxpb+wvxIOfCxtho0aHkNHzyiys4OBZNfVD1de
U1C5cE+pGYDvLTAx9TXc+vxgGQCwa5uEADUeuQSXhI6EobjAg/VUC7y1cw6xLGxSm8gxqi9MWNMM
XjyheKHGWYXf92wlALMnc0O7Rl7TkqE9M+9lwtbWmx1Vti/e6KvnrCGHwuYC1QZEhXieHgBvOOXR
t7bjEQmEXuAS5b9Pim1B+Fayc3laOVzi/D9o1zdANAq789BatYxqhAIANUxmvYjbnCTnTs167ks0
MMuMabWwkq6P22sAcSLyY0HDOUIIIaSk2T/gVppWoGihvNaXlWHOZ0Sncbv82U29h77IpYHL74W7
PBStZ8urSomrTLqm6ZPfNYxKl0IfWPHEfOnc40H9ZtIwEPXgYYRG721XgJo6AOT/Tft4AOqwEW0z
EzfojXB5fZ5FzKb/Aw+uix/1feaoaLoWXOcADDnXH3zMIxb7HNLo4jroSFqRXuJSyfNzKSboXPb7
XGjyNGjAxMNDHouk8WHk17KNedIFctNHG5XtnFjTmtNv7QgTlrY5Pr1xFj4zx28POlwYJ7cHJade
M+LCYOYnW680Qvwg396UU1OHUo1cdjAeQbu1v9Ltvy4g3jOlxqhhph4cK12yatilnuKpasBLjWlY
7+mQbOdDRNLu1aR87njFBkJGMq7WytTtRU5awtqzlWQ9Kb6UuU/VDVai6WTcTLCKVVP/IfELZUqq
YhRg5bzxQ2Nn/Ra+GmHnW13tvWaCDep134mdyNoJ06k9nQABcl+vz/5MEWISQ95DwUkhlJ7ghMBn
0JqxLqxgAJozwcKr4lUv7yGrrLeRCfFyvD82VLel0tXL8RWFBZ/GYyJjmeBqw/LzJ8LMzG39DFDI
4SQqKLOimCGMIAtL2M0lGjFdHCp+thM1kkPNcpGUS0fjaVTQAMTwhoj71cN582GjAgsygqGse6wb
3ENUCKRXWgVHAG9a+DB/YE7vPp9jTYBSOMj3G11KfRiW/dx6NNnk3AZEXMlte5I7ofhcZC2dDeFR
PT6jev39DSG+xj3cP3cyoebwbfseQnHzO5FhRyIXozFgEs8CQQJOqEsG9M5xRqXooMOqdelWCRbs
zi7NjgLycSOYzcwenYm/A+MhaDMVLMalMChnr7Al8uYYSBX28WJfgKBvZg7wfcTApVSfk/wkat4c
L0D0rfo1+gucGiejYLLd8lVR3eF7prSQ79F0cVD1zCnS9r82vq1Oy7nu8BtMwrL7GhxMHGHUBPwS
0hPFJxJ6W/JOQYf0F9TF8FkE74fhjCrGwQDVTLJOUynO8ojo81LDPx869fzgeLRwCpYuHnCdrpTp
xIQ0JdEJasnKXYyedg2SVcUOisWjDo4HONR57RXPIyyrktNziHNpVeekcJy1tg+I6Al5ExKV42/y
Mie6uhE3xOB/3MXYjNICMj7uPdPctfQpSDVdRguHiaYqHrUK28oHVimCJ9zSWnauZqsGp076ZkpU
MfzCTK5rWTxv7tIDxdbAqstI8o3cFeV358u2QTHJnqw/y9Tcjcz9phjwuBmeQIdMERanYOpSi5mn
zcHv4KK8mp3cbQmxOZ50Id7pOH2jX5fjaeFzvZVWwQblU4bRd56wp3zw49gneP/2thRCgzNWW9hV
cikRAj09L2dzkqA7RpxG6NuJieu4G7sPXIebVCHM3NzowP9hpJsIlszo+y9Ti78aQjcrDixRvoBk
7atka+GXU5RU+2kTBFy0ViNhhzktufySOZlllA8W7rDBlp5ab3auOLjRujsdZRsC1F+XwlfG3yDD
0D1EC4fl/2yPW9Yg0Ocn18w2tCbMqEMB0Unxa9hm13MHMS7MnSuy7bFe+dCVRL5GdRNom0y8MF2T
6IDVBqTjWERlFISpvOC9F493sHsQjT14PiBiJ70+1ZEmvUDQut6w57XBKyduYaUcqk4MGRFfhRtL
x7XqndgtW5ayTSqNt/YnYJDfUfovu6L2Z+kMzQo26JuZYDxiKaSFVVnEkY3ljIjCe4iZHya8weoV
c1WxohYWvF2NVkAS1BJira0eGWEaIXeodwe8TPKtUpHEHGUrrfQW16dAS8OuJTas7Fl+fqv45jjB
3INuS8jyHZJEiWbWpFbeHi0f/CHW5HIkCWKooGcvnv+cgI2t3jZPpUwFOCAem5MzSFWun25HrwBG
YjVLoXQhQ8QdtPvl+yOCCz6Sma2zCjotf3k1VIH+VFeVR+RgbB7OhYOL2mkqmUyjbpJ6NW/w3Hyw
h3CoR/4cWEaKvhSfk719MqOd+cGWZezb44KKYhtrWBrSisd+rELkB4fJXgPRVRChygeY6/3FIq7W
1Ceh1P934506Yfyn9uFJJQsa3LIViWcgSWo9PdiFLeANj9hMbMCfaqkahEFD2TTcmGBAV0Nb6WF2
2axJOMqEOkdTKQ9YDWPxMoLpW5JktuPaKHi9RK9Rg2nVYSI9Tf5WoU4ZRs8WeRh3ubdVzq+GMKT/
jM8yuc/kpmttnvpHPRwun86CvIBSWPu7qe8Zj1elUauYj9TfZJ6euGQqIX+kFv5vU8ZFZQU/pWxt
+vwQ5lvcqXHZWEF/eHjMpVd5UINBDAgHPP7po5FuHfHm7MOKKC4rtuU4k5eqSDwz/FYoc4+I3p9L
WXGwdxUJy5rlyF6eQgQtFwjmgYvTCfnzKznKp3sjJR6wBc8li7VzVgvInFcGAbi8gboHXFOWMvih
Ca19kT8IX21Yl2ChzA7HoBVal0NXOorkT1D3/AKe0qLc4WFHf2iJeMGC+VLYLuD29rah1OMDxKxZ
qrIwMR28V/gnfyTEl+FNZ4SZuztewF+qUBWtOeVa4A8NYdpL1KI4Vtwk05V9wjP7e8RCYiJXvyzQ
dZrQRfa4wfgBnWTcQKT2G4clVzK2oLn2+8fniVTQMQ4Px0j8hHO27XK1xN8Fw/BFvzgsvDnBphO5
+0SE6GTT+mPp0OLU0b1JBc+IBNBCky80g0uCweA94vKCEJ0wjzBmaXlFYRnms+AQILHO2sfRnks8
K48Q5OPWMWLgHuN3saFwJ30jCDIfaDOTCWS8rAkNWzIHy/O9OUiFkaRSCVxDKwEEvq8wBSNycP2i
9OiXQzTwkl3AjgnDEQXN4LDGSakdu+RuU4ywSyACN8fyCTNx2Ze60sfM1ATx3hCGIqlRrU67U297
8gkWbdEKb0fBCmymukNoo83bp5a++LzEU3YLve0wWCMisVT6EAQr3LOALxeG5/yUnDb51grXKyoC
LJaj4l99/dzNntIxlaIdsq8j8tr2Rri1gffaPQNkYwUAOJht7AFDfoue+EaNe9UgD1BXxaQ2k+OA
TZ1sM33cxf8ZFRI6vIvfkMbmhZEmqpyZYJ6a/AMLgL/Q6kmi+jYDc6N/Kiy4ayysD1w2cT6/frcJ
664ah7tTRZCouUx0W11m7HcwFwXq7HG1iYwBnHkhFTFJ8cwPduvKlRsEbzJpEouzocFr7Ma+SCyR
ljUE7KInA7MwCUarP9/PjTb9mtIPxZgvfRWdWaCCIjMUpno+BIbAhZazwg+GwqwsBdf26JhKeYkJ
39SE3TXxtkR4iKQBhpjshgM6+EzSR2sUXunntfK92Qtg2Gtos6iXt5mpBIpgPxkJedhh+A/BsSFm
lyAvZrVHZhjw+PFawlRTTXaWtWdca/38ZN9z9wJ0aXNbM/cKem0vlLR3PM94eKs3vV3Zg6Q/VIMh
MBfpM/Ze3Yh92aSdeKVZ2Ja9c4V+scfIAqJdJXjgCQh32MqsRswet6VVhEi+uFwoKg93my5IE79b
UeXx4GaeRJOC4eU3R4BpyTZnNWV3XE09Ya0UGU57R839ZcEKD6piur0ei3WvUtYENmAAyDXpcJuL
tZiUbT9sEjfW40lJVL/4yyL8IEFDd9IYsErnSKiEZ2+StEnaB4BEHMecFd15R7h9fc/4oMjKhCNq
ke7jNgkag7T3v9FAAv1PDCc75jkerMgGrnUcSctk8lmmk7y7tf7w/8pkcGz59yBH7Z0eEwgxtAq0
BLj67QKmUNLULyLhMPrIsyrO2RKAT/bj4eDPUOGB+JBHBcghYvIMw+f6HzGoPYxCoT/2lru2YcKW
BM6Ibrq9UG5+rll/+e4RZdOQmkLgpBReNbq7yH8hryrCy3YPjb9Rx/m6tRTq82lrDOa0UiUyqQvH
ZjorG8vrtnLZOFXvscMYFKbJS2GwLXzqb6Rm+O+vR5daHGrlAJbQup7rHKGWcMA5CRyIc0kg853u
l+0zjtKMCqTEO3ISbI7DVIS+oD5uOHQnLVeLDyAB+7xthflbhtP4e8Pk6VV6Tveb2uKLgOZv2+NK
e16FlggzB9R+DZqnkxLQDGuXMBT9SoSd7yCqriDz2sT9YtUENku4BOrtSF6eSflXzEDiXeEk6Sku
gfp30gSkaccC7cRx9Y+MeM97LZ0K7Ptqa1x4f4zBXfl5btggYT9/Ji39Rw+k9XHEuun6Rz941Kjh
IzT58DnAguQeiNu4crl2PVGqkJ2ejrXufpTKNKkPG/9zPQAFx+JAaoppQ2DwJyrpVWzhdEbwLlUj
HLs+hJ5AMGhgfjMAbCv1WzLmZGS1g3PGsLGe5SlwzKrFznWnbCZ/r5QcCwbShDS+SpZ0OjpQZaf6
Nj5xN4PFXFO/V2YnQvvSIZV38nJXBAhUF7LNS7KVSsuQT+p+i+lv+UGjssR3bLsaFjn6mPXr3Kol
ae7E4e7cHuNKzuryPDVnTqqvXXWsEkNpdLiqTfYIJ4QzffA7E1RKKdvGa35W7FJdNDOR3JPGu0gT
oCEA8QfHHic9PfhXCzULIIaSdpVXwW1N3tvxoVh/PnUfbxhd7qEzTAT+GMRIxXpb7E7TsCg/sxC/
QzYa9sQ1AvYQQLByiNdmaLGytsnq3r/C5DH4T5/h7Um+0S64A8ETOeLfw1z1G8R/a/QIGuA+sTX/
jEGWQ+FcqK8Uz15U9OPcgfZIJIvFXuOB7M5Oj7lItHO3IryoVAPRYCG9Ra955O18ycjtJJ+sdph6
L8lX1y4wS7pJaaFZ2+nfT1oi+0P4B7iTQ1sa5THUYrcKto0Jxfiize58qxY3Ps7f9DQhlpw0QIXR
mrjhgP21NLxEZAqAolniMGiBgiIVuEyqDIMAxJfGi5QUac5OTUcv4K3l2fnTCTB0vB8psvZ4OB1Y
N0TPff3cosVhYAAhI+f67J2cFQn3WynbZze5q/50sOpSi4BWyNGcMmJ3ftwrumGc8RBDUUgMACyL
BpMjcjoKE8lFpvzZaUhKBiV4fCEyrpe0dzf01dR0BRIoU5UC+ZrHDhle/pkoZwfZmeVV3k6IMmqY
TyXdNdJbo58ydT+an/EfHprBSMDkw9bGMnJVclhWn4d2msnJKswj+hh5wnzoOPiE8mKpxXNmIj2t
wTQ2LUktEPe0BtWQxGxYP4MiaNjT5NkViCSeqprAJqbBJeH+1nYtdX6SckdnOljO6FY1u8i2lbdH
tsMdjcDQJZHmrhIhb2VZ//mRgRQBipE/XwMuU+kM1Bck7XOgw+429AGZ5jahDeKDBBQroHAunHPI
Bedxa2G1l+d0c9iEjxENTdX2NKKHJC3A+IONuhFTlLdsUMjRxNhr13TFzHRDFeVo8itDvFc49nJc
9EfhXe42pWX2kNvwQPATsJxIYB4PhNnu3Z9NGdeEhBHLEngPiRxGCBv+/JQqj0vmQdHcIJ2Gk4bA
kWYHwImL7XnfIHKUVKm8at2Xl78xWJEZhpNjzuTYsrhdQEes1oyvYBkcmJbCKDhUjJT6F277lcii
ev+cTZr6EjPx5JK2tIaMyYVsgBeouNKVe3T30ReS4q/COML2n9Ae0VYoWX1XarDf4ULtNC32M5ng
HNOv6x4R0tsTVhcBuLcOxlMB7NwdRhDXdm/0JL+eq8wca0zkyif3dUXKfOq6FbJVxUEsS0SCbQFm
JHymU/Pn9H7qrmotcMG+9N3iEd2pSjFEX9r0vP8YVNkpvivyT1D9qX1vtAtL2oqRjoocXaTKAjrW
KBQ0zNljAPIKAZl1J2rocosnsCkAbxz6fGRczpAWehwY6AgGseungpw2fXZSX8kkKb/pi0jRfhsU
B41+xYqzp/+NjhTluVf4ulzTnI7Lr0NReiBi8uwRQA0nrGOeK1Fwv3obUzusB56/k4RlVo8KVfx0
w9tFdGXflU/W4dAItzCvuN6shiMooHmzLiejWY9BCoM2UEcOXEN2T83aDdRY2he4feBgHWBiC0zq
f4Ctf8jj5ei3fCyADfLX4WJNxhdgd3VnhS/wVREgffqJqiB+bg7uiEEgrb19IVJkLlCIuh8qEBo3
x2pJaDIyCtPcwTSxk/KaXf4dA0l7sC2bCuODJHyoQAI1bKuanC5qVui3Pg8NPccpR8yNG7AIClBz
j561wvkXJZvWnv9GxpaEkjlb2qKZxdO0fUNPRPEnpIDiH9IV3bmH9kJeES6R5v+OWIZXnn8q+lfT
sjc5YpAMRLSyeOVEIi+HC/Z2yhf4dyPTriNF48KDWyg01Xbs0OSGAukmelWmzNZG6seMfUwIzwkN
GpHY/rQcVNqDpP+xRtVv6e1bFpLjnzmzwAnwyJvhp5ESfB+XQbGeoeeTFYiLo4piYxeKdr7ZmWlg
RuJFU72nK8x2ELWC5COJN7CZQMOSk9ZDEDjPT2Hbpe4tCYqMDzKj0rRZOeW/zOoJhV/1Vnsyb9Fr
dlr1eAeoexTO9rM401r9TxJ1NFEGisTDZ9MQlgyE/gxurjaISNCcYOiHV4NAbkFMF3sCCIwgbdsm
xfqHc/MhB5VpgtR10Nk6mXUoUv4c8JfP9HIUQkVsIts28UZgdVfryqaQR2q1exsBw6cERYhiNGYn
ZGV8Y7vFTPWbSbFVRWkSCcHuU/1pH7xQEJ8L5/C59ITCjmNAVP+T8VGUekMdbS1qozaRSV6ssG6c
iRTptoN+057+F7ygZV03eFTp1WJu5smDPuNvElB7SvrMS5PfbxwPMps/E9UA+Bz9K0ky7wMaIuIo
vRj1eqi9vp8hSgMJUipRrJHcE1+6g97hLnpJuuOPNxWgOgFxRUtyqOVNDkmPeVhv1Ebp2KDjfsnU
mjR+CHOKpL5IcxLoUKHDuys7hQaMAuIPJHCTCTrdFeRBDd1v/TTlP6LaDEVsQTEBbRmpJjUK6p+t
Ny06y3tRf2jkCxt8L5o1Z1oJjPO5MpOsk5VRe+RRLxsE5z02lNQftxWgD3iY3hvCHfglpnA4C+zi
bHmTjN1t/LVF7jTck2tklBhldIAdug4nZVJ2NX+W21F5O1jJY/9v2s8UMMn30jAlwOP90PiOou7r
5ETom+w6zZPmj9aRUAfyghvpIhJ5BT1Ip2yU8MD2KIT4YUgChWDuNf08/+ELlX9v7v3XpXcJg4V/
6xXwWm6KQmGjZhE2Cj3gEFnDroitQ+PhnoyYIX7UobK8480k7K4M9+X8IJnKa0i8Mt71jySs2zYP
Do8Covj10SNLw/9xRnVdqfXzpxNzJ8kRy6gRopnktuxI7jNnUCINKr16tNXZ0SB9I6YHaKTkjquG
C+Dg1qX7UfQ/LMRxOEjGVyOG2MpRWZMf4ZgfkTS1XMP1U7KzeBCYU7q0HJmFr0Fh96gReeZzkxuC
edEoQWalJud41RoZQmsntJBi2tOKuF5P84FNVI3c3aUcG8JsD+KHBrkTHvBkkpRzujqX4KC4hXQn
wRgf3s5b3OeWurE/xoDWk3yWG3HlHR1XAl/OmSy2Ti0wZWcgJOAGdcW0Ph7Pg5Gr/erBZGkMoCMe
SfhvHAfvGsjS4cyfNDus20ydRIobbIQTm5m+KgSswHmLNvJS9tgE1erhSGME4YZfkSHLGVzS2bbL
sidk8bm7eU9D5WktNQCLHCf9VHV6Y6GiIfs14g+KFWH0FrVfcEGJP/EL62fk9VZk5Bxe/peWlmtc
DtM5JxhOdzRJj8ZHPo9e5KU0A5E1qO1zrhRC4BzWWyIah1g/aWVWWYaIAuIkiBxp/3bZVDe3TOuk
dm7qPM5jizELw6nxttwz45EJz3pj9Eaow8SaMxfPRAfdX+WUzsFTY4efFEK4pZ4rLdVvFRWKwaMm
L5rhNtq61jz8NcgzvmmTKel4hOK6EhmrQWnJN29imh/Otql7IkPguRdI6MuUGNC7U3xo7NAai/d7
GmWELSxqA5L04nxWwB+kJIa9VLzHnLiIXGIhOC9UmpQAuo0fEJILZkObn0QxMb8+7CLscDJhl2Ck
sKKE2M7FvA3+IliZ2aSP20VZBVaXRURRs16ck/Bk3GuxebKgzWET3SwSpuFIaE3CBlc83KC57bTI
bHkwbupNekMD7s2am/7Rq8ILm5IsBtbsCNEOEH29ULzN4+MLIO2fxbAwW0n5LPgD6C5BNTlS3crz
4fNauxSu4t/ADG4LIupTy0QMx+068LVbPzYdq/42ZrXhwe6mlRHFIHccQQR9PHhdGrmvnXW6V7QR
KNFDTO3szbSPu+JiT4Utq2IqUWGe3ALYpuL3zxE7b8HwVyarYaqjNmfa19qIgIJ+k/4Mche8jgZV
K4L+vONnNIzMj7YWeT6vr9Bbek21COk6hdW7shuWWixSJ+QEuIM9LXYFi2cb56MJDO5mPpHPyjA3
0fou+dNhJ6utAVmMX3jBD7M3aMUCaSIlcVFJbSGum9GawRbvykdLknLABT89qmMIOLy2Akki177L
KCq3/AgQOgZFm4NP6+YsDSxRxLUXwt+bi7TLa5eKRMzeIF19dl4pZa6dws2TjFgMCJ2yDAJWOwE1
59qNuqIcViRVY+m5ZFz7hQ+7w5vUiWHs4HrPnuwSx1tpsV+5L7ZJEURJh9OoBpUwEDQB5/9jvIi/
PhsHZ+7Nb67spScBTpRjBxm6iNl4oxnHPW7c6DHxuFVvNeNAsOOCcak4wTK/f0z15Z0ploR/yHhs
h7QVffSETfxg6sFuydyPSW8uoUqrAIcP0pEUxm5D4vJo72ckscAIKf/B5lvXzo1e3EPKV3GMZS03
3YuSue9CNnb5H/88u5VpgubCYtaRu56uvE/IocJRF5wTypZ6MWhS/8uH66kEuMPYcHQ9CRy6K6/n
FljbaOFEBZR/81o/2I8pgoN42pgj62FqAchigXIMy9po11MisXPV1+ZlRzoDozlJWeTnp5QRrydv
lTCei49PLYdGnI1Bn65hYP/OAMbF5rRE1bk5BC5/ogmNqkJqPqE7q90ulJs39FdjyU6hU2OUbUoI
0qpYsbAJZdiy/NFXYQZfQsellr4dU5nUl7GtdHcfxLmN8etMYnnhCEkLuK0d3GxUXAP7HdyyZW4B
NeBjPuLOln1Q6eSKK6w3Wjltzg+2HviXTCgss+JX+ons87h7VYn0BucLBAtJfHR/CcXqyE9f5ZPo
hwzGkgWddDcH9WjqGN+ajXKS73c0EnJIMc6emoLEB5h4aewhXA1xl9iyezwZLwpK9ZNXuyFVufdI
sFmcXBUbdYsW56ltTowH5NH8REraUUWKv5dqCmGTdAgb44cI7REIJoH9FK5eo1yC9NQ3/59lJg7B
DzWzWAJu9EQ4m+MjkhwG/XB9hHAzP6lXjF+9wnmDZzakYZTIjCGOtbR+cHMzDxsq8Fo0hembAbg2
HUtHCBnZ6M9mnJyPpu4HvDMs9ikWz0curf21ezzGrohkzNAiUpQTuG/heJerH+6+DMJBrEAkHNXb
yM7zv0DuHF0iTEMcOGVu91JfwXAAspoUGxd/zlca0+qufssBo6fkjtzlvE81lIEIc+9x8yApKGFw
nSvejVYGoD/4PA2mkkj4PpUZPBkPr0gigc/h7RPvYqGyUvQOB7Bs6KVM2FSGJd229qfaW6MJ2/mK
uMxK/iOBPQkxRA6lYrwbjZISZ9UbGI3wa3W7b946jsDlIAjv5rlsNzrhEg2HO3J4gRQKc0OAEP9S
BZdIUkv2eMjYCgHmIZ3WCoIBDYUF3vjEylUHIRRNWF+YNOWM508VEEugN+Q0NRvNYZNHJSL4XkGE
DQ9cJUb8msFbII2m1INt0RIUuxYA3J4v5WhcdCCcZ8lJjjQG/mjeTB6Se0ahzSHpCWQCqsuAVnsK
iOwJkM7rujEYQX83TfUXHlMrfj4y3U6YEz1c9GhHNrxMRgL5LSuzTZdSPfny10XnliwLXt8cy2Li
Js78koCUWp+iuf9gT3C/XayE+mG9M3AMKw21DvkPRHjM1YoX5P1fg3o194nMekvjikMk8tE7UkA/
hlWwesiwD8kbwuqKV6tcKXVgnCO9zbMNbhjqs7w+KZttecqMgyuD0eQJctpU9sg9/8PkC/WqI+hg
dSsMrRX4lWvcAkhOhAB5B/7ZVmKwbfbfqF0uCyU7JVRPIpy1TsrSlkJsm1QPMMoEYjiYDwQ+Vyyf
VGxQbzdiAErMG+ktyqvjI2XD3x9ATtiL1fHrgXo3ABXZ+A+2r6xbKtNGB4neCP7VtVftQriLpdFI
hfw/U8RzJ/9tKYMhMHZMcAgHnbj52kp5FhbUz4a+jYUkoUDy/zrCEx3Evog50NefA9PESuyXAjHb
wE5yHQYW88WJkSYeqrIVUirJO3x1LhkpujiLQgexPTS2wv5miuFSpbsZmFVvu2tRgIZK+NAIrV72
Ntxv8pj/DnyLX3wb4caRH8fowyoiY1vJ//+w3CX6lPGDWwApkiY0F3zN573ELtvW7EWfGtMLSlFS
gHlQh8DNVKmEXSHQPtuAaXSDwvlHvlmVHOOPsMb9baAPHqOTYdGb4cjpxOtPqlsnVv72Cs4dasxQ
2WH6+7cJGpVlxqEwBq/A8+0Q+Mg8AOlp3aK/DJkbpcf6efGWaZm1KKo87tfF9Mo1YLStseV2XFCI
EHPAbMLSYp7K4beF6LWCcBvbLmGO6mrFO5JsCXaw394BZiZYWjAK1bel5XTN4ReHAcRaUIk6IRW/
vPqSaWcN5t/59NMiyqn7qb1y5+agRdN5OEESZ2tDHqyEW0aFGcfZa030CctOvjmVlcqaF8PvcySL
X3UquADycJ1cOrP/p9oGUr+ovp87hWniFHLjTWsGMgl6skluhnk02miQ1hVUOk7fUfUwDYHETuVM
a7Ensl/57qBlvd9E4k2JuEEQub/GW+Yym0dIbXA/Gx8RBohKi1l7MLhK4/aCKV9XM7XEFknAcUCy
A0HSEmIMHIDGx2n1SO9mXOkc3q26YKYuwlH0kQD8Ogc91a8qh/QwbCtM3e1OLcpRdO9BUb7ReuNg
K12lk8DeRrjhWxfelmlpoyKbt3i/UwDWLfMLTgh8INl+sF0cbLPOJ8TKTI8JP03XJaljQQEwi5BW
d4edLeaRAVuWkJDLZB0B7mXUhrwtmRPs9k4VQ7mjZwAjmilCik/AkoVOSQRwGj73aQ0vOV5UL9M1
7aXLvKOf4/zHwrs//jv88lSflZITf9pnRQDWJHkAAwklTXpRyRXYFYugMM1yQ37MnwHhKdz/FALL
u/HUtlmpY0fUJVQzsgNxfB1/6Wmck6x28QTE8loRrNZjwu8fR0yv7rwHLpMwUIsrO8/VeQMm1mDs
kEO3EkFuVsPpGkoAJAaoi8B2QnxQoIlcdxt2zeITJuXQv+GNlOy+50WEXMUGi2B5nLagF5LjygnA
TQPKR3sYTPt8fgSXBeXJY3/Ck+fVXki0XwPA8c8+Tt6Q4tQ3FN9vJpgiHqRlkjAOVisq8lDdOsOo
VY00gPEBpiZvvunC3NsCVi3zBN2tJo3eawGs8THbx1Rz0mmQKaq7Xa3LlvL3xk9wT+/N+vOS75vc
xHQV7kW0eh/2UVgJe90dImSnkMeKSsJ16VUf110awI/unHqZJHThL1NJQulN+X9z08KtwZXAUflI
OzmEckfdRVSV0uDGOrMCS8FKq2iGkEYFxnFZ8TxqAjUPnwLPfWWWyYC9Nu7hmC7Eh6HonXFKNsTA
iUN7OqNjyAEci+IMl62RDxF+bGQ4/YRmA/pT/X5ZKzAwp/LKxKHDdtdgVokd2T/6xGWeEoHxsKGp
TVy2U4gnADrraZP2rqMHVWNbCq8NxhQ+H8zFnYYNeWiYzrgw3v+4QxuIgBGx7pfGnIiKCVwl3KZ1
zjUT5U+vzxIzuTi0MYsgAVVT71wr4xKXlrCSh/ZvNK6n7XBqud6MHTQ3F7G1ijXXG0lIJmYjNfle
mlHDUHLUGEq3sbsDHNTueAUkaTHzfMZCKve7EybEUqPOChfWVyVaLQBm6CJLwRVOHxrAjM1FLxep
WyruTYyIGtIHghO1bsiQA5ffbbq8G67b9N8KGLhhk9K3prO5k/4OpvdSo2Ab8HqudSf8uPDj/RMe
ZOWPG0HuRsCWRLyyTZFD7tacgZ1rA6csLoU9SaLbI6NM4LMfElO8myuHk6MdiM+iw6jYDDgJ/Eq5
oQFtXykHLd/6YPHcklEIsxFqQ8nzMxyoAYr5eZ0Zrk4F3IvBcfvIxNIa4Q1LfRy43JSfJyYjtrhq
I2niWxRY+RvJMjUwLaajWg2ffDMyqU33kyDc1FsQ6tCOLs9Q1cnUr8Ou6eagPciMMTZ+zpQDw2yU
ek3gQuLM+6gMiwi4BjwpiginOlmSz9FDnRwGRvHT+rpeo8RdzK86qPsipiIO2R4w/iRhrzfDEFtE
OO1ecVh3tgDix7aFZ3jwA2f6T4GClukrjQFa/qwYrtITFVc8+1sVIgvkYZMbkxqwZYqliPzVInr/
BRjCDZAC5dev52I1uJP2nXzCpocux5FOjCDn6tiM4wQr+A8AB6TVO3WmrBIsDKUzHsUA6NdMGcyp
bHkmVrsPAjMbOO3XI3gSuf5owSNDece02CksRTWwau7B1X3P1ONCcyHCdNZn0SRQ8Sywa+dE6J6Q
39UiXV/dzr9mcR5jCbHg0vdo6TL5xxME58LkhS6s+Q1FrrS2qnWwoQjHnIGYyqiROU7feO6BJihP
7mJDvY0yp47cAyXqGgU0sDKknIGGU9FDjhbVHSEwEJApsccPUtN7nqXVDwEQM/rakw8+2tH7nldo
sbhSh4EmPW5S21yct7AzbU42BVtgFfrWsrgEbz12IWjG003cyhwtgYxkYrO3Q1EQ29VUnNc6R+D+
CO7C3CyRw4uGaBcxIRSyHmAKkrTnWf5Vu7W8G2eV58mSRi5J2EvpGiiGYpWyr+TOaU6NKVOecRXX
XHbNI6VHnRcf8x0wUUtlB4WlN3CRO/x/miSZAussguTkX033UuESpiaHRdl9N/EyjO8E4HFvL20a
n6bWQpTnr1iPox7gEjDbIuNB+DPepleDQgL8E8suH07mXdGzA7phbksxUFuyWSY1p4bVIAAZIz4T
O7j3Xn9Wudnj3uYdQ1+3p9e1Ljoy17FzlbKRnmiGECuWNqObYW1vCIMYtyMnG3aR70momZAblzca
b2m9/1jsqD7MBoEbJ5dSGqA895w3mKFO/NFfCiOUCrBGNsr0BJFfaY8ADyaDwJ/AqBuzN6d6nXDo
1JsR5aaoHO/2d9hQMegbLoQga4sz/Zql7gkn80AB9m7+pq895lf07l468v1zZzDPUWhtJfV/P3U8
Ktpo+Rlnozk3BYlkikmYJG0iw9StO42aRpfPWk9DsOyCLjsrQxH+RBz1lbeC9/XFVVbNk5YmjSNP
iLWfEMxICQrZl0TNS7keKDfHoT5DqByIp5SFzW4EbZ/Puz5oAl42DP6ufTIFZglnznwvt7C6o7Ik
JlGnk7+ZK+rH0mCyTdEZ4fLuwTFIuFmdhBeTJ4tGX4FTANEkUYiILiRaMgf/azn0RHhgST8xkB7l
RfhfsnF6ulmjv8GbLuXGE1aan2VCa9q6+5lNJXRl3n0TMmseONarw7FeD3MZLGP8Ig8DpXm7ByBJ
HkOeGcF9KyGyX3UM2sgYdUs35X06hENAU4k+0o2WQWzQCwTLO8pjkSEmPeNnp6ccK1UlwXxsqL/W
pcEx3ATyNeEAan8HIHBUk197mofj8gwUd+eLV4hvgcKJT0OzWDqXNmAvkBk6WsSqnCNmzJSwAUvX
VuV7G2Ykch9eg+QEXCIB9imB+FOXEQIhyc+DxIMCFwNT42CBP45OJVQbFFt6WDQB05gRleirrVVn
weYmrOce3TczaJ3H+OGW6e+3EnflYgzaO04ny0k7lPlYfCj12Di5GPR+hUYjZtFjzyfe0Ub/xKjB
Zzx8yXSzV+/diJyDu4ktPWvQF+JKcBicR0HFjsR/l1l/HuXbBSMm09oBdHUpSDzKEiab9UHS/OVO
85PoJyHis5ogHzbNTcsEXbvYPyVwIUpRMi8mpEchCmPzNuV8yP+yr9h4JAWoExk8RgappnDjPcj6
rMCy6wzTif7x9HLKNsiv2FrU/qI0vPHRFuIVlQIVr9Ta0RufV4PMqoaEvprjjfDtcGDNHhL0adnK
TP4qzHHLpIHtwMwUu6fPG9wZrkD18J/8QECF7F9N9i74hhRgCEzQsJjLYH/NaCUj3r8ORSGoOPjD
dYXwC9AWgyytb9PYv/ABwm4a3TKDbQh7euEf2EYwqi9vJgYSsZ3RKNStxpD0mxN0k52yHRnlbapZ
GIApy/nDgSAzEMUsOzSPjEjUhSX8x9MW8m1+dWmskdZlX6dPI0FEK8H0GgrAOrG8FPhIiTmJ1uAQ
kZL7bKjzTxZsT13pV6ibbOiga9f4ELkkdewmdXE1ICssrEYjVQn+UlBHSWAUzPjszsmHu+h9zF+S
YTHGCoY5/i7x5A/r7ZwV2WD2MPKocS8G+JXqJ0wf1pWckIRFMiToo0/9VXerMIjzG3jaU2VFI10G
EFrwcnPLxpbxz38aaCidR1xcX5te/8d3zu05a1I7h81NkJ0jkyVYSEzjl8UoExpCO8FDX3ngPVhj
pqvTatraXAgmEi4A3Zm3jAeiiYyL3d3sKbLWKxcwdPm3HvP2m/tFpr/A0rEj3YxAhpc6lxu0u5OD
mQHS/HkpH3w/a4x3ZQWGLqbB0cxVVsm7UA2rJJWVxQ9ea9AbLwc7I9li8lNxBoXCLyq09vOPSzSk
dpaIhXvDzGNupx8Qd+BHYwgVt7jpRRJpYMSemhhxxsaIdXrQvsF9VA8YOL7w232KDEcMWY4ddeK6
RAjoOMMi0ViUw7c2UddFe9X9oAKxoyxwkRTaAQxKFspD45XHzBU9UJQ7dghS/lfgzVfMiZCejq4T
shvJljcGBg5qfavh7/yTwgjkjyKlftfbCrY/MDo0IU60jHl8s5fsnAcdQZRQU22B35F5OMPbmB1A
jBLVTmDw/U0vcdnupEGkNDWOKrT1WWPCmcPWVigjptM2/v7Ndr12SFb3CpdpeqenCGMOXoGroTYC
Cj0xC2X4eBXf5Vlc0i5aNsJ7v7I6MGpVuu8mSqpGOhNhEG8Mdab8sljXV1EODhYRPnT+wpZRVKFO
RTp+WZP3uSDPfSJTzIj+RjPMz82cGnpKODnmCfrJ1ok67PuvCmKsjwXj9UiMx7CMesttIlP/Mv1Z
j/iTTyNi4F7MT+Md8ktnOxErMa2a+JiqMhbd+7eGoyFz9n/zeGVLL/eMFZgGGpyV+XuK5B9wOw2r
CF1KO5C/soBdMoy+OM7p8hlvup8QOfqnc0goylwATG7YaGJHJJVgRgEyoKjD1t8UIpQkHpUyutW8
wGdZLBf9BF7BwJl9EvXiISzHnK40kOvFzbt3ipvk6sTrpFu21NYKfUuU7axIFReRkRZegqqwoaoB
eEv94c9ijqI10Je9GeabVEfS+mvkTX/LinwOjZdzeklI3FONVKt7uArIS9VjkQiteEH9U1HZB5qf
8yBMEJIY22VagXlKXpDvyioMc1hJehuVOcaYChEnSZIYNRCHwhE76aXGJBBVQeE513C2r8OIMwSh
gMsJ5rHnRe4IYfGK1KZ7zI8Yz9Z0dTy2UiGCDklE5Fjo+UpkmwWnrDa+fNIKMEbCBGxewRCcOePS
fLQW3S+k8R2O9wUXLA02SnNsh7pBq4skV0pK+2dzU2cDpUbwUrh/EKAZ7Hp+BAe4QAr6ENzKDF+t
+hshQ1jwB88lAQ+ZixejuoWRCuB5CuI6rrxPhTtfIQtQkqt6wBIYZh7FmWw+8TQn25Xc/sZ+ux+U
dprLf56skU8im62hycik1xkgwhfUZpgtxw6fR4hVZXj5A+kDLKLY/oRs5uzzSxlGXIrcJN2CtuKj
RoYtUZ6SmNHw1oT5LCJ8/vc/i+NssT/fi7lTUSie6cufukEoYx3W6Lr68Bi6uqIJR+7qonwuUS5t
Kr3AAn/FQr9chd+uO9Q+Ok9l35GgnXltpHg096Nxuy46asiwj+fQ5H27Ov0+yVB+i1gb78gPCKIH
Tj9njofQ67uPFxtUaFFGTZPzivTsdMQl3mWipbJ3WjH+Vhtmaw4A0f3AXadftYFLEB7TfxG170xm
at/VqN9JvL5TE5161/8mLTxBB1xf+tIEhbRL3lm77qczvQH0EzloEPQ/NDF9Ec5lp4wA5FDzt7pJ
GPExQfL0h61r6GnZQttuJMunua6HDy4TO+TdBvkxrYEqLEqWCVITccx/qYP2PNmHGEPoiXtcuib0
bXhA2YVwQYWVkByLuc8dsmKcibv+kAZxADab1a2JZUxzHrTQ8TY0VRIRL4RRXtIi7BAIGz/ON46I
OPFE9IDXobglY9JRsi1rY329NlbA5NrY5j9vp9zyvXkyZ5oFR9Djy15qitSe0nA4YlmA3261FdBe
JHm3zOB1lE5bPPA3CxClD3vYIwhYHDrgmuOH9ez1hIDi3HTN6Vc3ZJU3zsAQ1ibomoEwULp5DGyx
fgHSjTjqAXRhwb0/uwtEqRHpfg7KvbkEoCD4b4Ni3z+kjLsBnssZiu5ijht42il0uJjGNNkbA3g4
kkiseVT1yDyy2QdCNBV6nHXruH3ukzP+xyA6N6rfPOVBGKzXz7VG5EwZU3eiA0zMlIzXsbDvbkU3
vCUBTSWdjPKXPf4QEiv2h/Drx+s/9XHzAZspTUObza+TOOJgb0W5+Gw8PP9R2+H0ZbZ6WKOZDg7s
OLrxR2UruNa6FJEaV/B5wM+BsNb9TR3vSLxHbKdJoHFTVFr5ebqW7gzwNbrJY4YJiY0GPXJ/07+0
Pwy+y6Oq/7EMtKyqcnq/o832v7vXnvOWJgcFqLEcI41dLFWO3/JEgHK3fc+8p+I9BZxFPkZEL9s1
DE0HCq7vbTCnwSTIUetH8l/qJlwxrQbEY8gXIa56QNiwAugIy/HekijDcrwwRUm7zFlMvMoV38xI
68A+8eOx/OmkRtYPZfe0/Tr6hWr9Q6x38MgFydUeDEwW+E0huaDV2jnavvP+sVVbQBS10Y5/JiPW
8FNxzTIdu4vAh3qO+HiFPGAJDxYNBq7uDpZKMDEe+PASiOf1/zqesR0IKQYPWLSKm9GXQ+oekbcm
1ZMwjLzPetJm3k0fdN7EALrJ+OFMzI/NTXrdApjpav+ckbs/xwI+/7Fry/reiAo3Nrvy+ooYZs6/
WoREVZfUnxcqj9qG+yJg2gOl9dSDtPcaNO9AqVmjB++kjAQ9ywhibW/do9GJzsd+Q4m14dSOIbNE
/q3+185B1jXy7O6bZ/ccEtpSY2x7Gzya0rlf7HdZbQxOcTHNSc2cmXWYcglTEqRm2d4fXdnEJQu/
o8xuEDoywbRIQFd0zZw1lYwTSpTOyPkYOjBXVvtbrACEgCY7ck1GuYCeJvdMDRxmRncsi7szuhuJ
4qXZQdahI9zwlD/5FLFjYrHv/B9++2WC0jJ6AHKc/YVFtHm8U01dl+KD/exP5nhBS/awPX3+1Bk/
41Capf19AMjNRcxBfCsPpJ+kX1zfJx69Il6YhIveqgo/4jljRiRNdMDnC1FQIDYyb6QqB00cs8JE
Ov5cin8O/g0W/KJDRCebIQxq3ej715wwcNO1dzjdwouo2mJfmqN0nwbexYYWyS9xabhXm8uQ36vy
jdEYBdKLjehiyQzpMNB8eRgMCmRcF14Cu9WxCQI2unggiHR6iK6xdfhbu+nrPmC9bNg6u74Kx//e
4pXLxlIRdYXbJvwDom3D/cLLJWTDb7ojszbzkQ2NAXxfKx5hyhuRfxh9SvNwRQofkBrs+HP89uc6
lozYvZJwdCEZ3mCWy9fAiTJ5RXgtyj+7hdwqsDA0foqpQmMQPC4+0qlvkhdMoT3h931+/fG/XA11
xASABnECTZf5swY0EtCiJpYVmKB8g0SWC2oIomYx2LM32+KLufT5psAqPageeOxBHlh4Tm/MWNK0
4ZvmprRMKCWkrYkErNptSCE8L+1oRzg/wh9p+EA9HjepecJ1dwYAgtWitONLHP4M/HroVUBjP750
rEmRxDuLIKx+ndswO0dSjwkjQ1HZpdi0kHtKnmLjGHTqF4mKOXtHhjiLF6n4/fJlChHpprmaDYRO
N7psdVgopFxL9lPB3KMBP6xMsaC3ABQ0CAYzMaGGmw7gByofFtPK752cYnHfkPuY0uk2VRp42hok
7sNl+5S9hLojKSiQTWgsphhGwglqutM1LCDmZw6QNg+VaZ0xWAJ/n2XIwcaZuVXaT1iX15XjzkUL
RFU0swdcjssyD4YGDnXbz/mWc/uGeGKa1CD6sVkCaxQlHAjK+Yn4GUOO7+3K/PZS/grZ08Fc+DKt
ipE5sm8bVLVAw/+Fo0oLm+UwaWZZtb/iIeWE3kic7d2LVwgaibxn3iiBwyPoRnuaTaTBNltUX3sz
cjXp4Y+vDIOJjA61DZNqR2ggyT7OnqBfqu+DJgysKBaLCZhxd0V9+eGSMbhanihYKrm2ObOGUNxI
/GVJxoI09hJfz/tq3JpFOMCgiDD7vt8b/kSadRtR/u8vSNYPIgCQBKN0Hqospuca6kJ+1hyUBXSi
TEnltqQWpjbgdvx99A7+SR5R8r3OmGEBEuGN4xXB/e7A77cz+SbjI2lsSQsJ049331zZALhCf8TL
5sCV3FYAqGi1h9hdjylokZbWuTREhIbxGaKXn47oAOIlwZp+sBLsEQyZnLjK2lD/kjFOfRCjNzOF
FoNuhSivQX8JRrH/Nc6UWmAgAXoAKtZChQ2CYKwDxjhROgCApTRjLMGAKGAsjCVpAJNT5OHENXZw
n1DCVe0Ax0FhPhJK2pfdaaq098XEvAYSNelpwQFZyWSSHRj1ABCSCpq3TDUMLFRbluUcuNdX+SsI
Npbrb1zcKlod77D4Npc4GWak+JBr+HUIqrIGB8F9yXqyjMgS4yr+ZEzL20EWHnbS8CaH3HYsiOqF
HA/YRYMMCOx576UsEXnAC9QUaLhas2DEPvWjbIhVtJR47tFkBwR2s5zVO3EtNU8HxZd8SLlWVQoa
XlKOi91+q+MwBG99KYCPMPuUZLKJoXKz4v7ziML5w5acKh7+lBiKMviLcmyQruKCoyIX0oKCeYCY
0kZD3c5Bj/xxkUcGBoYviNF+Udy9nQ5lpmnvw3+/tiTL8GYG8vy7x5oJfdNsqRZkr7xkhWFXKALQ
DozRuLV6efn12baLXbGmH+ytdlZfM6DyIX40i+Dm1I5uxBTQZwHM+dYpbVBG5KQYXqSwkbAbV2a4
ZMcek5hCVu8lLM28eYg1+kO3ECPERbLFOxUDuK5uS3alC+mqEarvsBu6A67q10pF8NdLwdZtWdqX
g0y4EJolLgJgFCXYPSqEW8h4Bds//cOF0QIanFKZGgaImtJrzkihKwiZQkimDCy4Iot9TiW+z044
SFy/tA7ihckH9VWsfRK9W1ru8nar2y/oHgipRy8RXQIRGlwRTWchImJVbgJFcpA+A+RXUrMyGMk4
I2dNSbgAiLzEPAYz8TrTfdSMlJRRLGZlMF1P8Na/sD2ECeGjN7VywyuQTLTpTipecQ4DTIT+3zEi
w0Oq3aUnfWwCCdgzwaihzLHqgHC9ZH14kOu4vB7U9qpD5IPRSTBxfWqtwdkWaYz5wtjeiEJgKQup
55EUvDwnRn6P0RpIk9f20jpPIKlWDuK+Gvjs2GeH65aswhOOgG+7yuMZCtusgIs0J3k0G29viEAA
WCj8GsywSxPujWXRF/VA1SqmCG5kh9cZEZXDf5jHN55xrGWh8TsQs9ZMkKV2jthpCw9ZIm6tcxSV
99ACL6w/Prd4JXUD5RHXOkhtvmNBozehSjURHe6YGoT/IYy7AVyPC2pUZ/URdayt6qyNu9Qi2S56
r5XRJQaWYM4BchNvFm+a3HK+Sl5KuTWdtc4jXqsiHWJXId2iFi9GhEwJ4ugNCb3bccZRLiAdBYrw
Jr8apUblmSxplwzmCa3QGMCX4NAlvXpAkLuix064oigJRF/7K71pWXOvjvr2TL1MrUtzrlnRd0UR
fLHbr0foekIXhsXSGYq8sN6m4zjULDBMTcSGdGnYg2UuaiC38VE8GFe19lTfeQqg4IzagpO2OwsU
rTYbb2l47QfGUJzxkzz6n7Hq+oo/iG4uoQNxxWbXrm33CSlqbNVR1jgLAkpD3D7Pw8UDMzONJoVm
lm8MMzQw182/3fMGpKVr480BgcKI89HWJiMU//kzXSz94wBAY0TxDaZlrOwotZzcnzN3lIEmZJFo
GUMdU6LmyU/qwU9JtXIsKP/am9McPqafEo8Dpz1cTNsLdQ//jrHfsJ0Ynrzqjn8YtRjzKMEdOJF7
WPk6HiyVGEq0iMSHzc0IFJsZuf5QrE9dagTGktIT+TVF2mQEwHylNRS3CL7sc342rsMYR4VneOi+
4VaD9i3ii4M1bV4b0dzmVM9p49WhfMXI3xSAfgvTZHjDPqwmZqMmYPnB/u67snUzAjYmuKzIi23d
yI21K09QtUwD5NTRyCX01C5uFDqTNsJ6WywDX63DdQoxLTnyG2cIdGasVLaknPW608JjKouYf7Tv
vAUFkM3PQA3Zvb6+0EEpL6magic4wg71mO6X8n73BZr8VZswLkLNVReUbHxzv6XT11hj8e8H0rBT
wlEXtlzGDSP6SB05s7P84gEiPeDk9aVvpB9z2K8qK8uKaFaq3BSA/cajtFRZwHHBcxhVB0yzEkXG
9gdU6cdvxfEzSNTTj7O54b0Xa8o0SE0AuwKX7WaHkxy7LBpbDB82+kWcECExgpwlKuv7u/oMUdVp
0jNKqkkZR97lxJsFeDC/gVbjlRRU2cW66zrzYjE9flmvnLHyfuooxIQkLxB7FipV70Zlv+PvQNtP
xB9L/29VrNmlNiRLdX0rXZ5cH3mnGr7ri6mBzn/Cq8oLePzZMqElqEE0wiSA927r3CCQBct/cog3
BucEvFzo3aL2rZhX2Oui2B622y42QBTg+UCqCWSj+2EXTVpwS8f8BC90D48pqRYrS0N0ERU28QUx
Wa6Teq6mSU05rJ4kBKrRy1aHUSREnUoSA4dxZ384FjQ8vmiasi/jbDTjCt0roOqbxoNtjO26m5s3
A83gX5iWZt1edwi3zPjRhA5y7IQf03h0NiCbfNOU8hpgL/U46uBxcGxgs9EyrcFZbAamgdlrMUPP
+63GiWhrpK300157kSlGdYdHoApJVJ16cs4wKwOUntI2Wuj+EayYzZy2xRyEAKJVXfV4PmFWgZNt
RcxtUWymX8/LQAZu6g//kkIAlzRuAOZtNjS83IiZI3bvvRMgLiKREyeTzk1lPAN2nnYFnXGaEWsY
GgrRQk4RC0X/5grR4zmauXDcA7f7hNzVRq2fnMJpgP8qjuVlUIbJwD7E7zLPNw0lVXC6C5ji8bsf
/1TJfIMNJYwmAxCH7HyTAcfZzmH5seAyvSqecfxkd+t6hPHD3+DuRcl/PlpHOZ7I8fSN8z/d5EEg
p73Zp5J7TTpR+ygwh1BrEYVGz8toylf1ZIX9iiHkNEU+FKW+gl5BdCQeyL8YSyWKYDbDtYteCAHi
0+IqAztifZ1N06LMlCB+bmOitqA3u49Cq0cPchwCYkeoJKj8PWWh3Rl6yefA3txEQfovTwiYFdVy
KrOFLkYC+Ezse+FE2Dl2KV8/hxHcl+XDkByhsZ8+kzOyroopQ9EQPyAfo6ABAcuyuq3z0tfP4Dau
sYM45uzKElY+J/yIU7LjFSRWOxC61F+Uu2xtp22FRVP3SR1ktN3mj9fHWAcbp63S5E0a30o5bcSn
kBDWAa+8HbTzU5TvKkDkLMG2bXYY+SxmBU4IzXgu4+zSZGNS+Cs6MxFyhj5oodaa35U2z5NqiX2v
/f5NAfkgh0SS86CEVKxJCUMIFfJgsRXE3HLpK3Nzj2YRUjgusX1mqWBEUEiEi6mr7j8Am/6H8FAj
uihxvF+VFVc/wYWgQV/nKZyF7SSpP+j4ErDWX3N8nZSv6TIzYdFObvTT34aXMp6wAv42ro9cUjCJ
mFW6x2sHR3ve45Hg3TFQHwML5aOcUac+IU91qn1rlhNRf0L/FgYpTqAVdLbJbmLciHH1FaPi+N5Q
MYl+A/yK4QIJFLfOX90OaLhEVOCHwdBBmdjMczTv/EDyYOFQ8oxMCpEaLs3U8K7EqdEE5slThDp0
jspBQsP/VHFg35LTX+ribfc2FyVAvRYye84HZ54EJ3fbsIChYS//lamF1R9XufKo/PbFUcw+x0NM
H+whW3EwygZTu7tIBzJoQ/btP2F2td/XCatUqq1q9D05x5TzFg/bkIUMHSOjg1fNYjVHVRYo/FWn
BnOcQccwtn53yl+l6juqQ6f3WqrTMa2mqXevUOWxIB21qNGnsOIyYy3DJVpyw2+sN0e/K/7AQPGX
bT0Seud+BwHcyKOtQLHzZGcx+Wrvgz/QURe3HHlan4iQGhMXbgwURjlcfnUOaOUsBnWAgVzI/Z1z
PrNS8nJnLTCQVEnV92AOblpOHPWBsfWwJOuvoMlBQlC7ZaT35YF7Bm1nygr9xzlin+6SmHRBUkwf
+tul4RlZMpWu+NGXYBdfcMjE9x5Z8qYWn8nIGo0cJ8Gf9ax9r8h3FNB1aWAFr2H4Jf24huiWHaK3
2JbJIMrp9TgjIUY2zxZf3t3nclflYl9mYARokTJkZ35lnJGkLYJ4vXA3AVcrSVAijWbd9gg/8aI2
RYFB8u+de1VPUFur3KStP5ElK5Ac0D/a86ZoBlgTWlo32BPieRt4OpJkVnyr/d7kgEFCmH+Ndy1Y
pgonPmZorlUtzTOF/a2VIMkJb03XygloPNqt73FRub1SXfbvEdvXX1AeHb83GDWAOFgUlCvzrSsp
cCnDPH0BiZyllM9a9BuahnfmBpcNu/RulDvoJB6TMcbnfIDqIFz5lvWqKFQ6wHQcSe7TnvyCCtiQ
H2QUXayuIYNKlOhwoMPlamyd0eWK8At20JISardrpmjAXtHaNwfeeZw5By9UgieFvYswHroDEl3g
6215BDitZRUq16SzFIOgrJdORGtyeCbK63UQhyinkb2FJ8Q/8f01vVN3jEOM/bOxxRDJ+XN23bQZ
lhuPBsomSaOf1zRdPkgXaoy7z7Arwmu1mC/D4l/EqvwA8x8SlKppO176AIWztWshs2BrvAGvaNC1
qLcsFc09oMeFPS9GiJ73BORvgsWGw0BwAbdjJIdPsDUFZkM8QTvP1uHrlSxgOMiBCsH1QO0Wys19
7fbdZ4PW29tNCC4WGRhaJVYSup0A9QfH5unefS+UR0lJfuYRBFipkCmU+SHNAB1DdpUl7ysVpWhB
wt5EUG+AmP/WEJ6WnXn6VddfnHWpg9IgVIyi0urAjc53pXlVTS3hTLU5KLLN1YICJDQ5XxXp2OId
oCEsgRxDxrJGLu2odpQj/FQKIJt/RbQg7uhc0HBUENd7pikaWjvrUYmIUbEMe0DTxyv3GlLdaVSO
zygsD/iIqqeh19lr+6qGie4eIr6+T7r2OG72pH04XDdFDUjUroln7X/Z/f8Qy4nS5tHSPSfd4HRR
E/DjdhpS5XrPoe6iZ0sJG7x+8RwYC75pVT0+ol/DimqoN7cAQ4iEZKi74FNmaEWOjBUD2lq+9Nf8
PcBcX/1ptglvqWD1lIuc3lzkaLR8QDR/mIHdbu9ZyZ5LKUE7gCj2JPzF6ECgjNh4lsgV9mVlOGbA
SOKu18KAEQBcWySCagHbu4MsPLB42uDxPaxLDY63QC3EpURbfIJ+g06FhgdZF8sAA3eCMJmQCGnb
DV5CvuTPwzBeBXKgHXoAXNRMVxyooxFvZwtuB8rzCpiX9yx7UEDMQXOFQxKlSfQz9js8jHQg4etI
ILRLb7dGpBZvuxBmnGvzWsjlG5QVyaCurbanPmRj3paVg1/LuexMSkjAgnFFWG4BY7FN2gF/P7yn
ECyLA0Mpz1dABmXpW6EYFcHZ7ctp8SDuSgBqgGx6qaKjSxU7bZYgLJteoBqEfBwBhGWcOpGDtaM4
7hVEjlrpv9EC35D3Y9CHbnPjKRBuDc0Xo2RcqSKxAlSuiVfvdgPIYl06wXNNIWKzQZJ/RJfv0B5E
faiqPpO7AB4jkNsXh96ZJhLv/BdH7/6u5FUbrWX/t1XpSg8eyZ6wni/qP7QzUqgDT4LVwNi0J0VG
UFIIzcqEsosQYqTT7rUZHulBhXM8d1AyN+U5MKn+NzbYg650mIFVHp0KGTDo9WXTINOhrUu2jMeO
o1vCbg7WoWXrVyV5OSHz6ZiU056mhAiziDNYG7LvPkATm2b37WMIg3yyU8F7FnvLj52qdff/vpOc
fkQvnvY8+0x12h/N3iPyMpHECIcWdVfs0Ujv24uzbHy2g90W//nHUay8WbNanwGBfot19+mLOj7I
JSh4w9VAigBG2UyncPNQadn/R29Mg/k57vi05vq9Ulzw3ciTaBIQd36z4NEepiqbvBCFWHaZLm1a
Ore7a0xNxclm7Y/t3bap6FReDyb5N1B8pwKFX6VfP8XN8LfR1bSQkw6ox5mkWINcT7plCU6HwIP+
Z528Fa4sprDCshQkZJkmCQ40oU2P+1krBlpZGPMHbgG5vwvV6IZPBzKusEm4JeqH0eCdpUefRzLm
VFZMBx3+gGJ7j7SEPLbn1ikKKZBEKbRMtkeGkC+HO3dEfiA5RciJEGEGAcRNJ1duZyvBefUZHoIo
o3fn4EzPLx4ADtqWrMLR5Sdv6+OQpbeClBwHnzCbdUzoFiNlA8u4kVlbJqgAh5zw5AnKqAJYiYqc
k2btP5vHTMfYLp9WhmED7s13xMa/W/GCDZ1tqp0GhuNbQWgAc40IddZ1jICpl0v5P1iIpU3nbyUW
pndPQMPZg8D95/RQ2opHKPuT/o23+F0EYsRCVVV/c1esxVafxSQqGZRB+daoB2wlqsVNFK5b80+N
t3Uvi0UFQ+Gaz/imZLR/EoblqX547nR95ify8B66RGVduE1wHwv29gJvs/sV/tnPCTpYbjQvi5rJ
BIWQfJNm1Lq5cmoWVmyePVIJyJb6yNtU/vDGmaDE6+lOafqm4E9wvT5nH/kzifnTr5OUF3IpqrCM
SDR1MTpyqeFvEzn3MaMlOjaPkVb2ksQtNLQhecxqAW7Z/VdPXAARRlIajhv9wvx/HtiWrOFU/alH
1wjxvyhfNZUo/AXxdEgqW4mwv8d+JXdV+L37s+bgu8l53nOwbS1MY5vwpPS/wToKs8ih0rL4vvjk
JUvddL0ZNa0qzQ+Uw6AvVmA3LXXApPeDWyB826dVcqr7hUAw0yaB4SDQ9jxKlA8SRtlV5CLvJ6NL
Vc4MGujuzyTEm31a6RZozI+8H1mCr3lJdKmS/8qxVQNME3lzlEhSuZyoPwjzih/FgoPwhIItDUwR
BHvhgzhoHpqVaC4nZVr6dRsLY0tMPiYRFXfl5t0OtKkcz4XBXYw8gB+sYAKytVK8oVWZKxr37VgW
OROzAPz7LAo9UiBhn3/0gWTmckHFnDVKUzkPq/qmJ1S+Lc6Ra3G82g/5doNdkkp1XU+gsJMW4i97
hG5dIeigEq+toFHoEiOPNJfJZPtONqG6HeX62zoYTRsLOU2xYDZq+mV29pbuqqa7EQIgNpO2oB38
35uT8taNLYOVuXG4Rskzrw9yKpA7jNO+wUPjyMnLaJl9skfz+kZWnFLNA3lKFBWjDWtW7MILdjrB
e3hUMD/LV5/JrHLg7ddK1RTEo7ffWFMhyMWOMkrW/W6nZFNMpMU4b3HxAEGsX2jbrQWf5VPgW15H
3upsdaKTXj7JyJ16Ls0xmO25ptuprMSm4oUmEDxPYZwGyD0PSTpuLB1s7VvMVqJiDvq4Wn278Ny5
eq9rGVuAlt2HxaCpAPdaxkwgxLZ0GvCuErwfY8KLnfhSERcnaFHLerTEwqLPR/ZU2XmQ01NtYSt2
VB8Px8t8GzXfcEc1k8sLiiWHaT14zCYUxjpYtdLZB5grMRq+E093N0itEJATr6gtcyBaVneB+3LQ
XKwkByrNQGLPgw+7yUiGJJ2L0oUHG7b0KG0mhl8jI/Aj3W12kGyIhKD8MTVovHFgtmW/F1xInPw9
kaau7Ya9iDUcp8+yeRWv4z0Z1hvbU3Shp6tNz7XM33lxg5JaU1ameMTMd06wC7xD0bwEeCVTgVDh
2eArVAj/14xFoIv3+khWemCBvx5kOLRkCJnEZoZ+Ufose0T0P/LggLwYoLH7+8u5DgEc3Osj5cJL
gUORazg59umZ1Sy0Yn0p8Dh3sXCb6muyF2m43V73Q8OXMi4bd/PE8SYs6Uy/GLSN5oHN4BBRRlxt
nbgS/EnO9npeyXCgoNJ6fcMTf2TGVKYwVr9BJli7h/NoGkPMhr271Cd0AKlRC6e1f1KOcjaqio2L
O3byEadaBUzC9E3xKZrj8Pu6AL7kSInorEnPzjqGjVaRsAF5cF5f4BrWatJF+VMRyGCsakf4YnEs
88Eew4nEUdhRrbDGU3ClMlOHQFrkGsdhkzh6o2jKhjkJizXeaeOOApdtdxoNb21pvOJ9kJj8n+Vj
TfyKZbWJlUp6bN0vtqmLMH6qOxYLMKyXH5UxCBFEpQI4a4AGjDBETes/eM4KOpzgcxi3aUchd0Ms
t0AIQAkbWWZSA+Y7j0g78N199AycH8pW9euI8VlbEgAQQvI9/NYLMT+AUz9xDsasj24/YoeWqpfF
ns5B+oy7faamcti+oshcIzU8anW9zz/56P2reiR3h4SBskI9/JAsr55jC5nI1gDz3FoOuvPuqm4j
q5rSt9INkVKxtG2uP9PiD4hVWwC1MJu58hzA2oeMo5E5gmOVSyUBqfR0MwQBmkN0UlbQ5sruHbNF
Z1SbnPPva02O4cxz3bA55dHUzttTVeir2HLajvBgwkoItVyuYvpNzPsUBwc5ch9qAxVNAtUiFlli
qAzXWshxVdV5xtwaUKwhim3JZGIgOhVZc74eTig57JLFIFYNnF63rKoLVDX4EvaHb1ASFBpp1Stp
olwf5jK5+5ogotr6OC2JUjhZ4G8evJ3LH927Fctb1lWlrO9tJhKhooW1fNjvNNo4rVH0FfOIWRwA
ItO1Al7Ou3L+GzjODyWWSXGoj5HPLa2ufcmwBZntHXOIPZ9Id4gYA35zDcgzDWaZjusfZAkL0JYg
/7p5S2l/ZejR9yecu+htBqwoAQU2AW/VfLz/bnqdwEnLsdVuBpHO7FyCQS2HUwvaShJEUujEehkU
U1BtLZ7oC6xNo2I/Q52Xs/RKNeTRqmW1dmwmY2Cv8NpYTkRBWc+nDNnYeFOFwEfN7JWpD8YeXEDM
minIsYkjdR5SPmsgL9Lnr0W0y+ffffW8R8qYs8trN09wuiycIhJ/hw2u0fuWO5F/iBcrhdZF7TQh
5kTZd3uNR2qagHlTa5KnO8377xtfXfSi8JPtXRNHSt34CV3aGXDsMl80qcFqzo84rpErf0nHXS/J
4j5UAnt+Gp1jL7U35MRiGgJSD3fNUmlQKLQaeDOeihenQT3EW770Gz8r5KyU2DhkgB0mwEu2nYYi
t+BEXW2ErczxI7xeMmP/CwzB8ptEfLiBVA3M2p1NRMVDJ79nuTziKEp9Ha3fnxWG5qGAkZ9z12EL
B+9En324zxoKZV9CyS7rTb9mSZ+lIIxoShQvRLstf07eCXSahMYNuYnVOG5c5XsPD+6i/qLZw0iZ
fscD2kMZ37YHDmT7aBgNBdhuD54XdYHvMx1lQLkzPdkP/AMquNbgLxEZ90bm4KNX0h6RdBAmGvWk
eJhGCZbpVjEQ0JKqxMmdIwmXRs+ZExZgmnu088skEQyfkSWPQGrE+rgNh3JUa+y4kZgRMZDYDSOj
MAyVZhsYYxOIYOf7eqQo3ugwzmrjRQXROLeDGPOW+So4nBkyqAtjR7NrcWu84zMPPt+70p1vo+BH
eO117/utFeF18bHGr9BalkXocy++8ONIMYVj9nMvuUIYuLxWNxKLPNmnqyi8xTNCeP+dzqM6sr6G
pBAUOXC8w3aiRu5HZS8X+nXHQpXIAdhoEZGhjRr5DT0QM+Wv6rBTVzjbsqID+qsv7ZhcILhCBT9d
YpIijq4LGT5zhJG5jW+r2p2shMAHe1NudBwotRO3KWyirNYAND1UkOQqPEpdWv3e52qBVPBSKaIQ
jdrqgcwN29F/I1ruoqnT0KqTgyWw8opP4OXc3XC9f7er7/scS7b7mWeVapPKIWasQAgQRv95aEBS
GS7repu0OJJJ7g6wIzTIp87K/2LHaMZFFNG5wuqYNx8Pb5WT9y+2Hu2qdVbEwsGLCsvyQDDq1lnV
23TwgmPhVxa1AahUCJia5WFIzPAFW+7u1QD0Y4+STziwU6LiZN0wKdANopjTTXoiJZZKA+XtvY5L
rd6+llQsslX5rlTEgtrcul7SgVhAt4G1K2DtaXuvKlAhKuhr/xO0816xAy22j/4JBufTYpPfRq5N
aZz1eOcc1dZzQIPFs0Oi1RCLrfO9j39hq0PdQsD/5OUjoOHNq45o/hngcXunkmQDZjjV832TaHSS
3h+JELycMz0d70f41GFXAf+bhkaESuwz5ApfKSV/cymXJCDWtohjs5NqgSUhpfWU6owQMnpsOcfo
satK/a00PW98M5qNI5OPwZrInzDu5+CyDkP3wrHLaSz/fF5AydzxRptm/CNwtcE33xAXNjUJ5sK7
YZ2nJqWmo4d81SYZ1uvs0jvnO5Nkm91X/VfDmuhyvYwRDSC3YQ7hw2Jb5A9hP5OrozGxLkcJhHdk
bwQGkbB/d9BP/ykfOU7mAa+gonU/fiqIwxWjuSVSVBRdi5W3Nxm+eSPL5ZLc0tBeUyV9QVRsuZPA
JO+KV7EqX1C8XVLGf6D8XX1FyKc0C46s3mP/f25JLz0rPQBlDZYdqGHVve1oJdSH60QSQ0XlEWqg
ACPcD0UGcgMbMwFb6Kzq8BPboCSvfHiYfnJY3dPh6s8sjtv2At2JXmwQQJU6LmgEthqhrGcJzgOM
H4yraa95TMQoyALxQfnPT5Wk455wo4opxJaJxedwAsOdBbQZFHDADi3sxoliShtolB5fOiVqkA08
U5C3r3bQ+gZxxRg68YDxWVIboDhXlNWBeW+EiZL6US9zT+0i6XVGNKk6ix9yZakWmAIt7oJrEsgu
ul03FOzq97cFBNbSvhJceUyYxp70NZTHlxSe7AankAgbXBYRUy2WXq/kMdT9TMGTeVgEvzOtwjDk
1m/+7m0ZADpUPBoYW8kz9noLpm3c6ILqamOYLdgUZIuBNTCi5cJrs6fJUCVjScITEvRd1HdnLmxG
yReChuQr0p0SEOU01NjARRGqKheTwHfzjQmoLFuHcDdpj0txleP21vLkBCj/Niob34zKLgB0SPi/
rIuJmTcLBz3ux/l28yDR1qQd0c4/JJGmRMgNMeZlbpJZ5JcAag4AFXoid8j8Yzy5L7tAetUox/iz
ULoffBKMFTlu7JibArqYyY1W2Hu3hGgBPwN7uguOHWGgEI2VcMXlhBYzsbjWmWacRBS3o6rbO4nv
oaiUE3HpUflvhT4yACzLEhe7opsAkLFyD1UTolyStWe7qaoo73QngaM91Kuk4QtpWKhcwFhQ205/
V3KzDT3BYai9TbeSQbajZkVpPxkmQHwVpb0BK2fhsJFhXfbbzQ4GYmZI8vW53j48WQbnz1JavsKt
H1q7tBSR5iQryItBb3XbxZCWt53YQGsPaKnDpdjcHyJjz5ruWVgJXeoL21owovV6HkgdPHBC49g6
5XlCIHCCfopQAZEFu/ys2gqG5tmH0Jra0d36IL7auKySLkORpASwVCz9sT3VW5P1sWGQAz22/Q89
RGTtpgMob6khg48Fxi8xDNurkdnz8cYNjyVstGatIZCasdTl2nIDPcDdDKc2P3jnfSOXOy906aao
4k1fFuuZ5GvoK3erOVzZHqnu7JVPziHiAuGvlnK5UZU2IgjP/ialyWN/YYtLd19JyzkN32oHqqHS
zZzOw8fqYmmF1sBS2/jZJFucfgmDF9td0/eHXnp7QKlbQd0PUP2pKo0JiS80MOvfUOpBgIgoZG+g
EUslCS67c9Tc+oIThBWllMZMV+5rI1cvG5iY/ex3f3U7+kkFVBNxvnL1ODjMDdY8lYt4ePQRfhzP
W2x/9ZtjSlUOQIEgDhRP/fU7sEhbZMl5Xn47E2VTSWuW4i1euGDtBpdVmgf5glQ8asV6BPEpAbr5
fG9jH/u4ckPDY5abFi1FGrVhuLMoak6w0AvzOW+ZxvcwK+oiKqRkjasX+GXAIylPbSVjGQa1XFR7
H+6gaSvZk39HNhkMB0+8APxwxZYeKANRIn4Puhg44r4Uwu9QrXy9xBpJt/ZlLzJOZMlENfxKKlhB
xL3VwjLA8Wdi9dBXkzPSOk7X6vBMQVyO8cjRTU5gvT2ElcMTLupxm51m+LOOB/hbJTz+t57kQnPz
zYyX/e/ZxEpKiTIRs5oiOT2O5VzC4EMx7g8i27dwlwMolMCMvT0DTZnI+hh9TjZCo55YnMZBh8j8
FLjBlafy2U9889d1xwil3qEOCEPAyjBRJsNpkl410Xxge/VgDeCuKozXp7vONycBZnBpErF/fH7o
sKVVpBgamXrfhxYHSJbD6arZOr9D1D0oM10j9k8DvohrdQNGrs0IrEw+SvNtFBOFnkn9Y+bvi6Ru
zp3z74xbcNCbecv1W2+XF3C1Dyt/MqoK3AIFNjvJgVlcCHB4ymXchAHLF++PipFbXrsYeNw+cOoH
mT8nwvtX0shvFHbC0lGVTi1u85Gbyyia7B9benbTX+pYR/qy/G+spc5ZruoAa5iJ8baxECn5vTZh
m8auHJM/prep2eSokvNr+Zm9Ki4JtGdpyY63Mu7zS0hXvgGXM3L8L1iH5Cqy5FghFaaJE7K9skIX
9GYKzgahG1dn6eyz5UJhzdyOapnz/1UBG77G+dsBc7c/gQfJMNccoXCBAcApXBUyhxEHbrjG+Xry
o0OLdj2QrNqVcsapBV3JrxdFCBHj7Tj4dA9lDltjO9nKaVidFLilusVSgCItFNuHIOjZx5mGy6B4
Ub4mTBeWHa3V2ptCW+qjPf6CMk1wOlz8J4dYoV79K5wP/XQiHuhx/pVpq+N8IGOHPncYbrvcOCPq
fcIMAL9J3cPClCUiLsTqhmrIZtkSqgUUVu41uRFRYWWph/y1QeS7oMvRHEXTay4qF+R0Zn7H5xa5
uYq2CCVAhb6OS+EHYe7Aep9h7/VKXDaXmz9MpwQOnvxVvixCt7mhjR0prtulZ0fo7VkliGaQOZhU
xDH81Dl1r3To9axkmZ9umVNTWB66f6TXVfbYeEPZUsTIiRPYrB92E41dyPzp3xL/WcGpdHULqaPM
ENV55ZK5rY61oz2PA0o6a5KDraQ0Is5amL30qXTQlIM+O0ezikT6x0Ija0FBu95MnYEwylnj3hzr
mUT1ki14O+YlBwIRBcJ+4cnJxNOKqJBwiwEvhXm4YMoLXrdsFr6DRBml+lGRm6euO4wVvrFFSyoe
lhBUy4LuZDjpjKmIW/wbKZS6UL58cIg3dEiQUdLnqkvRtBMM04yCJwIp1igNqI7Y/RjNQTtzCsLN
JpqkWfKkOXqU+Ir4vuhqf0UDAl1F4Mu5KbLWwBsPFOkGl+K9lxWOiRYwCW+YW/MIHSW2Q7/2rHxg
rgdOuhghSk+ubckS6jU4pASaOtb7x3bLeSoC03gs9XBwETfdwz8LsPHy4H2X0JZI6QXBtlQ529Uk
rZ+fwFupwFaZcmKJip+lcCv90TAxFbhmUhidHTNQiZlPEfoo75lqG6m1BYJW52sY2vQCDuR23PAN
GYkGD07BFWA1vO/TkZhWeI1pWtHuoSzIR2LGieEkhJctnuru1WFnxokQquPTEYD5FW0/NuhDAGnH
5zl4PLgEbbqyTYb57Zj7lZfEtCZc0GGFTyuBwdsnm8DaoHqgtbWyKAbig41Xxf8mbn4wD5ovwSRe
ifPfRLLPU3osOq/pAfMr2/biXcG9G80hMpNS5Ns0MVpJViRkaEX3xunWFuCwvQswU7lhouqdyTTf
OP6xWy5ATpz/BUltP9z6E20A8XHlovYq1GOhb+k58fnAnuhxSm6iUknZUuFiZGvcGIikC5vpOX7e
V/G3K0TkWPt5KlVJ0rI6D6GrL9wIHijeO3kPoHWpKUjtWDtKsBMVCtE2tFNm17XNtIJWtOv6f42q
Dfz6ymZZTksuWA3l5ORESQDmDFvjeMeNGov0Mput03nyqdTXHe5LFUUHc5JjQ4tY7UCUpgbUSVNU
4295xaiL9j5va+BI1NcYJm9DaQM3o7FeTvsAKQChss78EV/ruoW7/VbRE5bnAw7sWEbIBOHNeLs0
wJWPDnThP1xLP0oaMVKPAN2d6tubvI21LLMi7PHfUO1ykL0qu9aT8S8EwnWw5YWchT3jVXGCfGr9
2s/cHscZ7ITVJzyFJZrZCEHXyHYhroDq+lNU8jIdMISInHynctao2d5AxnFC33dKDicivMFVpmJv
GBzRt3BnLlK0akq5t5Vf/vPEuNPMOftX91QBwh3EFPd3qeehbQudyIVuNFKRuY6ldnzpnUy0lWKM
R5PVJ9kkHo0JoPl2uxllOOi/cSPt5iPRLE9Y/nQJlBcLtz0iSFoq4ddLc2eCsKeBi9WUlv4ODi5L
NszMbV6pKVHrSEzzc/7XDEEI134aaW4RozWOhEvbpoJBM89bNn6/cVfBYde+N16gv3hlEcAcfgJh
ZeLBpypMhJf3QjkCO2troWJYix6S1v5npPlGJrw+I4K5mZtMMt6vHr//BR7/oXfS/Um6iryDJfb3
KfLoN1FtaaKI58iCNm6Tq61EYhJ5uaRCzL6NUFA9Lcwp2uuS/Vv25AFrvlcRlON4iCb4drrshF6B
PGcK/0Zybv3QWU1fW7zFErVJibLTk1U3xJ5jBsCIwLodeOrTglKvDMs7DvS0ai3N5cPOkFXO7CwF
pLxd20OK7PqXzTR7p26y6iG9VbDscq9yFZk3fGKZqrkl8/VMGC/l8WlZ3kZ8FcUoL5ngitG+DUlH
dRJ1GB5kD+f7R+J0hrV7hPmlEJ6zlOe41yuXUFl7NQvS6kS3SjstvpWEkgy9ZOWazgLMVrhvQEzM
0UhOg0J+cGzg1JYqJOSTJPNHLsHE6JTkfQX8rEykQ2H89Tqtf3lBeXOwFd2+8Mdg8r4FGbKOsxUN
W1F/+zYo2GOk2OFzcZQ6/lfLELOkIvwA1odZGBdoV5Lm12Rcs5zubMrpYXmDp4tVYvXRZXWmwAFu
gp0QbV5rw6YOA047H4dpK1z6hcwJadj2QH8RID9GTW5aQ+MtE3IznIunjjImC6A35qRhxA7SmIF4
JWsrTPSzHWEMHUDs5eHExpw75BcSeUzfjec/bUCOeCcp0l/0eU6rhaVDmyoW8uvbVvDsSLSZVsXq
T8rdbKUA+4OP3XfgjzC0NsbMZGMkub118dnl4E431Fi+v3fhbhE3u0ttCUrUIOriefmEec29YmpS
+CxlqewYO1iexdoaQBdL22hCQwcNd0WmgBSOTkMbrwoanbDDmLaK1QEPWh38WKjsKr8PPqkFTchZ
ADiiU8PyclBkVgtzQyiQB96OW7rgcU7kfx1Mys/jqQpyqDUR3iuaxPldicvLFfoof72l36QilllG
5YqJ66a1/8QgrGsmjlJObgGK02c5Gv42InajxVqQV6v/0sBGDBJ/R3QuJHMSbYoVMwsylWLlkg1P
4oZ/LyLcI5cB+LJnbdkMJBd09ejPU7wAWbD+L+FdsHNXF9UycOQaW+Nb9c6ZlGiEcVksvkIBXTpy
OSr/qwYp0v9eVVGXgiAX9g5j+iaMuK8egmHoxhRfkC2mKjxJ89Bcn3cXvxPN6nyPTGBVOBLSVOy+
3kkCsJwlvvTYtfLFIxs6e2XCAavo0Hycbaha6OUMT2vhuGexzlVhYnQmuiQVKyps4MrjHEr070H1
77/sRDGCcYORJotBMVcwgu9EjfgkcEkZkpE7Xs8qhN18SDTm3h9yCm+J3DPVXoiCokNPuU5Z2vWr
FY/XZOqyYaMMoBqaUq12u3zoqKyQ/6EimdPicrYKU6tzdzMSgpG+gSQg75tvW0nR8qNgS4hcpQ/N
L3BpWk/LRCjcR47Wrnoxupu1HSoaMUklRm5SwXDVXSXyBJm48gPwjasu/FlQ9naT2UXUzBgfXoBL
ZCbzhkVK5FE9YzbEsUTb9LWnBWU9i07SesCHMG2L+pmcwHAZ0Zx6jNCYDDmVfNTkgahOWfashxwH
k7N1cgi/f92xmKJyzxG9QMO9TSm7WjPLcezxUeWbKvFEGS8qxSvmjxpPymCy20BaqdIvt2C3CruC
Oc7CNhP3KnlEMOiVsihgDVD150P2OsA7/rzgBRRN1bY5No83nSZm850/N0JXh3cM+QoAPwsi8baB
XtzFlGk0rALr8DeSLV73gNZ3vOZj4ltjhY/1u86c5fsSMA082nUg4X+g8a8eHbcoIRdcWi4CPxaa
y9ITVLYk1Qj9EX20K3ZIknKdnx5T3iHFQXumv5918QTqu0EhGX0/CeFtwRKbbPRh4lhz/5iAtFmm
4MMHAv0wLeIMauua43PLVerV8Z2p0fDq74Uf76bqE9w6TMRZ6UPsuH2iY0V7tRzHeJvblLkfFWhL
7SHy3YXYXiOFv2Fi5NmipNprqguxUp+flWH6GU3XSa9pJ7vnXsdOsy09+M4G5ErkSI9Gc9i5Mpmc
cQ/lBQHUZDeYPojqNeJ2CAg688a2JTuE3kWUuI4UIxgfVl62U9p0HPeBhW1koiFL6gaXGBRBWA54
HepgBgfgOBoAM+y1HXM5tlmd/hlC5PoCFW2Qv4/Jg5WbOgcXrLz5hDTjUWvVH/M6TSaS6qc3FhIZ
OSHumnqBRqVo4N+KvAH7NVxzsyi7aSzh+8yENvZNRVYUNhh9kCBJPJS7u3KK7fZFjvtb/x8fGU+2
hvGSmj+rZ+NUww9SYolBhL63+0ASMq092BJXNrXJh9/LllvYd42M238yA7UQS2x0KhTHg1quKK3Z
IWUXKR9kWOrWV1VBUbFMVUSFaF9EwtMNXwTQQrpEj21gbsQsS/GTIkhPDAE+mfgXXES465Oqn+1/
HMB+CiEIENZvu/OBIxgZ61oJmaErNJtMmFzkh3Em/Z+Av6WvozL+bty/druh8lx2MCzwAiy9NyAr
jC0SFjVITe3gVAA1q4Nz44x2a+YJZxjRETMXgTX8V+dqdbp/0cN8jnIs+q8pE08ar6rcqm32abi0
KhsKS/QGgyl5Nl4xe+ftOIo1OYWvaRJECJIbUn2CsZojzAZOLzGAIkz68rSUU5xn7coMWBaA6NVZ
qfpnnRELUHeseR4TLXBSZCoAM+RlsfUBGLrKK02MtpwlYwlZeQwvtfzGLCVydEqQWN3qRvWn+AIC
beFSeoNrdrhbqd2ic+fU7n9EFkNCrSc4WmKovs+hJ8D2R+rmkiKPExZcTT9fFBzbZxHdd2l4U9/E
DiHM3uyRtQLw+xMjjS3uyncLZWYILwiOJi8KUtAhFmFTSsvJAJ91kLdyAMzUKHPMKUZeP9wEVo//
jsMAdbeYBWueRDbApx5pNSLrAIrFiFFbG9ewoOkQ0uUF4PuYaky+3Pw4lispmResbuU8AxmVet9d
LtlDzMrEBQG6qhr6WOVyk/G4x0AhYiA/3lmDGMvy9EBRK4Z+zL5j+oSX6Ix+D5o32CT4WST1bYH8
N22kEAKbMZgD5JfPdg5ugiSjEDese3FOAS0uosdDvKv6NCrMeBVWXB/6uqBmi9di7/X+aPOWdbKb
lf/kCNqVn0Bd5SlgsfN8OlCQd6TMFeOEDfr5D8h7gCtQHP34+B8QNwKkqk6UonoHHUzQVeykXrx8
GVKyok/aK6dUhtsaVRCHMNEct0Lk97Rsh+nKXt/0Xvio7qH8cQQ80i6CVOLxqo2aK9jLMS+9qP/j
GTg6nNuIFS4bbK3wAC9iBbahS5vo/WMI1cSzIXwrtCjy/Ix0YikHm5z5CwxIQC4mqzetwlWXYWVk
8Z77u7J/67/UrDeHthEfk840M2c7D6Zd48b6/vNel7oMqVeEphrAZ7KyANPnwVuHc4eDv1r7mvW+
oM+pGhPd7K0DbelR7/q6DrpJvZGDZ9oR553bwFGIxi4Y+qzJ7HhhBf6oc3KefhVq3R+kMphwj5Ox
4mcLu8fgBXV5FLjErVKToiA5atykIs1Z3m5LvDqnVJXBK/M6sGy16XdM/kKngMQqc+k2cB0Cfpdz
kXRRp4B7Z/yIxEdQj1bnsHujv0QVIy/12ULGAuRWWuMSinZ0wwmrqe9h7pDaEYN4fXbfjSyJfgsv
Io7xo8y59/lGTlUTChDnnd0eFzHaTlwzuHOQKS+2eWsrQDBeS+ZRPO8aMZI7YILw3+BP9g8rGUKn
BCRzq/ORn1/kiZwmb4p8zhHvomtvWCoihogpr9lJnWgqvSW4huDrDCyjixcHapoSMHdwUgobJ9bd
S4eVOlvwFTm3ADkORB87xQ6tappSXSQixB9fG40JbtHLDiGKS9QjZvm2IyE76ISCM+hSoAVzT/4U
C5HNfYiVO7fdRrRlmRNSMGyeXsc1g365NC/NKJCs5cFeblTk5jGZekfdYr+7wyuPG3CfT4fD3K5O
jnNeM3t2x6h62OeBUqfqCkhIILHIyznCLhdtHvDlY2alBhXl2wSBememMtLoEvy9xsXUyXWp7g31
SiuYCDidt2vNjI12J5faANrVmXi/QduQDI1lvffQ/Vddv+XjOWfOiG8/Wd83VonW8Un3Vkx+pJ/L
Uh2kDHKMqFdA3yEj+iHqGH3Ai8XGdyPv1/OMJ9dbDe9NoZQgYlJ+6Y5x3YZ6oMoVhgt5VDfAyYlI
mOp+Q7toaXtiMaBYTzst2xca2CkyLUT+UoUWZnfq6UftLYGdFl4oJUpsqMYrgwNJn8a2zzvf0IL8
l2RRfmufDSbNpaEZuK4E6vTURldzrz2bexcmVguqKmNbqOncdMEyAIijTK0qa7kX7NtNRczpPzbt
PUmXBkVdCMskJ08BgWaXU/N7xXGlCNfIpH26w1PR1PK/kVLLn1PLtRWP+s0ZYXAGrb995foepbJ3
RcMSWEVmzJw/boUYV1hWW0vaG3MXtmMkdwyP8uLfWBV8CCB9251qMwT6yiwwEu4qumAa9+7gY+zu
MNDKAYmoqglASW95W71fEp/emvmZv2EqXwE1oUiA44/nw/PceLrAeDitmN8Os0rKnPUiEJ74HwJd
AFkcUKx7v7dMdf+Rf4kf8lSj2akR+slUlD/JHWyw7HkCRigmfDysDCyB+smgZK28AL7RuMsbefI+
LI7I4n9g7QOl2E+fracBU5MxxIO6b39X+NVDash6siUa2Np0GFdJ6EJU0QF39uZADscJrfbPpFkX
7EkYt5zpY2QNsHlsm39lm0iUGUuXKPFXCsVt2sna44GeAt/KhqEVZk+ccRFaqPprw7ga2pXQyB5I
29WPRGo3kfqHP0SX7EWJxSerknZK2jQPhUWqI75QPysUXjYvX/ky14eVxMLtxhUULqZORbkjZ2NE
qYQRaW9q81KXes05a79Tj59TPNW0ntwqlRkt/iOYf2VU0aszp4gI8IIBdZzkQYCT4u9BgVfDIkdP
SVUB+ivR/bSNiD7CM4lNyAr5qh4Zh0frklj1QUOboxhshiLxKglooUKWWfQ6rNfCBUB7NPbjigVJ
kMS0AKD0LEqSRDICfPOuorkoGl6axZ9zEFdwZDWoZJNmWmLamwB/bJpUCjMFQxu4TYqaZnMoY1FW
EEhNNtChVCwmei/bEXU7yUjDuxqux+jKdNjopmeJln1WtYsoEI2dlrKplIX6c/eyiyPTJz5t9rgr
yQk8pQLoR83r7Y6Q87OWfrKHh93oC2faPyJYn0XzmG4Baee4MAbgOFHHv74B3Zh4TgvC1gHWx8FT
51mGSDxQ7ArB3MNvfK/QLbcDxsUiLPICfIDRPqkCt/SY37qR7YmHwvkhiFJBz7/IzrZAK6hVOSak
siAZKd7DS3e1ULOkgZ9Kn6Bl3UvJs1zA/YuHYiut33qVuDH725e/idvzS9Gy7DjD8V7mrUClrvyp
PTyGSymZq10tvIRJWowqqlGRigcODHRuDsR0DFdP6m4JQp5N+xizvA0eo0w9iraGd3TMAqF+yyDh
z1NqAehPhYgp00XawETN5rQ/U6lSJBQdDMCqe7Uu7KiKWJEPPMezIEb39tmeQQjYmhv4l4TOsqTT
Z9EozMOLDoZ+7QukOYEp1z9tDDsFzMd2UCM9Atly21Y/jP4zAmu8bo/o7cxybnIK+9wU03t5kHYp
Hart64rCDEDL2u7i+x7jvVA2e4RO5ADiGlRyswtgsLfEytdyYikZ3eaLx/5PWWhDm6Ub3/FfsMAP
3t/ZEiGjFfwMV6UkMjCEUqQtQkK+nRyd55lhOLNiJIVoxlcPMH2a68PxIxwQnpGIwKzKn0VdXPUl
+84iDOVR+OUJLKG1sIwxse8boXQG1WIm2OEVXmHWRS7/XFMAZoIJeatkCYxFedaOX8SRJuq8M6Yi
Wk6NSAnoHUV1nGZ5dw0uMHzC8AEJ4sV70MW8USaiWEvLK33XWBCcVNV8U9zk68gdfdlIuyrsJCW6
V0NQiWP9AKxJxk5MTYCVE5xSlgAJxXCgM6fR33lxV+V+zKnXgmzUjLXMxyPTxtfS4Vb0H4CxnR7V
cROhc3/u99LcSAExZY276Dq9PHeIbHyJMfxjVtRJWK7/WUIQf+GisNHYo2jdXAKPynGIrJf1hX6d
LJWShYirCXXXXB+HdeG7Lkf4baT2zw0koVU30VjcmyMViVd7d2MaIB4tisfbMiHmjO0Ro6FFa2Pt
zWvROC4kDZxCXrDwk7B7SDuScTfSSAaCFmx8JFJ6/AI71gjCi9iKbeEYuzwLsaQHVXpKIMlBMfyW
QteziJbGWRo4/cOPVV5PHKpNe79lYRpfM+GeGVzrDoFSMkoDM7uwRB8v6XTY5ZSEWrqIoym+siKH
dqp3lB55OR3tpqI5Wb+Vp33GP8n4ef/V6u0H/M8lZxcDl7EKtS3xUYXf2viUv4lUFQGvVed7nHwZ
eD7A0iw5JgFXgnx6pkIeZvuKhrqQ+YpvdZV2iMlEswv7Ycs4lU9Nieq/5H8V9Tqt+e6smffN+6rr
ZJHjKXS1IwqkKtYmjdb95c3GclOaPcCx49GYYlEt5Xy96c60pHLQjYJE0BrcBEvEwRr3c60ZeedV
qN/j5SCmviw2cloaUrQqEUAh5qvGJsGyHo/TmeeNVUs6lewxVpdGJFpQ7v2gxNwQ2owRnrS4AIw6
ig18mlmehhAgZFgRmYLc/1CheDBLGbPRz17T1giJzYdnlwJSk4kKk9eKurPsgNqR61oTTnKuAEhE
OlkXuzQG+EzYFuuS2P5YlRwwTPBwaKw/T8+WH77D66dmeDMaQS6xu03o0c10/6krRc4yULHMTtxU
0lxHpLa2yREQ27lVWNrIjxDue4um6w6F/78A7W859hyKnUd0nWtxs2OWqXBar24jddmEcdGeZ/I+
V0jEWQ+u05Eo0ffaUkyI/VsBEqZBhD4kT0fpZxDMbxdHKgKpkXN7uo7Bo9VcrWeAKF4hNZn8l4Lw
yx6xfA57jzFPevF38nEKnryeydFNnX4w6AxH8nH69vjbDj0rEaWePevzuBZJP/AbvB6POKccJXXH
8zUv5eD02p4Fp7lzkgDCYjpdZlrb+RadNTgi0ANJRyiSsjr+fE6biuNPczKEYkAyhRVwHmoKZoBV
/sNnmNAs04JOW/eGfLBJFG+KIqBNAcJsRYjEfbyFkdmzfbxPt2r7qyHPkajwMPdYAvQDGyk2/YU9
o96ZicPeJsp74JtGwT59jSLknFmQfsOh0HTI8xqJsjt/Q0bUVZCdYsa3bQAIxTHtCWJaaDo3Q4I9
VJa/bh8UGVjfhVG7ZuWOVZhc7IXdndJot9x0xBz9BygmFwmA3n9xrUn02Cdk9SSgP3wOoh3KLg6P
FfDaTPM693FxQvGBck5sk1SU77joAs/e30B/6gHMEOIR8lmv8pbr5bn6b/mei0KhY+5k3CbZEWvJ
9HeYywI1l0VhBShMmR4+/Emo+L8tOjS+D+FseAce/fjdqClF0vYEgb4ebUf+3oNhzQ5qICZoEqHh
vAf5ONSSeOZvH0c903ZN1HK6hW83JPryCqTQbH1hFYLMxSAOIpY25j26eXn6nKxQVtUbcTgN744R
6VU/wjst78geFJhXiAeNIdESw2y2ABlr3SSdN3NPc822ryEfv8V/yJ5AoRbMKcEwxdzWf66XqjwM
OV0axmuEPE/ZK0Ae959FqnM+fycQmXe4XVR6x3re0sWyC4vXTYYn2jdht3ByWn9ImY0hwKSYYSvG
IDUTDmX1aZAqAzmiX3jpjWlyW8O2gMvgZm3M2TdpReMJB8OONRowWhr8LypG5obBUshnnNyHjSLr
NvTd8dPxyCgMbiW1J4yX/6koTsysDpC931yV743GKmvTJmpD0p6QGHVEBIEmfljmEzqR50D+VvuO
JVJHoVFXRC8jm996J7o3J19wx1BxyD03+TXadW7zyjS9u4JYj4kqAleHqzPMnzmZuELFHThasDqa
ofp1qvZYjhblmWHWoSfJQna+uHsux5Fn0sExWN2SAtv8RO/sce+wp5VXKtVd3SD4dXL+v9K/TZNA
Im5nhCUx3d04qhDE5/oEfJxTPWHR1LPMnfpMormIE7a42wmGy0xWlCW8Zmkk3vnAdx9EaPZR/y9v
M3H3Oc4qOzanDiyFcxaL+fxasuL7baFRpiykqAnVGFNOGfi1Qqs4XUK6/oRWahVX8y+kzCj/and5
iz2g61SqFk+PvrZJOGwGd+kVZZeu+h6cKWjzYJpjw2IJNow9XG+MCHtTc0Ing2KQQRTUBpolimlc
zYFajKXNkP+4O5O3nCqCQqz3HycgueF2AdQQtzrf8prIyyJGOY+qypc9Hhn45pMGN/k/xkMaww8V
sBYQ98M82+D2Vq+1w/yeaDSNMvJ4uveuhkEEfrsDKu5HFpD8S6nHOzOzaVt+1Vq9z5S87tEuNmyC
yxKIAukpkC6on5DqMATEWOQgwEEk5EyjFFPssKrjrRb7wRX6n5QRIvOxKKeEfcf2R9TWS/63YSQt
DPyS3LsRguT7gn0rcBkVk69oURtv1hFhybs56PafpmVc+BCGPNRA2kyil1wt4AFg9r6A49vo3fvq
WtDprEpZZ037ou9VqFKhPZWBDejZ6+1/Ld+Hhz0Ex31Ny4RQhltSqQjltKqfVpFtYO59J6SSTltY
XqvmETORcJzXb2489yG+iB+IlbyroMitmhFOVr0cLNjEOqKrGWMMwdnNdt3Q9+FAYDE6I2WFSPk4
Bum0FXeScxdnx/WNtPjgfOF0nHuK6AYebhuwL+F+vHH+UMrM1XlMiyppPbdi2c6d4D9bLj15j4mv
wQkrzvuoTcHEnsWJo9kACW5vGIkaiNoF2yxXlbRhjnFdluCRDr4JDgzCVYADJ7dFdF6RBEdQjICC
awQ4JM4b8no342Q71lZMZEc0HSGVaESjhLGj/bGnHiwmhYci/ACeUCEKk4ajg7FBKL7lY0+vbQrW
cVSFaJ9Qnm/PJAsNuRV5AJkAupDMdWO2q5FfmA7xC6e7yvmNBMCgrNDcJ4uLnzxDlzrA7sJysT1N
I7IF7kMkFGVKFKr3az5JOunqUKyOSlNdjNQggaQLOcm/gella3YC173Ivd5AuuF3PlOJzFTyp03C
BeaTa5Ylbx+Qa3YV2kc7x6B2LHZGyfY/5kGO4Kz2X9bVoJtfSV9B3yDIf6K4y5CDN0d250lz0WEN
5LHJNwKvQFF9NLJ/p5N0xXn37WCfzvHmnS7gftvddcv+x14yDAg0HFfejSN7kxUQS3CAa3dgcb4/
+wm2FPPTUDfYBYGc6EEqKj6NB1FIf3Be0DPT50+qW/DeKxvO2yxRqtkDOH/j0YG9UkaXpyhLLpYI
PZ1XEZ32M1+EB4vV2/qIVQfUopswX6ey7couWyKdI+k5pwbOEnNcV9Xai6aOpOsXolzziFphTjTC
wS9Gku9kuyNgXF5HVMapZkRD40sq5AGBgJMF9+c/ZW2JELuxI3sDLLcGC71/0lfZ2EG94IsnXnI1
fFMiQ+OT17x7j8gMOGNTmnojVspw2xd4pBzCYJ1G3SDAge7owOfYIwNMRAOJ6dJhnlivF8wmScYe
uozrqvtX6sSMu4UzAMSKUbpia04rShQoxmx4WAsPjGj9YaYylVGqOcOfbZ+eryxULsimyTj7OQoU
OAW+o85nbwSYI0TayHtoECJ+soOiC3XDn5N8bRdMFaeh4oPZtVQIL6Vt6eMDLzDlO44mlXQ0lGbX
U0TdRiNzlOUwu6BjUKWujXUhNk6pdt3nBziWmrpsO60omGRCWGDsVagifOxFudAJSvlI+fHrLfL8
g5YaICK/BOmspMww2qjj2oKxLzQU8Z30rI/3oCezz1Ah5dAyU4lVTkIPgtUyYkCnFMlVM1KBr2Ec
+1JqH9PwukfdReJatOV5N1RPDa9YxQCdQQimXe2jalTjjs7z1+ZajbrXzY4kwiP4doPqrtFk3Sod
TwOpomZDDmdiMfh/ImkcbvG9mO2I3FM4+dzmVRcMuzdiqRyqrVLCjVTyoYogNM1x64RZvFmisifJ
VKMb+WZK48h8aQ3hJ3sP2DRpmUwVk5fgVX/Lj+UjvrJNxniowT5mErrICyLjMxNJuHMNXVwSIGsQ
BbaEc0EgrvDUcG3OFl6Jm7smNT3atspjozIpqYKkMw9wnpBjm+enDq6i6N0LBv5VzWGuePZTii2b
KSw/erDoGpEpl5nPrbD5bYzCESbPRukAruDWpnc39o8r4YbHsxT6cGwwq9EYSGOnj5h0ydADsIH+
Kt2vx9XKp7AZedoQb6vVPLdbX4OAh08+izYQIfnvItLSlX3S8ddGMrFE384Sdfdzi2LKld/jlJIl
v49GzpD3iaedK9mOG0ZnCQFv1r4ZPUMJr+dLOkmkQiigVE9tGx0ex4O+NbRPyy1R2+5Q0N1OfboL
8VWl2QaYXT4PSjpkcIKSPewMtv4cHVcphbThwDQBq7AvmmSOX+3uumL5xv2GGVV1Re0YuPzwUDrs
NUZf3tHJ2TSOfIa9Dr/1X2VMheEuoF7lMA5JSIcpWQEyeoqV6YtZPbekQzvNffiJWgXjJiHV9Rce
ptIL5kD2BDw25stVErHSVm8/RHK375UN4xf7OOVjjalB6Ke9ssP4UKbN7qDwH9IJcFKQLhJ7IFyC
EUHUu7UQ8lM8Jc/Pt3FlfIRwVq1exKDqYeppfEBIWI0uk1jj6hlL0B/y9d0o8f7Ki0SrfMmzKLH2
qtlw93j4nHMrFYU5FBE85/+EOSJcYhYX8IrYeAbScd/fU0RPHqNcC5HNSiSnSUWPjBg8QUogEqwn
nW0Xe4o+YW1KJcvuY6715RPiZZvsACLY5rOo1q6fKR7nl678lT5BdIPe0DlXY6YtHYIcpuWv78oZ
eIZaEElfwInEYBG1rUw/QcBKgM1MWpOe1EjRtbP2wBMaGljIqKE9F25yjkhE0dHbMS/qLydHaE5T
nqP7Z8ojw8gFXf6OjLTZvqz8eWcFKh/ol+wc41OWbQVEao9Ly1gSkheB+G0ak6Jn+azU9Yy9b1Sf
QaxyBhQwky9CGG14k9omqY0XuYxeyh5x5oPaFs1hb413SYOXee3eqa9oi904lAyigxOTWL6VP0mR
ts3vFgCpf4ZGj+brdPshAu8Jv4V1Mx3S722uuNFnArHgiwPMLpAqlj+lvzplFUEA21dayLVSk17d
L1vkwvUomyJAoz7iPqAqtZQYW61T5OckRvx6lhINFnNixeCKn3e1N2IugIMejR7oZ8821qke27w7
p8mcQ1bpZeeDdfZTUem2L8hDrDTNMkDoSbIRZS2hwdFy65fY981561oPgnQB7u6mQ/h6Bm2Szv+y
G0+r8ePsUhW0LkEs14tarkPpQ3y0stdMJ1coiHBv/fiYSgYgBpdsWFw4tHXKbc+haBCO9pA9PrRi
MGJdlivD8Gh7TnmAZJLYQj1zZEge4kGngW7/VU07ZT+lhWYr9uwTGVouSf7iqVsTp/fzFxR5ShNo
2YeEo2PV9OZqbrZsmhZr3kiOLRWYh81NyMSnB5uOc/kv4bO7LS8dik1g2m/eoggN7u2BnZuNx0ue
thzZefVa+76EdOoLyrLvGpA9pzyMTQlixGo6qGqphpwdkB/qSN+7uWCD2mV24XishCwMDgX87GOi
7UxkMt7M8OHGLT1oNh2mdaqnGtXTR5QgTP+bqtOk8Kk72TUk67+D8Hn+Hc5O/F3FtSjd1FUpMF+V
BwSUtdg1azjpoi07Omfhpb4pT8YQnVic5ylAEFsWBf5Ko5J8+J3SL1s06t6uahHPYg4PtXehiQX+
dUR1rHYD4BWRpHtGi4uYjD36hVRi8KWHjD1LM+XKB2jukWrIdGZ5ntgHH/4bEGlN21cDWr/qk0hw
fHBLcNXkGlwenSJAbt0tWuMX6I7spdXcGfYKYQKc9BPwgrCHzpnQcr7ovBS3ZXbGYXiWVDbRPAOM
QQQEenjDN0PP3gw7rOHVcS/CYmT+HXQZUSEpgbS5F0cUxfQhT/oOWo/U5gC6rjBT5/2rNdUxEhZZ
X3uh1R6YMPsobjs1WHN4k1gQmd2Xv8EYjOYsfYJeCyHAN7ad9cGaQm5qJI+XO2ncV3u0po+59YSy
NuY81Q02au8TxFZsxufn17SK2kn+idQ0/RxB0mFeWGjFOU6yVTyfrGIHMyzHxUvUEW2D+ISQOKe+
bnBL6taZbiTcI16Q65ow9HMP+emRcIP9qPPvNTqABDqIg3ADSCHX93ighZ9X0HBAjCdNbOdNIGeR
JJ0tuIGqJ4mvPoMH2uAbvL9Aaqb/5kyiBWPYq8sQEySBmhPvy2tiYEzTJrAWCBTRnCUQ0gZgxiUZ
kC4/b5hQlsZAVvw28uWbYvHVwnzq39dftYoSfcoeUo7fw1j1vr7aK73Vm0gXFFbGov1hRC+PYzTc
V5TNUcXmhygCCsHbAv3P7fvHyG66BPz0iMMtoQz9xM8qyyoeKKNBbL3l28Uyg7dQh8rue9imGSBM
xSfwVQjWWfSJZuG1BRFCK1aB85AJ7Tky1xnMJ1ZRMyuVwat9S8E21i3kR46bGPVFxINjqrcGxb13
W/T86xUcUalR/2aszRztQEo/j6bRyPZs7oKCNZWqG/SqInXzIS+i8n3y9LHlbNCJyx40t2XEW70+
ZerQVe7Xd3PnNPHPK7mTAiWxbQ5skY8PhI2jt0+MoO/b3gPazSwy+4eruqt+KEJnA87Gg9ia6hWZ
HgVfKqWvsivciFoVbxPOvNtKSBWgT+T967sS27dpbvmRiaw//hBwA6Qgg/GI9uUYV9ewA77dFFxR
4CMlCG5zcczvQVX/GwnEw2qETNnO+DGHAqzJmFyKs9cfki/CH7J7cS5xX7iF0VXNDaoxhN9yQ+XY
HE/0UVR+VxEgOBn+iSP+iu7sjDEox/fVcpFjXA5s392WMphkJZMuuAnj/8rX94NhzZWvN2MjXZJp
sw0sXn/PRFUgonriwNUhK5J4ImsE6m9OUX7MHiGqULhAF9bdOevkGQmQ3tGlG2aBwIB4rQ4x1JQP
XM+FNdZNTzpqLd4LpXSlFvUCKjNSG+m2CBPqqKJfXsPAjOL6hXWUJg2gU3d9Qseeek8AQR6VVjNC
7UtJnwhjyXfzzwqyXP5ETIWMjOsSoE510HexiHuZ5QyECdwuetsypwIbK63n7CGs8zcnOuJr4k3x
TAOI3y6ErRnRS3dQk2HVeZVYbU6KhV73Zoq2QtEKF9KDK7cskBGAAgkxz9KC4M6VAqqcSYL+bwjv
aVuaEvR1tgt2FEBKvy0CxMjqXp4amiFVjifXaFrqz3teXjLI3fDHoBJGgMekWMEuDp19LH6t54UJ
cDn4nZzuEnhYQTVdZyMngZfc1Buz/Gr65HZ6LlfkC8MHZ5LI2idEqvlU1S3ndWw6wPArKhF97a8p
boPjvoBMAGFUY9xIcr2nt3rShKmFaz5Ta2P3BdFIVKfdoYl5hToJYpbobCqwCfJWScWI3Fe5LmR4
pfwDYHyM/szfNpM5jtxUDXDXVAPX+kxmAYPvIhQShLc/l9ok2Gva9OBjB9T5bwFt90aGzzE5uVVO
/lbeqUyhaOD0OKCFBMDL2NsSQaxQeXwriue8H+HN7teB8V9fGi/pxn5eja9bR1fsqF5rSrC06cj+
k/qRbBcllSRCRbuwAxKk7/+mektUE9nsK5MB/ay8t7j0bhECy7KKGhyw+WbRE7+EfP7G40zzeulB
3W9BsPQTr6Y/TM2SFzt+r6NB6KWmdt41BQ29WFizlxW61zqFXFx7NGXOBYiIhudIfN1Z196iszcM
LP6ppe333wtfn+Z9+td6MRqfCN5U0f0YZHtdiwh+az+y5tXmEcAHdEzzzgS0NlwP6DKQxnTAI4Jh
GoWOcXnchp3Q8J4KLscWRGPuT/5Fu999esXqNEG5nTompyy8YRZsld/FmPsPRXWvJWvh6p2DkvOG
1Bya6g8uGRkPmO/GgOHvPq9536GnKn9f3zfA8w65+wv1uJRpYfStIqA2gaFLzIWwSDKLnHSKt+qW
UAIXIJhULcOWuv7wLktH0Cu5hrRk93l9hlMD0U/9ox9HOMULYqPaIKAtMzyxo9cmqBeUp56DWoeW
vD/ItIBEwxdT4daSjA8TqxtvlNrPziBUvFfqnqmJWTT6OOST+4y31M2kTGeaoKmaXxSVbdlVZG0p
cGfFMbjgOJyx1UAx4AJGG9pVMf54IMqUWHi2hlSdpXs8PBQNfy0YaYfPPAg630gp7Yx4w4AhHVxG
XL5q9pj/NFcHcwioh2/kGuGBiCt8uq18rJFVp1GosWw11sFAM39jY0ZQePATnDmKyPZHPNtw3geb
SNp3g9CmxcIr3il8OkB6rSzJsdW1ueT0XOo9porHJbio95rt+/3xg9Ahmtx8tnnF4Rxlj2YmxoUV
lr1PHXjJHZSE8PY/jROqMFy27tbZ/lOGJd+hD9OPXjWlLXsLCbA8mK92siJiwH9x4RIQxYOrUuF3
PCp892KhIVwbEHb55nBi7wV3R43LIO+J0Cqrv78VuLbjlZoREzNvSdIVeV8+kWzJyYKSf5512Jul
h4O00/n05xv9TGHQKtyFtnX9QrcqJ7YbWZiGXXB8XAUbnXd/mn7mpU7RjEflmTOcWn4wkZCO2MuR
Tz8JT1gj9yoKUHWk54BJ+xjn07J0aVpRnbbAuQoR6+zUvZjcLrgDyDtqtyL1/NlnsvCPx22IKOlI
Vuwn3C+JSyrYcj9DORugHncUAixlY2MUp8MrUtR1GyUQsCsDyZ6tqC+4jkOLM1P5xyr6zfItH9Ze
pySp5CX+kdFq/TPyIVZwyKb8N2Y2LcO4I3AH+1vXZZtuoRVxV5q6Huoh7zG1cJoRePNQEw1xOeXa
tg7ARXD+6/vc+IBAkRNEqGxVbtq/pDiZb6CQ2wHDymXU24M0827Xqx0QmEWamE3JoQqod7kSqsfz
4wYJhCy8A3PgLa5VO+H5H+lphL8flawoQ1x6MR45NBWonVnN0kjwL8fY0vcetWlXLC3Nu2lrXUPt
D2B2j7xFkKJXhFbuLIlF+ZTN6lKfncC7SMXQwGrPupIHaqVlsvxTG9Ar/cGtFRGhytDiB9R6rVXk
rs999DqmnQm64Rp8vidVANDwKdhadRQ2POUTU3OE8OtxAaBgi8s4b4hxVsZWrETcYLrUWGCtGci7
CVrsbxHUOTpXX862GtGqGdfY5NvFP0eLNar8IoSB5a5DXAZMdF+lR9B3U/wnJRh8g+OwBu8r947G
vrqfaxGh7Jlm9z2g+oNT2xtkVrtxv35iVSxUQkz9iy33+3lCmm06+SMvSOFzZw+RHOjC0TrZhfsI
H3qkKPhesNNWACz3DWLJ6ExaUW7OuoUM30wPM27+b8JZlwGsiI+Z8hsrHOwr3/XmsPrfQdveYh1+
/v0gKD1Dppn/cXgIi6ZSWkzOwlhIDXj39PEJKVMTLC+mjPBjfEwZ0uUDrpxBq6Y74UCxPOZqRuqF
r62BzKPLNJjoGQBjuiCIf4MHDR+9/d+MESkU5ALRqsQ/6FCPOTLADWH8nF4L7QHhnMICBLHG7jIy
wk2QGYQZCRLL0EOD16JOhQD+rl+lofPE+VOCJwoyuOfTROlYp9i4+Y/kRik/Wh8zLmS140Sah2jK
en7IYZli6oliDKH/ryYCGKSmf/vyN5U4nPVSVN4OCdZ9immG5siDOO3uvEOUAapOL+o+DKil5inU
Jvbe6B+roLjVi874R0+e1L5odixC22ajgsUhY2izsjUoIAQsBVxFxSdJCBlNsL2pDuAoA2QKVrUF
5bGvOILuMipP38Gw2VaeieKsx5yZf3GvbMPFvlUdNKrde2Nue/EJmob3N4wwMPdxNXusnbKqCcEE
gidLKlhp8ZTMQSx7VVPQjJvG0D2h8GtWXVB6Tvrh9nbzNL5AV5Onh/x9d5BTZR8t6MT0cCd1axGv
zAfW0tq7r9FbCNTXa+eaH8tJUGKmTM5ByHW3e3k1vrMrVZDwgX5c8i+9jnaquielSSgK3lb9r5g5
PwW3Gyh6t2BrFjA3KGKFTKuYaUp5MCMlfQ/zawHfT7fSUixWoKnwAqvjXWgQub1FyWnF6hR3n2si
7riNfzard2lmZXkoxTHisCJtqkM9v2UT0lg4RjJZhEVn+bZEVE/fyNTIObAtH+QXYWqy4ATaoX81
savIFR5Rog+vcmCNb5d+aoULMWiI7ORRSLplOzW+Lalam1q4v9p4MfLBf64vJqphcPE7BMpU4vY7
M/oramg6Sao0CgGf2adXvFE6PxbdwlSMn5Zd9EvvYj3qWFSVxgJVux0SoxtF1kZNcytSMZiNjCfK
yK+xZmXH3pdC2cJhyf1egONUOPQVGxBO7/WQi16ssflfzC5oHikj/ZWmfmCsLQJib8qDKZNhFtMq
gXrG0jDWWyBRotHFLxEs3CeFlkg99Qm3BBzEhENO78C+JF77rKH3Sd21xF/aSjiT5oUP+s86Vndp
/aYQeApEYJcYuQW4BnRyqwCDLTT5ByqMAupHbxYEMMg870bn1/KHOvtpMbZTWEbhgf7xti1BBhRV
PPJ+kPWJgEZ6Y9LaAiJGIT0ct4TwA5e4QXTeGL5ftTVG1vpAGTUWufFId0MFYrVnCRKvgXmGuDYa
eycE1eFHdUwwtMGT4Y0jTOYgA2MmYUMecM+1HrMYg2aKHoB4snapX8T4mDrclsQSnoqo2QWx8rZt
d6D7dgMWpPW6hpQiCwmn74zJQ71SzaWoufevl5+tjTsRf0S4axkbolug6e6V1SPHuGREaXGTvt5s
CyrbYArSpEgTzzFbbL72nIt/OejswTMlLJhQpjn5ZdOJNVEdsueQF4RK6ttbQc3P7bVE7/F58kQO
gxMgaaoKe2kQX5pu4gxuuURgigGgaVWPbzhrwNALo3R/lWzIA1H7eefkcmRvxJAuc7GYRz7ENuSS
j6DC0la0Gl3yY9bFPCmghKqk21gcfEzBS5CmiGTZyygACdXkKf9ZmXTg5nBKzr3gyJ0nr8hKQrgZ
HtZtmmaeaW6ocND8CX7259qMNIqezxRxnqJJvCLQP/IPklxmwDy8AcaUiwQJfNx9KSO71qsCRbXA
bJ4oPeP3JOBU7EyO3oc5O6MnPAaicsHEdV+WPISAzYu8ElDsUi2FRj0t3LZhExLMC/4AhSpVJUcC
RGlT44cYIy6ZrCA+LMHh0xXttXwz+J8Ze97rJDdCcBsShaTPmnD+wFfJ8fv+mIAOEsCkGtxCRnVL
erR/HsKJJv+f3jG69uIXC7+ewwPIJpTyKG35H9XBFCnCxrb4LpkEaiP2O0Oj5E3tB2pG/NpIZ/Jy
kdcnbqABzTr/T+gf+jT+CT1jkNW6KOF5l4+Mhy8wGaLBI8y1e5w3wI0oVwb2xt67ycnsO3lOBT9x
CfeVztlA7GFYVmsqNK6RzxiqFYspyLNIi3+hfMYOhvLb5lApC0q5ZI057Nqdqq7jfDkf3PVfWGnI
w28oiiYU4MBiyBeFDBG6hz2PYd3elyWGmiH2ulzbAc3LZc3FWWOwwCMFN1LHe7EB7mYqTsKG7cB1
lpZ7H/sSX1+ViYgzVgN9q546iDGG+oV59D2Nf3GAMXyd/l/+OLsDRE+z2irazC1VOsNY9RRuEz+w
bK8Ls52MamRQyW3f0lzvzyQSCU6eBh+w1P7xBv8s0uzHPUoeb6GZRwvqP/3wjSiLlg7blx4CI+pd
Qk+NPtPH+/wmVOGPxyEML2YbpDt8yBvFdN1z/HftregALa6hdH7CrQz/mYRAjZEoIUimAL4TAf4W
truqZ/Vuwv4WTntV4zPoDuXB115XlXtEfk6cm/43NTvTHtZ9ztxVinxBXkENHpvDcyDo+nEEnHVw
yUK/XTF5Hp9KJW7m3DSABqBe+4rZbz3qusukFz+P4zgyap0MPChFniNLUoR+2JGPbSwP2VsO21Dj
BNiAyhGt4kDLZjfyXG2skcH8Z9h/W5P45M3VSFUg5179VjLRuEloHOkSyDsiRyD5kYiENrw7ntY9
0SewJ7y7N/xSvB3rgqJ7yl/6oe8KOpvLy8fKM1MDKoWtDFKYGbY9Xb0KexqFTD8u/Nmve3O+M+qr
vTQtmlnVoSlRqcV5lp4swoVZ9pNmgGgigXN5FlezfOjYAI/Vl8pr+rkJ6GVsly0dDQvt6zIWfgUV
Lslbe9Skq+QBkOo8WAYc2gsNUG/fJCZ0yptQ31zs1/YkI/e8AJCxBcmJKEi6mmx17FdhyoFxcLQH
JoBOO58Z8/IEINs3TrHlLXqAMyiNZCbuiBbugGbUO6YUpJeIeMSQlWvmpFUlMgS9TjxrIV0gmLrW
V8IOJ29QyRYaiKn5TYiwYA43Js4sZAmLINX+NudvW+eo1Qd3xlMGUG5ZWFowWrS7UbwMPVx7wG37
a6XZtMg8t/RaJpxdOEKF6GRcGMMcxxpNMqUBUo0T7KWL39AP8KVJN4+zyxF4iD8ZFvhIoESOAsvX
IHlaW467F2pMLwWF/+j+eK6Qjhjd2sTU+1AlTWPRO9EEYiaM+ncLM5bo7VzUJv7ySWOz+2FZ7yfI
McyoFaIT9/CHmyzrYcZw37UUK8zA3F1y4LBhAD8/zsLsbrbrwSgHU916zeJr5VdQk2F2EXEi7rre
VDwQVlPnhAOOTUnvFt045W9cDSaCZt6folIfz7f0OOWkA1qaQQAFtzfiIKBH2/rh3Tc0nV9zmAuB
65+gwZ95HqnlAzeXl+M+muzG/bnqhMyTNCfRufIXKloLczEWGqaNEWCxjwmyD2IWGQoXzhXYUn24
+QqeoGVPMgsQTgpmzkK1peYteBk/0IPdtJlZxwVwqxJ2/OQ/t4GZZnT234ByvpzqtdJQOZYZQHch
JeEUZtFYsc+21UGwZEpsLSdsS4v72MMWkXU2r9Gdi0yRv3MUgNIaz4Vc1omWV8nFoMUwnmKUz8dp
3LZP8+WwsWoYTng62JvlDO4ldWqMCbcjCxHgGJ6gctmUPwsGJx+DI9qpEOLoEEs6nm2ny+ckobAo
OuXQzzsldxdOjAxlcmo35keOVW8/yFPpnJYoCHskhrCpgtgf77E9oNngoU5cT9FuAZA6YHJv0AEt
W7UER5asCbpH/FtGCTXEBUhToggqkNlLlZ4Dx467ALeIaNaqXdQbwOlNeR5HQJY1zCsxAuPh1OMp
vM5PGOPjul9BG/J8NHmnt5ac9z6SuIRSjQVAm58eDogP/uT7tCeuRB0jWXIC5GWLEaLIBXaN/Xqg
5n4OKbRhL9p4mBYMAe7XIdKW7yCPSmWV5ocAUuF/7gK2z5TAE20DKrTl/8+mWuX+6fZaPRjCTT4v
0FJ4FW1QgHeDQCFCaF5mdEgDCgb5prmLAbGtolH80lwVrfkKZ9tO7+FmDYrXPA7F3a1Dj+sTnfxv
lCFNkMTVy6ABw/pGKPQfWIKBOJyDtLHmGeC1oUDdWyOIuiMdzSCXQaJybVVUD+jbFcxj5CGOZGI5
o8Ja1tfX7Gpua7PRwAom7+jmqp+G93tbo47ezeB5eKwBct54GR39gAF8kqCn+vT37YKzNB5wIBXL
hIHraa6CI+jrhj+/JhrkAVBvqKOhit1OQk1dePuFXUnkntWFx3q1oyFX17dSWC3mx0gh2mz66N/Z
AgAPtAQ6Lf7Nrd8QACxfEIm5tnP4QWNgGlUv0k7EnZgjknHMX1q7Ihx053dIgwqX6iXANcR31GIw
ME5/axVFVouWZfs4mfCJcUX73ujgV/Kr2LwMRmNHKf7U67iL5X3I1BfwJ3GlG4fcbJ1lsX3aHc7f
eoozd0y7Zuvvvf1RjkEfBYNlDV6SK4koC/NuRaaQBS1meDU+h1lUftkHpg8/s8E5Lxn9CiS/bhL6
8GCyDEI/yEbJf6Kd6yOjn9N7QyOtE+76qwoMNQgbb10TyVtqat4e8uNIz0douLJEjlPo5wh8hKzS
0stQ9m5m8s/JerVe0ra2O/pesRkdd/ztIf6dh0eO7XOEn7vUtH9Fr51HTtOYledGarRikVqnqc9X
myGyL4hu/PK6xNeaoAMx3frLfsJ2e4DpeCKNpUHEiFQNd3On7Dz9HBDmNFfTc9pI8Lv+lvwc74Bw
TNZF5xX4LWAOy+u6X14IgRLFkF4xbyYKtQx5s+zE33Zuc3v1qVY52e6vn3zSMmq9bEyTnblmixCL
wcyOGvjSGO6noag9fEcbLUzooBPw94Excojgol3kiMH2+7JVnameXcSw50RhL8KDCRoTJC1/SYFE
39uxCeiBsD1WIjCTwJfUH0SxY1Pr9M7++5DjPtAm0Nl7gv7+NK9vL9Gkz/pej+68orgjoIjjzRPe
X3JUv1D8Qqy7wbRjHXh72zSfbWfbEj/pKy+ZHpC+2XtvmbfHcYliRqJzAyTul4HonoYQK+3q2SKK
gRDcv+o4JIabkJmPBbIUeKh5MsSd3/s3STLce/mq9ve2lqnpmg+lUl5R6hHkjoCldOJRBEMLJhw9
Hmc82e38v+2g5zs6JvHS7wih9rPaVbmQKgEGVPcK3Txml9c/9SacGppqMU186LQnkvfGNz44wD77
8Y5LRUDg/qJQzbSG0U+uI3fVF9kpj5qi60aIrl2dCbXYz34pSEyZ+KYpa6Dhj7HL76SYd0axD9CX
5x3yuJ9rfKhZBFovLsjFPP8DJEd4xMYr2/HOXenzcwdBYyk900apfhExECnRgLn1lLODDugUXTNU
Ip7tpNfh3WwswzL3vCQ7pfl5V65s/WVYSiP0c130HQtEH6G7xBR1D+4TI0JJIslyRAs2BhgcoNRA
rPYVpN1NDJUBjwaXB95c+FUal2319WbmUYsM47Ua4OjO9fK5nEYFmNO6d+yWJ1vheCwaxngMdC6z
1AYYtNR3tW0PuueN/0HdGEbWGeRZEkLa23nRtrNIVVtuvtEAht4Ygyyu7mBKLHPCF8bgBOI8K/XA
bW6vUXnsPNYXz7l4pbChdv7Ot6fY+UsBw3W1GeKoUbnHp809CaQI8OLeHzDzLv/6xGw9/KcLxWlv
DlRPeQAWrMUghcZEcbdC4tQpTNWQ7NnavMP0yP09BHf9Iqf1BO3yAssDmEjOsXH0AZjXfP/SeniT
73hOS1o/X4Kq3tH8w7/VV9o7oKxeEbGoyCrcY0gWnDsWRwtQyZYSJm5LwkWnjF3oTS1trahiBhkU
+4dKQNWMTmMMV5aIAJPUwBvS/5JAm5FlKl4CyCG/h5+Ma8EDu11vUHrZdAaA2Q==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    update_i : out STD_LOGIC;
    rtc_0_update_t : out STD_LOGIC;
    \data_reg[1][6]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][7]\ : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC;
    sda_reg : out STD_LOGIC;
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_i_reg : out STD_LOGIC;
    update_i_reg_0 : out STD_LOGIC;
    \tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_reg : out STD_LOGIC;
    \bcnt_reg[0]\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    update_t_reg : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC;
    update_t_reg_1 : out STD_LOGIC;
    update_t_reg_2 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[0]\ : out STD_LOGIC;
    \bcnt_reg[1]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \data_reg[2][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    reset : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][2]_0\ : in STD_LOGIC;
    \data_reg[3][1]\ : in STD_LOGIC;
    \data_reg[3][0]\ : in STD_LOGIC;
    sda_reg_0 : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal \^data_o_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[10]0\ : STD_LOGIC;
  signal \data_reg[11]0\ : STD_LOGIC;
  signal \data_reg[12]0\ : STD_LOGIC;
  signal \data_reg[13]0\ : STD_LOGIC;
  signal \data_reg[14]0\ : STD_LOGIC;
  signal \data_reg[15]0\ : STD_LOGIC;
  signal \data_reg[16]0\ : STD_LOGIC;
  signal \data_reg[17]0\ : STD_LOGIC;
  signal \data_reg[18]0\ : STD_LOGIC;
  signal \data_reg[19]0\ : STD_LOGIC;
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg[20]0\ : STD_LOGIC;
  signal \data_reg[21]0\ : STD_LOGIC;
  signal \data_reg[22]0\ : STD_LOGIC;
  signal \data_reg[23]0\ : STD_LOGIC;
  signal \data_reg[24]0\ : STD_LOGIC;
  signal \data_reg[25]0\ : STD_LOGIC;
  signal \data_reg[27]0\ : STD_LOGIC;
  signal \data_reg[29]0\ : STD_LOGIC;
  signal \data_reg[30]0\ : STD_LOGIC;
  signal \data_reg[31]0\ : STD_LOGIC;
  signal \data_reg[32]0\ : STD_LOGIC;
  signal \data_reg[33]0\ : STD_LOGIC;
  signal \data_reg[34]0\ : STD_LOGIC;
  signal \data_reg[35]0\ : STD_LOGIC;
  signal \data_reg[36]0\ : STD_LOGIC;
  signal \data_reg[37]0\ : STD_LOGIC;
  signal \data_reg[38]0\ : STD_LOGIC;
  signal \data_reg[39]0\ : STD_LOGIC;
  signal \data_reg[40]0\ : STD_LOGIC;
  signal \data_reg[41]0\ : STD_LOGIC;
  signal \data_reg[42]0\ : STD_LOGIC;
  signal \data_reg[43]0\ : STD_LOGIC;
  signal \data_reg[44]0\ : STD_LOGIC;
  signal \data_reg[45]0\ : STD_LOGIC;
  signal \data_reg[46]0\ : STD_LOGIC;
  signal \data_reg[47]0\ : STD_LOGIC;
  signal \data_reg[48]0\ : STD_LOGIC;
  signal \data_reg[49]0\ : STD_LOGIC;
  signal \data_reg[50]0\ : STD_LOGIC;
  signal \data_reg[51]0\ : STD_LOGIC;
  signal \data_reg[52]0\ : STD_LOGIC;
  signal \data_reg[53]0\ : STD_LOGIC;
  signal \data_reg[54]0\ : STD_LOGIC;
  signal \data_reg[55]0\ : STD_LOGIC;
  signal \data_reg[56]0\ : STD_LOGIC;
  signal \data_reg[57]0\ : STD_LOGIC;
  signal \data_reg[58]0\ : STD_LOGIC;
  signal \data_reg[59]0\ : STD_LOGIC;
  signal \data_reg[60]0\ : STD_LOGIC;
  signal \data_reg[61]0\ : STD_LOGIC;
  signal \data_reg[62]0\ : STD_LOGIC;
  signal \data_reg[63]0\ : STD_LOGIC;
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_reg[7]0\ : STD_LOGIC;
  signal \data_reg[8]0\ : STD_LOGIC;
  signal \data_reg[9]0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[1]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[2]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[6]\ : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_100 : STD_LOGIC;
  signal registers_0_n_101 : STD_LOGIC;
  signal registers_0_n_102 : STD_LOGIC;
  signal registers_0_n_103 : STD_LOGIC;
  signal registers_0_n_104 : STD_LOGIC;
  signal registers_0_n_105 : STD_LOGIC;
  signal registers_0_n_106 : STD_LOGIC;
  signal registers_0_n_107 : STD_LOGIC;
  signal registers_0_n_108 : STD_LOGIC;
  signal registers_0_n_109 : STD_LOGIC;
  signal registers_0_n_110 : STD_LOGIC;
  signal registers_0_n_12 : STD_LOGIC;
  signal registers_0_n_2 : STD_LOGIC;
  signal registers_0_n_23 : STD_LOGIC;
  signal registers_0_n_35 : STD_LOGIC;
  signal registers_0_n_36 : STD_LOGIC;
  signal registers_0_n_39 : STD_LOGIC;
  signal registers_0_n_40 : STD_LOGIC;
  signal registers_0_n_41 : STD_LOGIC;
  signal registers_0_n_42 : STD_LOGIC;
  signal registers_0_n_43 : STD_LOGIC;
  signal registers_0_n_44 : STD_LOGIC;
  signal registers_0_n_46 : STD_LOGIC;
  signal registers_0_n_54 : STD_LOGIC;
  signal registers_0_n_55 : STD_LOGIC;
  signal registers_0_n_56 : STD_LOGIC;
  signal registers_0_n_57 : STD_LOGIC;
  signal registers_0_n_58 : STD_LOGIC;
  signal registers_0_n_59 : STD_LOGIC;
  signal registers_0_n_61 : STD_LOGIC;
  signal registers_0_n_62 : STD_LOGIC;
  signal registers_0_n_63 : STD_LOGIC;
  signal registers_0_n_65 : STD_LOGIC;
  signal registers_0_n_71 : STD_LOGIC;
  signal registers_0_n_74 : STD_LOGIC;
  signal registers_0_n_75 : STD_LOGIC;
  signal registers_0_n_78 : STD_LOGIC;
  signal registers_0_n_79 : STD_LOGIC;
  signal registers_0_n_80 : STD_LOGIC;
  signal registers_0_n_81 : STD_LOGIC;
  signal registers_0_n_82 : STD_LOGIC;
  signal registers_0_n_83 : STD_LOGIC;
  signal registers_0_n_84 : STD_LOGIC;
  signal registers_0_n_85 : STD_LOGIC;
  signal registers_0_n_86 : STD_LOGIC;
  signal registers_0_n_87 : STD_LOGIC;
  signal registers_0_n_88 : STD_LOGIC;
  signal registers_0_n_89 : STD_LOGIC;
  signal registers_0_n_90 : STD_LOGIC;
  signal registers_0_n_91 : STD_LOGIC;
  signal registers_0_n_92 : STD_LOGIC;
  signal registers_0_n_93 : STD_LOGIC;
  signal registers_0_n_94 : STD_LOGIC;
  signal registers_0_n_95 : STD_LOGIC;
  signal registers_0_n_96 : STD_LOGIC;
  signal registers_0_n_97 : STD_LOGIC;
  signal registers_0_n_98 : STD_LOGIC;
  signal registers_0_n_99 : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rtc_0_n_100 : STD_LOGIC;
  signal rtc_0_n_103 : STD_LOGIC;
  signal rtc_0_n_110 : STD_LOGIC;
  signal rtc_0_n_111 : STD_LOGIC;
  signal rtc_0_n_114 : STD_LOGIC;
  signal rtc_0_n_115 : STD_LOGIC;
  signal rtc_0_n_116 : STD_LOGIC;
  signal rtc_0_n_117 : STD_LOGIC;
  signal rtc_0_n_118 : STD_LOGIC;
  signal rtc_0_n_119 : STD_LOGIC;
  signal rtc_0_n_133 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_19 : STD_LOGIC;
  signal rtc_0_n_20 : STD_LOGIC;
  signal rtc_0_n_21 : STD_LOGIC;
  signal rtc_0_n_22 : STD_LOGIC;
  signal rtc_0_n_23 : STD_LOGIC;
  signal rtc_0_n_24 : STD_LOGIC;
  signal rtc_0_n_25 : STD_LOGIC;
  signal rtc_0_n_26 : STD_LOGIC;
  signal rtc_0_n_27 : STD_LOGIC;
  signal rtc_0_n_29 : STD_LOGIC;
  signal rtc_0_n_64 : STD_LOGIC;
  signal rtc_0_n_81 : STD_LOGIC;
  signal rtc_0_n_84 : STD_LOGIC;
  signal rtc_0_n_85 : STD_LOGIC;
  signal rtc_0_n_86 : STD_LOGIC;
  signal rtc_0_n_87 : STD_LOGIC;
  signal rtc_0_n_88 : STD_LOGIC;
  signal rtc_0_n_89 : STD_LOGIC;
  signal rtc_0_n_90 : STD_LOGIC;
  signal rtc_0_n_91 : STD_LOGIC;
  signal rtc_0_n_99 : STD_LOGIC;
  signal rtc_0_rd_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rtc_0_update_t\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal \^underflow\ : STD_LOGIC;
  signal \^update_i\ : STD_LOGIC;
  signal \^update_t_reg\ : STD_LOGIC;
  signal \^wr_reg_o_reg[2]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[4]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[5]\ : STD_LOGIC;
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
  \data_o_reg[7]\(3 downto 0) <= \^data_o_reg[7]\(3 downto 0);
  dout(3 downto 0) <= \^dout\(3 downto 0);
  \goreg_bm.dout_i_reg[11]_0\ <= \^goreg_bm.dout_i_reg[11]_0\;
  \goreg_bm.dout_i_reg[11]_1\ <= \^goreg_bm.dout_i_reg[11]_1\;
  \goreg_bm.dout_i_reg[12]_0\ <= \^goreg_bm.dout_i_reg[12]_0\;
  \goreg_bm.dout_i_reg[1]\ <= \^goreg_bm.dout_i_reg[1]\;
  \goreg_bm.dout_i_reg[2]\ <= \^goreg_bm.dout_i_reg[2]\;
  \goreg_bm.dout_i_reg[6]\ <= \^goreg_bm.dout_i_reg[6]\;
  rtc_0_update_t <= \^rtc_0_update_t\;
  underflow <= \^underflow\;
  update_i <= \^update_i\;
  update_t_reg <= \^update_t_reg\;
  \wr_reg_o_reg[2]\ <= \^wr_reg_o_reg[2]\;
  \wr_reg_o_reg[4]\ <= \^wr_reg_o_reg[4]\;
  \wr_reg_o_reg[5]\ <= \^wr_reg_o_reg[5]\;
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      \AWADDR_reg[8]\(4) => axi_controller_0_interface_aximm_AWADDR(8),
      \AWADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      \AWADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      \timeout_reg[13]\ => \timeout_reg[13]\,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => \^underflow\,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      D(7) => rtc_0_n_84,
      D(6) => rtc_0_n_85,
      D(5) => rtc_0_n_86,
      D(4) => rtc_0_n_87,
      D(3) => rtc_0_n_88,
      D(2) => rtc_0_n_89,
      D(1) => rtc_0_n_90,
      D(0) => rtc_0_n_91,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => registers_0_n_110,
      \data_reg[0][0]\(0) => \data_reg[0]_1\(0),
      \data_reg[0][0]_0\ => \data_reg[0][0]\,
      \data_reg[0][0]_1\ => rtc_0_n_103,
      \data_reg[0][0]_2\ => rtc_0_n_116,
      \data_reg[0][3]\ => rtc_0_n_117,
      \data_reg[0][4]\ => \data_reg[0][4]\,
      \data_reg[0][4]_0\ => \^goreg_bm.dout_i_reg[11]_1\,
      \data_reg[0][5]\ => \data_reg[0][5]\,
      \data_reg[0][6]\ => \data_reg[0][6]\,
      \data_reg[0][7]\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_0\ => \data_reg[0][7]_0\,
      \data_reg[10][0]\(0) => \data_reg[10]0\,
      \data_reg[11][0]\(0) => \data_reg[11]0\,
      \data_reg[12][0]\(0) => \data_reg[12]0\,
      \data_reg[13][0]\(0) => \data_reg[13]0\,
      \data_reg[14][0]\(0) => \data_reg[14]0\,
      \data_reg[15][0]\(0) => \data_reg[15]0\,
      \data_reg[16][0]\(0) => \data_reg[16]0\,
      \data_reg[17][0]\(0) => \data_reg[17]0\,
      \data_reg[18][0]\(0) => \data_reg[18]0\,
      \data_reg[19][0]\(0) => \data_reg[19]0\,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[1][0]_0\ => rtc_0_n_115,
      \data_reg[1][0]_1\ => \^goreg_bm.dout_i_reg[12]_0\,
      \data_reg[1][3]\ => rtc_0_n_111,
      \data_reg[1][4]\ => \data_reg[1][4]\,
      \data_reg[1][5]\ => \data_reg[1][5]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]_0\,
      \data_reg[1][6]\ => \data_reg[1][6]\,
      \data_reg[1][6]_0\ => \data_reg[1][6]_0\,
      \data_reg[1][7]\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_0\ => \data_reg[1][7]_0\,
      \data_reg[20][0]\(0) => \data_reg[20]0\,
      \data_reg[21][0]\(0) => \data_reg[21]0\,
      \data_reg[22][0]\(0) => \data_reg[22]0\,
      \data_reg[23][0]\(0) => \data_reg[23]0\,
      \data_reg[24][0]\(0) => \data_reg[24]0\,
      \data_reg[25][0]\(0) => \data_reg[25]0\,
      \data_reg[26][0]\ => rtc_0_n_64,
      \data_reg[27][0]\(0) => \data_reg[27]0\,
      \data_reg[28][0]\ => rtc_0_n_81,
      \data_reg[29][0]\(0) => \data_reg[29]0\,
      \data_reg[2][0]\ => registers_0_n_12,
      \data_reg[2][0]_0\ => rtc_0_n_119,
      \data_reg[2][0]_1\ => \^wr_reg_o_reg[4]\,
      \data_reg[2][1]\ => \data_reg[2][1]\,
      \data_reg[2][2]\ => registers_0_n_71,
      \data_reg[2][4]\ => \data_reg[2][4]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_2\ => rtc_0_n_110,
      \data_reg[2][5]\ => \data_reg[2][5]\,
      \data_reg[2][5]_0\ => \data_reg[2][5]_0\,
      \data_reg[2][6]\ => data3(0),
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][7]\ => \data_reg[2][7]\,
      \data_reg[2][7]_0\ => \data_reg[2][7]_0\,
      \data_reg[30][0]\(0) => \data_reg[30]0\,
      \data_reg[31][0]\(0) => \data_reg[31]0\,
      \data_reg[32][0]\(0) => \data_reg[32]0\,
      \data_reg[33][0]\(0) => \data_reg[33]0\,
      \data_reg[34][0]\(0) => \data_reg[34]0\,
      \data_reg[35][0]\(0) => \data_reg[35]0\,
      \data_reg[36][0]\(0) => \data_reg[36]0\,
      \data_reg[37][0]\(0) => \data_reg[37]0\,
      \data_reg[38][0]\(0) => \data_reg[38]0\,
      \data_reg[39][0]\(0) => \data_reg[39]0\,
      \data_reg[3][0]\ => \data_reg[3][2]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][1]\ => \data_reg[3][2]\(1),
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][2]\ => \data_reg[3][2]\(2),
      \data_reg[3][2]_0\ => \data_reg[3][2]_0\,
      \data_reg[3][5]\ => \^wr_reg_o_reg[5]\,
      \data_reg[40][0]\(0) => \data_reg[40]0\,
      \data_reg[41][0]\(0) => \data_reg[41]0\,
      \data_reg[42][0]\(0) => \data_reg[42]0\,
      \data_reg[43][0]\(0) => \data_reg[43]0\,
      \data_reg[44][0]\(0) => \data_reg[44]0\,
      \data_reg[45][0]\(0) => \data_reg[45]0\,
      \data_reg[46][0]\(0) => \data_reg[46]0\,
      \data_reg[47][0]\(0) => \data_reg[47]0\,
      \data_reg[48][0]\(0) => \data_reg[48]0\,
      \data_reg[49][0]\(0) => \data_reg[49]0\,
      \data_reg[4][0]\ => registers_0_n_2,
      \data_reg[4][0]_0\ => rtc_0_n_29,
      \data_reg[4][1]\ => \^goreg_bm.dout_i_reg[1]\,
      \data_reg[4][2]\ => \^goreg_bm.dout_i_reg[2]\,
      \data_reg[4][3]\ => \^wr_reg_o_reg[2]\,
      \data_reg[4][4]\ => \data_reg[4][4]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_1\ => rtc_0_n_118,
      \data_reg[4][5]\ => \data_reg[4][5]\,
      \data_reg[4][5]_0\ => \data_reg[4][5]_0\,
      \data_reg[4][6]\ => \data_reg[4][6]\,
      \data_reg[4][6]_0\ => \data_reg[4][6]_0\,
      \data_reg[4][7]\ => \data_reg[4][7]\,
      \data_reg[4][7]_0\ => \data_reg[4][7]_0\,
      \data_reg[50][0]\(0) => \data_reg[50]0\,
      \data_reg[51][0]\(0) => \data_reg[51]0\,
      \data_reg[52][0]\(0) => \data_reg[52]0\,
      \data_reg[53][0]\(0) => \data_reg[53]0\,
      \data_reg[54][0]\(0) => \data_reg[54]0\,
      \data_reg[55][0]\(0) => \data_reg[55]0\,
      \data_reg[56][0]\(0) => \data_reg[56]0\,
      \data_reg[57][0]\(0) => \data_reg[57]0\,
      \data_reg[58][0]\(0) => \data_reg[58]0\,
      \data_reg[59][0]\(0) => \data_reg[59]0\,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][0]_0\ => registers_0_n_75,
      \data_reg[5][0]_1\ => rtc_0_n_114,
      \data_reg[5][2]\ => registers_0_n_46,
      \data_reg[5][3]\ => \^goreg_bm.dout_i_reg[11]_0\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]_0\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_1\,
      \data_reg[5][5]\ => \data_reg[5][5]\,
      \data_reg[5][5]_0\ => \data_reg[5][5]_0\,
      \data_reg[5][6]\ => \data_reg[5][6]\,
      \data_reg[5][6]_0\ => \data_reg[5][6]_0\,
      \data_reg[5][7]\ => \data_reg[5][7]\,
      \data_reg[5][7]_0\ => \data_reg[5][7]_0\,
      \data_reg[60][0]\(0) => \data_reg[60]0\,
      \data_reg[61][0]\(0) => \data_reg[61]0\,
      \data_reg[62][0]\(0) => \data_reg[62]0\,
      \data_reg[6][0]\ => \^update_t_reg\,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[6][4]_0\(1) => rtc_0_n_99,
      \data_reg[6][4]_0\(0) => rtc_0_n_100,
      \data_reg[6][6]\ => rtc_0_n_133,
      \data_reg[6][6]_0\ => \^goreg_bm.dout_i_reg[6]\,
      \data_reg[6][7]\(2) => \^data_o_reg[7]\(3),
      \data_reg[6][7]\(1) => \^data_o_reg[7]\(1),
      \data_reg[6][7]\(0) => rtc_0_data_o(3),
      \data_reg[7][0]\(0) => \data_reg[7]0\,
      \data_reg[8][0]\(0) => \data_reg[8]0\,
      \data_reg[9][0]\(0) => \data_reg[9]0\,
      dout(9 downto 4) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(3) => \^dout\(3),
      dout(2 downto 1) => \^dout\(1 downto 0),
      dout(0) => registers_0_fifo_read_RD_DATA(3),
      \goreg_bm.dout_i_reg[10]\ => registers_0_n_54,
      \goreg_bm.dout_i_reg[10]_0\ => registers_0_n_86,
      \goreg_bm.dout_i_reg[10]_1\ => registers_0_n_88,
      \goreg_bm.dout_i_reg[10]_2\ => registers_0_n_90,
      \goreg_bm.dout_i_reg[10]_3\ => registers_0_n_94,
      \goreg_bm.dout_i_reg[10]_4\ => registers_0_n_103,
      \goreg_bm.dout_i_reg[10]_5\ => registers_0_n_105,
      \goreg_bm.dout_i_reg[10]_6\ => registers_0_n_107,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => registers_0_n_55,
      \goreg_bm.dout_i_reg[11]_1\ => registers_0_n_83,
      \goreg_bm.dout_i_reg[11]_2\ => registers_0_n_89,
      \goreg_bm.dout_i_reg[11]_3\ => registers_0_n_91,
      \goreg_bm.dout_i_reg[11]_4\ => registers_0_n_104,
      \goreg_bm.dout_i_reg[11]_5\ => registers_0_n_108,
      \goreg_bm.dout_i_reg[12]\ => registers_0_n_43,
      \goreg_bm.dout_i_reg[12]_0\ => registers_0_n_59,
      \goreg_bm.dout_i_reg[12]_1\ => registers_0_n_63,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_3\ => registers_0_n_84,
      \goreg_bm.dout_i_reg[12]_4\ => registers_0_n_97,
      \goreg_bm.dout_i_reg[13]\ => registers_0_n_62,
      \goreg_bm.dout_i_reg[13]_0\ => registers_0_n_78,
      \goreg_bm.dout_i_reg[13]_1\ => registers_0_n_92,
      \goreg_bm.dout_i_reg[13]_2\ => registers_0_n_93,
      \goreg_bm.dout_i_reg[3]\ => registers_0_n_74,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[8]\ => registers_0_n_41,
      \goreg_bm.dout_i_reg[8]_0\ => registers_0_n_42,
      \goreg_bm.dout_i_reg[8]_1\ => registers_0_n_56,
      \goreg_bm.dout_i_reg[8]_2\ => registers_0_n_58,
      \goreg_bm.dout_i_reg[8]_3\ => registers_0_n_79,
      \goreg_bm.dout_i_reg[8]_4\ => registers_0_n_85,
      \goreg_bm.dout_i_reg[8]_5\ => registers_0_n_87,
      \goreg_bm.dout_i_reg[8]_6\ => registers_0_n_96,
      \goreg_bm.dout_i_reg[8]_7\ => registers_0_n_101,
      \goreg_bm.dout_i_reg[8]_8\ => registers_0_n_102,
      \goreg_bm.dout_i_reg[8]_9\ => registers_0_n_106,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => registers_0_n_65,
      \goreg_bm.dout_i_reg[9]_1\ => registers_0_n_80,
      \goreg_bm.dout_i_reg[9]_2\ => registers_0_n_81,
      \goreg_bm.dout_i_reg[9]_3\ => registers_0_n_82,
      \goreg_bm.dout_i_reg[9]_4\ => registers_0_n_95,
      \goreg_bm.dout_i_reg[9]_5\ => registers_0_n_98,
      \goreg_bm.dout_i_reg[9]_6\ => registers_0_n_100,
      \guf.guf1.underflow_i_reg\ => registers_0_n_39,
      \guf.guf1.underflow_i_reg_0\ => registers_0_n_40,
      \guf.guf1.underflow_i_reg_1\ => registers_0_n_44,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_3\ => registers_0_n_99,
      \guf.guf1.underflow_i_reg_4\ => registers_0_n_109,
      \refresh_reg[1]\ => registers_0_n_61,
      \refresh_reg[3]\(0) => p_0_in(3),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      sda_o_i_2(2 downto 0) => \inst/cnt\(2 downto 0),
      underflow => \^underflow\,
      update_i_reg => \^update_i\,
      update_i_reg_0 => registers_0_n_35,
      update_i_reg_1 => registers_0_n_36,
      update_i_reg_2 => update_i_reg,
      update_i_reg_3 => update_i_reg_0,
      update_i_reg_4 => registers_0_n_57,
      update_i_reg_5 => \^rtc_0_update_t\,
      update_t_reg => update_t_reg_0,
      update_t_reg_0 => update_t_reg_1,
      update_t_reg_1 => update_t_reg_2,
      \wr_data_reg[11]\(10) => rtc_0_n_17,
      \wr_data_reg[11]\(9) => rtc_0_n_18,
      \wr_data_reg[11]\(8) => rtc_0_n_19,
      \wr_data_reg[11]\(7) => rtc_0_n_20,
      \wr_data_reg[11]\(6) => rtc_0_n_21,
      \wr_data_reg[11]\(5) => rtc_0_n_22,
      \wr_data_reg[11]\(4) => rtc_0_n_23,
      \wr_data_reg[11]\(3) => rtc_0_n_24,
      \wr_data_reg[11]\(2) => rtc_0_n_25,
      \wr_data_reg[11]\(1) => rtc_0_n_26,
      \wr_data_reg[11]\(0) => rtc_0_n_27,
      \wr_data_reg[14]\(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      D(1) => \tmp_reg[0]\(0),
      D(0) => sda_reg,
      E(0) => \data_reg[63]0\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      ack14_out => ack14_out,
      ack_reg => ack_reg,
      \bcnt_reg[0]\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => \cnt_reg[0]\,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      \cnt_reg[2]\(2 downto 0) => \inst/cnt\(2 downto 0),
      \data_o_reg[0]\ => rtc_0_n_29,
      \data_o_reg[0]_0\ => rtc_0_n_114,
      \data_o_reg[0]_1\ => rtc_0_n_115,
      \data_o_reg[0]_2\ => rtc_0_n_116,
      \data_o_reg[0]_3\ => rtc_0_n_119,
      \data_o_reg[3]\ => rtc_0_n_111,
      \data_o_reg[3]_0\ => rtc_0_n_117,
      \data_o_reg[4]\(1) => rtc_0_n_99,
      \data_o_reg[4]\(0) => rtc_0_n_100,
      \data_o_reg[4]_0\ => \data_o_reg[4]\,
      \data_o_reg[7]\(4 downto 1) => \^data_o_reg[7]\(3 downto 0),
      \data_o_reg[7]\(0) => rtc_0_data_o(3),
      \data_o_reg[7]_0\(7) => rtc_0_n_84,
      \data_o_reg[7]_0\(6) => rtc_0_n_85,
      \data_o_reg[7]_0\(5) => rtc_0_n_86,
      \data_o_reg[7]_0\(4) => rtc_0_n_87,
      \data_o_reg[7]_0\(3) => rtc_0_n_88,
      \data_o_reg[7]_0\(2) => rtc_0_n_89,
      \data_o_reg[7]_0\(1) => rtc_0_n_90,
      \data_o_reg[7]_0\(0) => rtc_0_n_91,
      \data_reg[0][0]\ => registers_0_n_61,
      \data_reg[0][0]_0\(0) => \data_reg[0]_1\(0),
      \data_reg[0][3]\ => registers_0_n_74,
      \data_reg[11][0]\ => registers_0_n_108,
      \data_reg[12][0]\ => registers_0_n_109,
      \data_reg[13][0]\ => registers_0_n_42,
      \data_reg[14][0]\ => registers_0_n_95,
      \data_reg[14][0]_0\ => registers_0_n_40,
      \data_reg[15][0]\ => registers_0_n_93,
      \data_reg[16][0]\ => registers_0_n_78,
      \data_reg[17][0]\ => registers_0_n_85,
      \data_reg[18][0]\ => registers_0_n_65,
      \data_reg[19][0]\ => registers_0_n_54,
      \data_reg[19][0]_0\ => registers_0_n_96,
      \data_reg[1][0]\(0) => \data_reg[1]_0\(0),
      \data_reg[20][0]\ => registers_0_n_89,
      \data_reg[21][0]\ => registers_0_n_92,
      \data_reg[22][0]\ => registers_0_n_79,
      \data_reg[27][0]\ => registers_0_n_56,
      \data_reg[2][0]\ => registers_0_n_71,
      \data_reg[2][0]_0\ => registers_0_n_12,
      \data_reg[30][0]\ => registers_0_n_55,
      \data_reg[32][0]\ => registers_0_n_62,
      \data_reg[33][0]\ => registers_0_n_84,
      \data_reg[33][0]_0\ => registers_0_n_88,
      \data_reg[34][0]\ => registers_0_n_102,
      \data_reg[35][0]\ => registers_0_n_39,
      \data_reg[35][0]_0\ => registers_0_n_87,
      \data_reg[36][0]\ => registers_0_n_58,
      \data_reg[36][0]_0\ => registers_0_n_83,
      \data_reg[37][0]\ => registers_0_n_90,
      \data_reg[38][0]\ => registers_0_n_43,
      \data_reg[39][0]\ => registers_0_n_91,
      \data_reg[3][5]\ => registers_0_n_44,
      \data_reg[3][5]_0\ => registers_0_n_59,
      \data_reg[40][0]\ => registers_0_n_106,
      \data_reg[42][0]\ => registers_0_n_41,
      \data_reg[43][0]\ => registers_0_n_100,
      \data_reg[45][0]\ => registers_0_n_101,
      \data_reg[45][0]_0\ => registers_0_n_81,
      \data_reg[46][0]\ => registers_0_n_80,
      \data_reg[47][0]\ => registers_0_n_63,
      \data_reg[47][0]_0\ => registers_0_n_94,
      \data_reg[49][0]\ => registers_0_n_98,
      \data_reg[4][0]\ => registers_0_n_46,
      \data_reg[4][0]_0\ => registers_0_n_2,
      \data_reg[50][0]\ => registers_0_n_103,
      \data_reg[52][0]\ => registers_0_n_105,
      \data_reg[53][0]\ => registers_0_n_97,
      \data_reg[58][0]\ => registers_0_n_107,
      \data_reg[59][0]\ => registers_0_n_57,
      \data_reg[5][0]\ => registers_0_n_23,
      \data_reg[5][4]\ => registers_0_n_75,
      \data_reg[61][0]\ => registers_0_n_35,
      \data_reg[62][0]\ => registers_0_n_36,
      \data_reg[62][0]_0\ => registers_0_n_104,
      \data_reg[63][0]\ => registers_0_n_99,
      \data_reg[6][4]\(1) => \data_reg[6]_2\(4),
      \data_reg[6][4]\(0) => \data_reg[6]_2\(0),
      \data_reg[8][0]\ => registers_0_n_82,
      \data_reg[9][0]\ => registers_0_n_86,
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      \goreg_bm.dout_i_reg[0]\ => \goreg_bm.dout_i_reg[0]\,
      \goreg_bm.dout_i_reg[10]\(0) => \data_reg[19]0\,
      \goreg_bm.dout_i_reg[11]\(0) => \data_reg[8]0\,
      \goreg_bm.dout_i_reg[11]_0\(0) => \data_reg[48]0\,
      \goreg_bm.dout_i_reg[11]_1\(0) => \data_reg[12]0\,
      \goreg_bm.dout_i_reg[11]_2\(0) => \data_reg[53]0\,
      \goreg_bm.dout_i_reg[11]_3\ => \^goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_4\ => rtc_0_n_103,
      \goreg_bm.dout_i_reg[11]_5\ => \^goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[12]\(0) => \data_reg[17]0\,
      \goreg_bm.dout_i_reg[12]_0\(0) => \data_reg[51]0\,
      \goreg_bm.dout_i_reg[12]_1\(0) => \data_reg[57]0\,
      \goreg_bm.dout_i_reg[12]_2\ => \^goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(0) => \data_reg[61]0\,
      \goreg_bm.dout_i_reg[13]_0\(0) => \data_reg[30]0\,
      \goreg_bm.dout_i_reg[13]_1\(0) => \data_reg[58]0\,
      \goreg_bm.dout_i_reg[13]_2\(0) => \data_reg[31]0\,
      \goreg_bm.dout_i_reg[13]_3\(0) => \data_reg[14]0\,
      \goreg_bm.dout_i_reg[13]_4\(0) => \data_reg[49]0\,
      \goreg_bm.dout_i_reg[1]\ => \^goreg_bm.dout_i_reg[1]\,
      \goreg_bm.dout_i_reg[2]\ => \^goreg_bm.dout_i_reg[2]\,
      \goreg_bm.dout_i_reg[6]\ => \^goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[8]\(0) => \data_reg[38]0\,
      \goreg_bm.dout_i_reg[9]\(0) => \data_reg[52]0\,
      \guf.guf1.underflow_i_reg\(0) => \data_reg[37]0\,
      i2c_rw_reg => i2c_rw_reg,
      i2c_rw_reg_0 => i2c_rw_reg_0,
      old_scl_reg => old_scl_reg,
      reset => reset,
      rtc_0_rd_reg_o(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      scl_i => scl_i,
      scl_reg => scl_reg,
      scl_reg_0 => scl_reg_0,
      \scl_sr_reg[1]\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => sda_o_reg,
      sda_o_reg_0 => registers_0_n_110,
      sda_reg => sda_reg_0,
      \sda_sr_reg[1]\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      underflow => \^underflow\,
      update_i_reg(0) => \data_reg[23]0\,
      update_t_reg => \^rtc_0_update_t\,
      update_t_reg_0 => \^update_t_reg\,
      update_t_reg_1(0) => \data_reg[34]0\,
      update_t_reg_2(0) => \data_reg[46]0\,
      update_t_reg_3 => update_t_reg_3,
      \wr_data_reg[11]\ => \^update_i\,
      \wr_data_reg[11]_0\(0) => p_0_in(3),
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[0]\(0) => \data_reg[7]0\,
      \wr_reg_o_reg[0]_0\(0) => \data_reg[33]0\,
      \wr_reg_o_reg[1]\(0) => \data_reg[27]0\,
      \wr_reg_o_reg[1]_0\ => rtc_0_n_81,
      \wr_reg_o_reg[2]\ => \^wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_0\ => rtc_0_n_118,
      \wr_reg_o_reg[2]_1\ => rtc_0_n_133,
      \wr_reg_o_reg[3]\(10) => rtc_0_n_17,
      \wr_reg_o_reg[3]\(9) => rtc_0_n_18,
      \wr_reg_o_reg[3]\(8) => rtc_0_n_19,
      \wr_reg_o_reg[3]\(7) => rtc_0_n_20,
      \wr_reg_o_reg[3]\(6) => rtc_0_n_21,
      \wr_reg_o_reg[3]\(5) => rtc_0_n_22,
      \wr_reg_o_reg[3]\(4) => rtc_0_n_23,
      \wr_reg_o_reg[3]\(3) => rtc_0_n_24,
      \wr_reg_o_reg[3]\(2) => rtc_0_n_25,
      \wr_reg_o_reg[3]\(1) => rtc_0_n_26,
      \wr_reg_o_reg[3]\(0) => rtc_0_n_27,
      \wr_reg_o_reg[3]_0\(0) => \data_reg[20]0\,
      \wr_reg_o_reg[3]_1\(0) => \data_reg[39]0\,
      \wr_reg_o_reg[3]_2\(0) => \data_reg[11]0\,
      \wr_reg_o_reg[3]_3\(0) => \data_reg[10]0\,
      \wr_reg_o_reg[3]_4\(0) => \data_reg[13]0\,
      \wr_reg_o_reg[3]_5\(0) => \data_reg[42]0\,
      \wr_reg_o_reg[3]_6\(0) => \data_reg[50]0\,
      \wr_reg_o_reg[3]_7\(0) => \data_reg[9]0\,
      \wr_reg_o_reg[3]_8\(0) => \data_reg[43]0\,
      \wr_reg_o_reg[4]\(0) => \data_reg[54]0\,
      \wr_reg_o_reg[4]_0\(0) => \data_reg[62]0\,
      \wr_reg_o_reg[4]_1\(0) => \data_reg[56]0\,
      \wr_reg_o_reg[4]_10\ => \^wr_reg_o_reg[4]\,
      \wr_reg_o_reg[4]_11\ => rtc_0_n_110,
      \wr_reg_o_reg[4]_2\(0) => \data_reg[18]0\,
      \wr_reg_o_reg[4]_3\(0) => \data_reg[55]0\,
      \wr_reg_o_reg[4]_4\(0) => \data_reg[40]0\,
      \wr_reg_o_reg[4]_5\(0) => \data_reg[45]0\,
      \wr_reg_o_reg[4]_6\(0) => \data_reg[59]0\,
      \wr_reg_o_reg[4]_7\(0) => \data_reg[60]0\,
      \wr_reg_o_reg[4]_8\(0) => \data_reg[15]0\,
      \wr_reg_o_reg[4]_9\(0) => \data_reg[47]0\,
      \wr_reg_o_reg[5]\(0) => \data_reg[16]0\,
      \wr_reg_o_reg[5]_0\(0) => \data_reg[25]0\,
      \wr_reg_o_reg[5]_1\(0) => \data_reg[24]0\,
      \wr_reg_o_reg[5]_10\(0) => \data_reg[41]0\,
      \wr_reg_o_reg[5]_11\ => \^wr_reg_o_reg[5]\,
      \wr_reg_o_reg[5]_12\ => \wr_reg_o_reg[5]_0\,
      \wr_reg_o_reg[5]_2\(0) => \data_reg[29]0\,
      \wr_reg_o_reg[5]_3\(0) => \data_reg[35]0\,
      \wr_reg_o_reg[5]_4\(0) => \data_reg[22]0\,
      \wr_reg_o_reg[5]_5\(0) => \data_reg[21]0\,
      \wr_reg_o_reg[5]_6\ => rtc_0_n_64,
      \wr_reg_o_reg[5]_7\(0) => \data_reg[32]0\,
      \wr_reg_o_reg[5]_8\(0) => \data_reg[44]0\,
      \wr_reg_o_reg[5]_9\(0) => \data_reg[36]0\
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
  signal \axi_controller_0/inst/cState\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][7]_i_1_n_0\ : STD_LOGIC;
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal \registers_0/data3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \registers_0/data_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[3]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \registers_0/inst/update_i\ : STD_LOGIC;
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \rtc_0/inst/ack14_out\ : STD_LOGIC;
  signal \rtc_0/p_0_in0_in\ : STD_LOGIC;
  signal \rtc_0/tmp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rtc_0_update_t : STD_LOGIC;
  signal rtcc_i_n_10 : STD_LOGIC;
  signal rtcc_i_n_11 : STD_LOGIC;
  signal rtcc_i_n_12 : STD_LOGIC;
  signal rtcc_i_n_13 : STD_LOGIC;
  signal rtcc_i_n_18 : STD_LOGIC;
  signal rtcc_i_n_20 : STD_LOGIC;
  signal rtcc_i_n_21 : STD_LOGIC;
  signal rtcc_i_n_26 : STD_LOGIC;
  signal rtcc_i_n_27 : STD_LOGIC;
  signal rtcc_i_n_28 : STD_LOGIC;
  signal rtcc_i_n_29 : STD_LOGIC;
  signal rtcc_i_n_30 : STD_LOGIC;
  signal rtcc_i_n_34 : STD_LOGIC;
  signal rtcc_i_n_35 : STD_LOGIC;
  signal rtcc_i_n_36 : STD_LOGIC;
  signal rtcc_i_n_37 : STD_LOGIC;
  signal rtcc_i_n_43 : STD_LOGIC;
  signal rtcc_i_n_45 : STD_LOGIC;
  signal rtcc_i_n_46 : STD_LOGIC;
  signal rtcc_i_n_48 : STD_LOGIC;
  signal rtcc_i_n_49 : STD_LOGIC;
  signal rtcc_i_n_51 : STD_LOGIC;
  signal rtcc_i_n_52 : STD_LOGIC;
  signal rtcc_i_n_53 : STD_LOGIC;
  signal rtcc_i_n_58 : STD_LOGIC;
  signal rtcc_i_n_59 : STD_LOGIC;
  signal rtcc_i_n_60 : STD_LOGIC;
  signal rtcc_i_n_61 : STD_LOGIC;
  signal rtcc_i_n_62 : STD_LOGIC;
  signal rtcc_i_n_63 : STD_LOGIC;
  signal rtcc_i_n_64 : STD_LOGIC;
  signal rtcc_i_n_65 : STD_LOGIC;
  signal rtcc_i_n_66 : STD_LOGIC;
  signal rtcc_i_n_67 : STD_LOGIC;
  signal rtcc_i_n_68 : STD_LOGIC;
  signal rtcc_i_n_69 : STD_LOGIC;
  signal rtcc_i_n_70 : STD_LOGIC;
  signal rtcc_i_n_71 : STD_LOGIC;
  signal rtcc_i_n_72 : STD_LOGIC;
  signal rtcc_i_n_73 : STD_LOGIC;
  signal rtcc_i_n_74 : STD_LOGIC;
  signal rtcc_i_n_75 : STD_LOGIC;
  signal rtcc_i_n_76 : STD_LOGIC;
  signal rtcc_i_n_77 : STD_LOGIC;
  signal rtcc_i_n_78 : STD_LOGIC;
  signal rtcc_i_n_79 : STD_LOGIC;
  signal rtcc_i_n_80 : STD_LOGIC;
  signal rtcc_i_n_81 : STD_LOGIC;
  signal rtcc_i_n_82 : STD_LOGIC;
  signal rtcc_i_n_83 : STD_LOGIC;
  signal rtcc_i_n_84 : STD_LOGIC;
  signal rtcc_i_n_86 : STD_LOGIC;
  signal rtcc_i_n_87 : STD_LOGIC;
  signal rtcc_i_n_88 : STD_LOGIC;
  signal rtcc_i_n_89 : STD_LOGIC;
  signal rtcc_i_n_9 : STD_LOGIC;
  signal rtcc_i_n_90 : STD_LOGIC;
  signal rtcc_i_n_91 : STD_LOGIC;
  signal rtcc_i_n_92 : STD_LOGIC;
  signal scl_i_1_n_0 : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
begin
  sda_o <= \^sda_o\;
\data[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(4),
      O => \data[0][4]_i_1_n_0\
    );
\data[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_91,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(5),
      O => \data[0][5]_i_1_n_0\
    );
\data[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_46,
      I1 => rtcc_i_n_67,
      I2 => rtcc_i_n_69,
      I3 => \registers_0/data_reg[0]_1\(6),
      O => \data[0][6]_i_1_n_0\
    );
\data[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_70,
      I5 => \registers_0/data_reg[0]_1\(7),
      O => \data[0][7]_i_1_n_0\
    );
\data[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(4),
      O => \data[1][4]_i_1_n_0\
    );
\data[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_92,
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data_reg[1]_0\(5),
      O => \data[1][5]_i_1_n_0\
    );
\data[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => rtcc_i_n_67,
      I1 => rtcc_i_n_45,
      I2 => rtcc_i_n_73,
      I3 => \registers_0/data_reg[1]_0\(6),
      O => \data[1][6]_i_1_n_0\
    );
\data[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_74,
      I5 => \registers_0/data_reg[1]_0\(7),
      O => \data[1][7]_i_1_n_0\
    );
\data[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_90,
      I3 => rtcc_i_n_89,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_21,
      O => \data[2][4]_i_1_n_0\
    );
\data[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_88,
      I4 => rtcc_i_n_71,
      I5 => rtcc_i_n_20,
      O => \data[2][5]_i_1_n_0\
    );
\data[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_72,
      I5 => \registers_0/data3\(0),
      O => \data[2][6]_i_1_n_0\
    );
\data[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_72,
      I5 => rtcc_i_n_18,
      O => \data[2][7]_i_1_n_0\
    );
\data[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_80,
      I1 => rtcc_i_n_78,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(0),
      O => \data[3][0]_i_1_n_0\
    );
\data[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFEAEAEA00"
    )
        port map (
      I0 => rtcc_i_n_64,
      I1 => \registers_0/data_reg[3]_3\(0),
      I2 => rtcc_i_n_61,
      I3 => rtcc_i_n_76,
      I4 => rtcc_i_n_34,
      I5 => \registers_0/data_reg[3]_3\(1),
      O => \data[3][1]_i_1_n_0\
    );
\data[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => rtcc_i_n_60,
      I1 => rtcc_i_n_79,
      I2 => rtcc_i_n_76,
      I3 => rtcc_i_n_34,
      I4 => \registers_0/data_reg[3]_3\(2),
      O => \data[3][2]_i_1_n_0\
    );
\data[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_62,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_13,
      O => \data[4][4]_i_1_n_0\
    );
\data[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtcc_i_n_58,
      I2 => rtcc_i_n_63,
      I3 => rtcc_i_n_9,
      I4 => rtcc_i_n_65,
      I5 => rtcc_i_n_12,
      O => \data[4][5]_i_1_n_0\
    );
\data[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_11,
      O => \data[4][6]_i_1_n_0\
    );
\data[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_75,
      I5 => rtcc_i_n_10,
      O => \data[4][7]_i_1_n_0\
    );
\data[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => rtcc_i_n_77,
      I1 => rtcc_i_n_26,
      I2 => rtcc_i_n_68,
      I3 => rtcc_i_n_66,
      I4 => rtcc_i_n_30,
      O => \data[5][4]_i_1_n_0\
    );
\data[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(5),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_29,
      O => \data[5][5]_i_1_n_0\
    );
\data[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_28,
      O => \data[5][6]_i_1_n_0\
    );
\data[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_59,
      I5 => rtcc_i_n_27,
      O => \data[5][7]_i_1_n_0\
    );
i2c_rw_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA338A00"
    )
        port map (
      I0 => \rtc_0/tmp\(0),
      I1 => \rtc_0/inst/ack14_out\,
      I2 => reset,
      I3 => rtcc_i_n_81,
      I4 => rtcc_i_n_37,
      O => i2c_rw_i_1_n_0
    );
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      Q(5 downto 2) => \axi_controller_0/inst/cState\(5 downto 2),
      Q(1) => rtcc_i_n_43,
      Q(0) => \axi_controller_0/inst/cState\(0),
      ack14_out => \rtc_0/inst/ack14_out\,
      ack_reg => rtcc_i_n_48,
      \bcnt_reg[0]\ => rtcc_i_n_49,
      \bcnt_reg[0]_0\ => rtcc_i_n_86,
      \bcnt_reg[1]\ => rtcc_i_n_81,
      \bcnt_reg[1]_0\ => rtcc_i_n_84,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => rtcc_i_n_87,
      \cnt_reg[1]\ => rtcc_i_n_83,
      data3(0) => \registers_0/data3\(0),
      \data_o_reg[4]\ => rtcc_i_n_77,
      \data_o_reg[7]\(3 downto 0) => rtc_0_data_o(7 downto 4),
      \data_reg[0][0]\ => rtcc_i_n_69,
      \data_reg[0][4]\ => \data[0][4]_i_1_n_0\,
      \data_reg[0][5]\ => \data[0][5]_i_1_n_0\,
      \data_reg[0][6]\ => \data[0][6]_i_1_n_0\,
      \data_reg[0][7]\(3 downto 0) => \registers_0/data_reg[0]_1\(7 downto 4),
      \data_reg[0][7]_0\ => \data[0][7]_i_1_n_0\,
      \data_reg[1][4]\ => \data[1][4]_i_1_n_0\,
      \data_reg[1][5]\ => rtcc_i_n_76,
      \data_reg[1][5]_0\ => \data[1][5]_i_1_n_0\,
      \data_reg[1][6]\ => rtcc_i_n_9,
      \data_reg[1][6]_0\ => \data[1][6]_i_1_n_0\,
      \data_reg[1][7]\(3 downto 0) => \registers_0/data_reg[1]_0\(7 downto 4),
      \data_reg[1][7]_0\ => \data[1][7]_i_1_n_0\,
      \data_reg[2][1]\ => rtcc_i_n_89,
      \data_reg[2][4]\ => rtcc_i_n_21,
      \data_reg[2][4]_0\ => rtcc_i_n_88,
      \data_reg[2][4]_1\ => \data[2][4]_i_1_n_0\,
      \data_reg[2][5]\ => rtcc_i_n_20,
      \data_reg[2][5]_0\ => \data[2][5]_i_1_n_0\,
      \data_reg[2][6]\ => \data[2][6]_i_1_n_0\,
      \data_reg[2][7]\ => rtcc_i_n_18,
      \data_reg[2][7]_0\ => \data[2][7]_i_1_n_0\,
      \data_reg[3][0]\ => \data[3][0]_i_1_n_0\,
      \data_reg[3][1]\ => \data[3][1]_i_1_n_0\,
      \data_reg[3][2]\(2 downto 0) => \registers_0/data_reg[3]_3\(2 downto 0),
      \data_reg[3][2]_0\ => \data[3][2]_i_1_n_0\,
      \data_reg[4][4]\ => rtcc_i_n_13,
      \data_reg[4][4]_0\ => \data[4][4]_i_1_n_0\,
      \data_reg[4][5]\ => rtcc_i_n_12,
      \data_reg[4][5]_0\ => \data[4][5]_i_1_n_0\,
      \data_reg[4][6]\ => rtcc_i_n_11,
      \data_reg[4][6]_0\ => \data[4][6]_i_1_n_0\,
      \data_reg[4][7]\ => rtcc_i_n_10,
      \data_reg[4][7]_0\ => \data[4][7]_i_1_n_0\,
      \data_reg[5][4]\ => rtcc_i_n_30,
      \data_reg[5][4]_0\ => rtcc_i_n_66,
      \data_reg[5][4]_1\ => \data[5][4]_i_1_n_0\,
      \data_reg[5][5]\ => rtcc_i_n_29,
      \data_reg[5][5]_0\ => \data[5][5]_i_1_n_0\,
      \data_reg[5][6]\ => rtcc_i_n_28,
      \data_reg[5][6]_0\ => \data[5][6]_i_1_n_0\,
      \data_reg[5][7]\ => rtcc_i_n_27,
      \data_reg[5][7]_0\ => \data[5][7]_i_1_n_0\,
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(7 downto 4),
      \goreg_bm.dout_i_reg[0]\ => rtcc_i_n_80,
      \goreg_bm.dout_i_reg[11]\ => rtcc_i_n_26,
      \goreg_bm.dout_i_reg[11]_0\ => rtcc_i_n_59,
      \goreg_bm.dout_i_reg[11]_1\ => rtcc_i_n_70,
      \goreg_bm.dout_i_reg[12]\ => rtcc_i_n_73,
      \goreg_bm.dout_i_reg[12]_0\ => rtcc_i_n_74,
      \goreg_bm.dout_i_reg[1]\ => rtcc_i_n_64,
      \goreg_bm.dout_i_reg[2]\ => rtcc_i_n_60,
      \goreg_bm.dout_i_reg[4]\ => rtcc_i_n_62,
      \goreg_bm.dout_i_reg[4]_0\ => rtcc_i_n_90,
      \goreg_bm.dout_i_reg[5]\ => rtcc_i_n_63,
      \goreg_bm.dout_i_reg[5]_0\ => rtcc_i_n_91,
      \goreg_bm.dout_i_reg[5]_1\ => rtcc_i_n_92,
      \goreg_bm.dout_i_reg[6]\ => rtcc_i_n_67,
      \goreg_bm.dout_i_reg[9]\ => rtcc_i_n_65,
      \guf.guf1.underflow_i_reg\ => rtcc_i_n_61,
      i2c_rw_reg => rtcc_i_n_37,
      i2c_rw_reg_0 => i2c_rw_i_1_n_0,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      old_scl_reg => rtcc_i_n_82,
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtcc_i_n_36,
      scl_reg_0 => scl_i_1_n_0,
      \scl_sr_reg[1]\(1) => rtcc_i_n_52,
      \scl_sr_reg[1]\(0) => rtcc_i_n_53,
      sda_i => sda_i,
      sda_o => \^sda_o\,
      sda_o_reg => sda_o_i_1_n_0,
      sda_reg => rtcc_i_n_35,
      sda_reg_0 => sda_i_1_n_0,
      \sda_sr_reg[1]\(1) => \rtc_0/p_0_in0_in\,
      \sda_sr_reg[1]\(0) => rtcc_i_n_51,
      \timeout_reg[13]\ => \timeout[13]_i_1_n_0\,
      \tmp_reg[0]\(0) => \rtc_0/tmp\(0),
      underflow => fifo_generator_1_underflow,
      update_i => \registers_0/inst/update_i\,
      update_i_reg => rtcc_i_n_45,
      update_i_reg_0 => rtcc_i_n_46,
      update_t_reg => rtcc_i_n_58,
      update_t_reg_0 => rtcc_i_n_71,
      update_t_reg_1 => rtcc_i_n_78,
      update_t_reg_2 => rtcc_i_n_79,
      update_t_reg_3 => update_t_i_1_n_0,
      \wr_reg_o_reg[2]\ => rtcc_i_n_75,
      \wr_reg_o_reg[4]\ => rtcc_i_n_72,
      \wr_reg_o_reg[5]\ => rtcc_i_n_34,
      \wr_reg_o_reg[5]_0\ => rtcc_i_n_68
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => rtcc_i_n_52,
      I2 => rtcc_i_n_53,
      I3 => rtcc_i_n_36,
      O => scl_i_1_n_0
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \rtc_0/p_0_in0_in\,
      I2 => rtcc_i_n_51,
      I3 => rtcc_i_n_35,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFFFBABAFF00"
    )
        port map (
      I0 => rtcc_i_n_83,
      I1 => rtcc_i_n_84,
      I2 => rtcc_i_n_49,
      I3 => rtcc_i_n_87,
      I4 => rtcc_i_n_82,
      I5 => \^sda_o\,
      O => sda_o_i_1_n_0
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => rtcc_i_n_43,
      I1 => \axi_controller_0/inst/cState\(5),
      I2 => \axi_controller_0/inst/cState\(3),
      I3 => \axi_controller_0/inst/cState\(2),
      I4 => \axi_controller_0/inst/cState\(4),
      I5 => \axi_controller_0/inst/cState\(0),
      O => \timeout[13]_i_1_n_0\
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => rtcc_i_n_37,
      I1 => rtcc_i_n_86,
      I2 => rtcc_i_n_48,
      I3 => reset,
      I4 => rtc_0_update_t,
      O => update_t_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
