Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file </usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/kfleming/plbXMD/pcores/" "/usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/" "/usr/local/Xilinx/10.1/EDK/hw/XilinxReferenceDesigns/pcores/" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/home/kfleming/plbXMD/pcores//../hdl/system.v" in library work
Module <system> compiled
Module <ppc405_0_wrapper> compiled
Module <ppc405_1_wrapper> compiled
Module <jtagppc_0_wrapper> compiled
Module <reset_block_wrapper> compiled
Module <iocm_wrapper> compiled
Module <iocm_cntlr_wrapper> compiled
Module <isocm_bram_wrapper> compiled
Module <docm_wrapper> compiled
Module <docm_cntlr_wrapper> compiled
Module <dsocm_bram_wrapper> compiled
Module <plb_wrapper> compiled
Module <plb_bram_if_cntlr_1_wrapper> compiled
Module <plb_bram_if_cntlr_1_bram_wrapper> compiled
Module <dcm_0_wrapper> compiled
Module <plb2opb_bridge_0_wrapper> compiled
Module <opb_v20_0_wrapper> compiled
Module <opb_mdm_0_wrapper> compiled
Module <ftl_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 580: Instantiating black box module <ppc405_1_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 726: Instantiating black box module <jtagppc_0_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 747: Instantiating black box module <reset_block_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 763: Instantiating black box module <iocm_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 796: Instantiating black box module <iocm_cntlr_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 829: Instantiating black box module <isocm_bram_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 847: Instantiating black box module <docm_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 875: Instantiating black box module <docm_cntlr_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 895: Instantiating black box module <dsocm_bram_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 913: Instantiating black box module <plb_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 1008: Instantiating black box module <plb_bram_if_cntlr_1_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 1058: Instantiating black box module <plb_bram_if_cntlr_1_bram_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 1076: Instantiating black box module <dcm_0_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 1099: Instantiating black box module <plb2opb_bridge_0_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 1164: Instantiating black box module <opb_v20_0_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 1223: Instantiating black box module <opb_mdm_0_wrapper>.
WARNING:Xst:2211 - "/home/kfleming/plbXMD/pcores//../hdl/system.v" line 1311: Instantiating black box module <ftl_0_wrapper>.
Module <system> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/home/kfleming/plbXMD/pcores//../hdl/system.v".
WARNING:Xst:646 - Signal <plb_PLB_SMErr<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_PLB_SMBusy<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/ppc405_0_wrapper.ngc>.
Reading core <../implementation/ppc405_1_wrapper.ngc>.
Reading core <../implementation/jtagppc_0_wrapper.ngc>.
Reading core <../implementation/reset_block_wrapper.ngc>.
Reading core <../implementation/iocm_wrapper.ngc>.
Reading core <../implementation/iocm_cntlr_wrapper.ngc>.
Reading core <../implementation/isocm_bram_wrapper.ngc>.
Reading core <../implementation/docm_wrapper.ngc>.
Reading core <../implementation/docm_cntlr_wrapper.ngc>.
Reading core <../implementation/dsocm_bram_wrapper.ngc>.
Reading core <../implementation/plb_wrapper.ngc>.
Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/plb2opb_bridge_0_wrapper.ngc>.
Reading core <../implementation/opb_v20_0_wrapper.ngc>.
Reading core <../implementation/opb_mdm_0_wrapper.ngc>.
Reading core <../implementation/ftl_0_wrapper.ngc>.
Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <iocm_wrapper> for timing and area information for instance <iocm>.
Loading core <iocm_cntlr_wrapper> for timing and area information for instance <iocm_cntlr>.
Loading core <isocm_bram_wrapper> for timing and area information for instance <isocm_bram>.
Loading core <docm_wrapper> for timing and area information for instance <docm>.
Loading core <docm_cntlr_wrapper> for timing and area information for instance <docm_cntlr>.
Loading core <dsocm_bram_wrapper> for timing and area information for instance <dsocm_bram>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <plb2opb_bridge_0_wrapper> for timing and area information for instance <plb2opb_bridge_0>.
Loading core <opb_v20_0_wrapper> for timing and area information for instance <opb_v20_0>.
Loading core <opb_mdm_0_wrapper> for timing and area information for instance <opb_mdm_0>.
Loading core <ftl_0_wrapper> for timing and area information for instance <ftl_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment /usr/local/Xilinx/10.1/ISE:/usr/local/Xilinx/10.1/EDK.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 396

Cell Usage :
# BELS                             : 2416
#      GND                         : 17
#      INV                         : 36
#      LUT1                        : 38
#      LUT2                        : 335
#      LUT2_D                      : 14
#      LUT2_L                      : 4
#      LUT3                        : 451
#      LUT3_D                      : 15
#      LUT3_L                      : 11
#      LUT4                        : 854
#      LUT4_D                      : 18
#      LUT4_L                      : 39
#      MUXCY                       : 414
#      MUXCY_L                     : 13
#      MUXF5                       : 46
#      MUXF6                       : 3
#      VCC                         : 15
#      XORCY                       : 93
# FlipFlops/Latches                : 1671
#      FD                          : 144
#      FD_1                        : 5
#      FDC                         : 8
#      FDCE                        : 2
#      FDCPE                       : 4
#      FDE                         : 117
#      FDP                         : 6
#      FDR                         : 622
#      FDRE                        : 683
#      FDRS                        : 30
#      FDRSE                       : 25
#      FDS                         : 14
#      FDSE                        : 11
# RAMS                             : 134
#      RAM16X1D                    : 110
#      RAMB16_S4_S4                : 8
#      RAMB16_S9_S9                : 16
# Shift Registers                  : 105
#      SRL16                       : 39
#      SRL16E                      : 66
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 396
#      IBUF                        : 196
#      IBUFG                       : 1
#      OBUF                        : 199
# DCMs                             : 1
#      DCM                         : 1
# Others                           : 4
#      BSCAN_VIRTEX                : 1
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     1640  out of  13696    11%  
 Number of Slice Flip Flops:           1671  out of  27392     6%  
 Number of 4 input LUTs:               2140  out of  27392     7%  
    Number used as logic:              1815
    Number used as Shift registers:     105
    Number used as RAMs:                220
 Number of IOs:                         396
 Number of bonded IOBs:                 396  out of    556    71%  
 Number of BRAMs:                        24  out of    136    17%  
 Number of GCLKs:                         3  out of     16    18%  
 Number of PPC405s:                       2  out of      2   100%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                     | Load  |
-----------------------------------+-----------------------------------------------------------+-------+
sys_clk_pin                        | dcm_0/Using_Virtex.DCM_INST:CLK0                          | 1793  |
opb_mdm_0/opb_mdm_0/drck_i         | BUFG                                                      | 92    |
opb_mdm_0/bscan_update             | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)| 1     |
-----------------------------------+-----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                        | Buffer(FF name)                                                                        | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------+
opb_v20_0/OPB_Rst(opb_v20_0/opb_v20_0/POR_FF_I:Q)                                                                                                     | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/enable_interrupts)                                | 7     |
fpga_0_net_gnd_6_pin_OBUF(XST_GND:G)                                                                                                                  | NONE(dcm_0/RST_shift3)                                                                 | 4     |
plb2opb_bridge_0/BGO_SSize<0>(plb2opb_bridge_0/XST_GND:G)                                                                                             | NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_Reg)                                | 4     |
opb_mdm_0/Dbg_Capture_0(opb_mdm_0/opb_mdm_0/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                             | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                           | 1     |
opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sel_n(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                   | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                             | 1     |
opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_RX_FIFO(opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_RX_FIFO:Q)                                                        | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)| 1     |
opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_TX_FIFO(opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_TX_FIFO:Q)                                                        | NONE(opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)| 1     |
plb2opb_bridge_0/plb2opb_bridge_0/OPBside_reset_Read_inprog_negedge_regd(plb2opb_bridge_0/plb2opb_bridge_0/I_OPBside_reset_Read_inprog_negedge_regd:O)| NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_Read_inprog_negedge_Reg)                      | 1     |
plb2opb_bridge_0/plb2opb_bridge_0/PLB_abort_regd_clear(plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_regd_clear:O)                                    | NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_Reg)                                | 1     |
plb2opb_bridge_0/plb2opb_bridge_0/PLBside_reset_OPB_retry_onRd(plb2opb_bridge_0/plb2opb_bridge_0/I_B_side_Reg_CLR:O)                                  | NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_A_side_Reg)                                   | 1     |
plb2opb_bridge_0/plb2opb_bridge_0/PLBside_reset_OPB_timeout_onRd(plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_side_Reg_CLR:O)                      | NONE(plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_Reg)                              | 1     |
reset_block/Bus_Struct_Reset<0>(reset_block/reset_block/Bus_Struct_Reset_0:Q)                                                                         | NONE(docm_cntlr/docm_cntlr/S_DSOCMRWCOMPLETE)                                          | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 6.932ns (Maximum Frequency: 144.261MHz)
   Minimum input arrival time before clock: 6.979ns
   Maximum output required time after clock: 8.118ns
   Maximum combinational path delay: 7.460ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 6.932ns (frequency: 144.261MHz)
  Total number of paths / destination ports: 44095 / 4881
-------------------------------------------------------------------------
Delay:               6.932ns (Levels of Logic = 10)
  Source:            plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid (FF)
  Destination:       plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_0 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid to plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.370   0.723  plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid (PLB_PAValid)
     end scope: 'plb'
     begin scope: 'plb2opb_bridge_0'
     LUT3:I0->O            4   0.275   0.431  plb2opb_bridge_0/PLB_PAValid_int1 (plb2opb_bridge_0/PLB_PAValid_int)
     LUT4:I2->O            2   0.275   0.396  plb2opb_bridge_0/PLB_IF_I/access_valid_rst_or000011 (plb2opb_bridge_0/BGO_rearbitrate_int)
     LUT3:I2->O            4   0.275   0.549  plb2opb_bridge_0/BGO_rearbitrate1 (BGO_rearbitrate)
     end scope: 'plb2opb_bridge_0'
     begin scope: 'plb'
     LUT3:I0->O           10   0.275   0.549  plb/I_PLB_SLAVE_ORS/REARB_OR/Y_0_or00001 (PLB_Srearbitrate)
     LUT4:I3->O           11   0.275   0.539  plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/RecomputeWrBits_or00001 (plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/RecomputeWrBits_or0000)
     LUT3_D:I2->O          2   0.275   0.396  plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecWrPriReg11 (plb/I_PLB_ARBITER_LOGIC/recomputeWrBits)
     LUT4_L:I2->LO         1   0.275   0.118  plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/priWrEn9 (plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/priWrEn9)
     LUT4:I2->O            3   0.275   0.397  plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/priWrEn32 (plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/priWrEn)
     FDRE:CE                   0.263          plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_2
    ----------------------------------------
    Total                      6.932ns (2.833ns logic, 4.099ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb_mdm_0/opb_mdm_0/drck_i'
  Clock period: 3.345ns (frequency: 298.950MHz)
  Total number of paths / destination ports: 393 / 167
-------------------------------------------------------------------------
Delay:               3.345ns (Levels of Logic = 3)
  Source:            opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Command_Regs[3].Command_FDE (FF)
  Destination:       opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_30 (FF)
  Source Clock:      opb_mdm_0/opb_mdm_0/drck_i rising
  Destination Clock: opb_mdm_0/opb_mdm_0/drck_i rising

  Data Path: opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Command_Regs[3].Command_FDE to opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.370   0.543  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Command_Regs[3].Command_FDE (opb_mdm_0/MDM_Core_I1/data<15>)
     LUT3:I1->O            6   0.275   0.463  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO21 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_or0001)
     LUT3:I2->O           32   0.275   0.671  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_13_cmp_eq00001 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_13_cmp_eq0000)
     MUXF5:S->O            1   0.539   0.000  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31_mux0001 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31_mux0001)
     FDE:D                     0.208          opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_31
    ----------------------------------------
    Total                      3.345ns (1.667ns logic, 1.678ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb_mdm_0/bscan_update'
  Clock period: 1.948ns (frequency: 513.400MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.948ns (Levels of Logic = 1)
  Source:            opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      opb_mdm_0/bscan_update rising
  Destination Clock: opb_mdm_0/bscan_update rising

  Data Path: opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             16   0.275   0.630  opb_mdm_0/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      1.948ns (0.853ns logic, 1.095ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 1937 / 1077
-------------------------------------------------------------------------
Offset:              6.979ns (Levels of Logic = 11)
  Source:            ftl_0_M_BEOut_pin<4> (PAD)
  Destination:       plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_last (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: ftl_0_M_BEOut_pin<4> to plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_last
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.468  ftl_0_M_BEOut_pin_4_IBUF (ftl_0_M_BEOut_pin_4_IBUF)
     begin scope: 'ftl_0'
     end scope: 'ftl_0'
     begin scope: 'plb'
     LUT2:I0->O            1   0.275   0.000  plb/I_PLB_ADDRPATH/I_PLBBE_MUX/lutout_9_not00001 (plb/I_PLB_ADDRPATH/I_PLBBE_MUX/lutout<9>)
     MUXCY:S->O            4   0.897   0.549  plb/I_PLB_ADDRPATH/I_PLBBE_MUX/ODD_GEN.DATA_WIDTH_GEN[4].ODD_BUS_GEN[1].CARRY_MUX (PLB_BE<4>)
     end scope: 'plb'
     begin scope: 'plb2opb_bridge_0'
     LUT4:I0->O            3   0.275   0.415  plb2opb_bridge_0/PLB_IF_I/brst_len_or0000<0>15 (plb2opb_bridge_0/PLB_IF_I/N7)
     LUT3:I2->O            1   0.275   0.349  plb2opb_bridge_0/PLB_IF_I/brst_len_eq_zero2_SW0 (N84)
     LUT4:I2->O            2   0.275   0.476  plb2opb_bridge_0/PLB_IF_I/brst_len_eq_zero2 (plb2opb_bridge_0/PLB_IF_I/N49)
     LUT4:I1->O            1   0.275   0.429  plb2opb_bridge_0/PLB_IF_I/brst_last_set_or000153 (plb2opb_bridge_0/PLB_IF_I/brst_last_set_or000153)
     LUT3:I1->O            1   0.275   0.331  plb2opb_bridge_0/PLB_IF_I/brst_last_set_or000155 (plb2opb_bridge_0/PLB_IF_I/brst_last_set)
     FDRSE:S                   0.536          plb2opb_bridge_0/PLB_IF_I/brst_last
    ----------------------------------------
    Total                      6.979ns (3.961ns logic, 3.018ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opb_mdm_0/opb_mdm_0/drck_i'
  Total number of paths / destination ports: 81 / 81
-------------------------------------------------------------------------
Offset:              2.209ns (Levels of Logic = 2)
  Source:            opb_mdm_0/opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute (FF)
  Destination Clock: opb_mdm_0/opb_mdm_0/drck_i rising

  Data Path: opb_mdm_0/opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.597  opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I1->O            1   0.275   0.467  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_not0001_SW0 (N2)
     LUT4:I0->O            1   0.275   0.331  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_not0001 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_not0001)
     FDCE:CE                   0.263          opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute
    ----------------------------------------
    Total                      2.209ns (0.813ns logic, 1.396ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 562 / 191
-------------------------------------------------------------------------
Offset:              8.118ns (Levels of Logic = 11)
  Source:            plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid (FF)
  Destination:       ftl_0_PLB_MAddrAckOut_pin (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid to ftl_0_PLB_MAddrAckOut_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.370   0.723  plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid (PLB_PAValid)
     end scope: 'plb'
     begin scope: 'plb2opb_bridge_0'
     LUT3:I0->O            4   0.275   0.431  plb2opb_bridge_0/PLB_PAValid_int1 (plb2opb_bridge_0/PLB_PAValid_int)
     LUT4:I2->O            2   0.275   0.396  plb2opb_bridge_0/PLB_IF_I/access_valid_rst_or000011 (plb2opb_bridge_0/BGO_rearbitrate_int)
     LUT3:I2->O            4   0.275   0.549  plb2opb_bridge_0/BGO_rearbitrate1 (BGO_rearbitrate)
     end scope: 'plb2opb_bridge_0'
     begin scope: 'plb'
     LUT3:I0->O           10   0.275   0.609  plb/I_PLB_SLAVE_ORS/REARB_OR/Y_0_or00001 (PLB_Srearbitrate)
     LUT3:I1->O            5   0.275   0.466  plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtAddrAck_i1 (plb/I_PLB_ARBITER_LOGIC/wdtAddrAck)
     LUT4:I3->O            1   0.275   0.332  plb/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MAddrAck_2_and00001 (PLB_MAddrAck<2>)
     end scope: 'plb'
     begin scope: 'ftl_0'
     end scope: 'ftl_0'
     OBUF:I->O                 2.592          ftl_0_PLB_MAddrAckOut_pin_OBUF (ftl_0_PLB_MAddrAckOut_pin)
    ----------------------------------------
    Total                      8.118ns (4.612ns logic, 3.506ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'opb_mdm_0/opb_mdm_0/drck_i'
  Total number of paths / destination ports: 25 / 1
-------------------------------------------------------------------------
Offset:              5.266ns (Levels of Logic = 5)
  Source:            opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SRL16E_1 (FF)
  Destination:       opb_mdm_0/opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      opb_mdm_0/opb_mdm_0/drck_i rising

  Data Path: opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SRL16E_1 to opb_mdm_0/opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.349  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SRL16E_1 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_1)
     LUT4:I2->O            1   0.275   0.000  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO522 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO522)
     MUXF5:I0->O           2   0.303   0.396  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO52_f5 (opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO52)
     LUT4:I2->O            1   0.275   0.000  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO96_SW0_F (N46)
     MUXF5:I0->O           1   0.303   0.370  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO96_SW0 (N32)
     LUT4:I3->O            0   0.275   0.000  opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TDO96 (opb_mdm_0/tdo)
    BSCAN_VIRTEX:TDO2          0.000          opb_mdm_0/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.266ns (4.151ns logic, 1.115ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.460ns (Levels of Logic = 10)
  Source:            ftl_0_M_wrBurstOut_pin (PAD)
  Destination:       ftl_0_PLB_MWrBTermOut_pin (PAD)

  Data Path: ftl_0_M_wrBurstOut_pin to ftl_0_PLB_MWrBTermOut_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.468  ftl_0_M_wrBurstOut_pin_IBUF (ftl_0_M_wrBurstOut_pin_IBUF)
     begin scope: 'ftl_0'
     end scope: 'ftl_0'
     begin scope: 'plb'
     LUT2:I0->O            1   0.275   0.000  plb/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/lutout_1_not00001 (plb/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/lutout<1>)
     MUXCY:S->O            1   0.713   0.468  plb/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/ODD_GEN.DATA_WIDTH_GEN[0].ODD_BUS_GEN[1].CARRY_MUX (plb/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wr_burst)
     LUT3:I0->O            8   0.275   0.496  plb/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and00001 (PLB_wrBurst)
     LUT4:I2->O            3   0.275   0.415  plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtWrBTerm_i1 (plb/I_PLB_ARBITER_LOGIC/wdtWrBTerm)
     LUT3:I2->O            1   0.275   0.332  plb/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_2_and00001 (PLB_MWrBTerm<2>)
     end scope: 'plb'
     begin scope: 'ftl_0'
     end scope: 'ftl_0'
     OBUF:I->O                 2.592          ftl_0_PLB_MWrBTermOut_pin_OBUF (ftl_0_PLB_MWrBTermOut_pin)
    ----------------------------------------
    Total                      7.460ns (5.283ns logic, 2.177ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 58.00 secs
Total CPU time to Xst completion: 49.98 secs
 
--> 


Total memory usage is 458516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    7 (   0 filtered)

