{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667565199085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667565199085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  4 08:33:19 2022 " "Processing started: Fri Nov  4 08:33:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667565199085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565199085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_2_Pipeline -c Project_2_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_2_Pipeline -c Project_2_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565199086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667565199314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667565199315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADS/ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ADS/ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed " "Found design unit 1: ads_fixed" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADS/ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ADS/ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex_pkg " "Found design unit 1: ads_complex_pkg" {  } { { "ADS/ads_complex.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_complex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204910 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex_pkg-body " "Found design unit 2: ads_complex_pkg-body" {  } { { "ADS/ads_complex.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_complex.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VGA/vga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pkg " "Found design unit 1: vga_pkg" {  } { { "VGA/vga_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204910 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_pkg-body " "Found design unit 2: vga_pkg-body" {  } { { "VGA/vga_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA/vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "VGA/vga_fsm.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_fsm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204912 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "VGA/vga_fsm.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VGA/vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data " "Found design unit 1: vga_data" {  } { { "VGA/vga_data.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204912 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "VGA/vga_data.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA/vga_data.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_extras.vhd 2 0 " "Found 2 design units, including 0 entities, in source file project_extras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_extras " "Found design unit 1: project_extras" {  } { { "project_extras.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/project_extras.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 project_extras-body " "Found design unit 2: project_extras-body" {  } { { "project_extras.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/project_extras.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arch " "Found design unit 1: toplevel-arch" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204913 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandlebrot_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mandlebrot_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandlebrot_pkg " "Found design unit 1: mandlebrot_pkg" {  } { { "mandlebrot_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/mandlebrot_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204914 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mandlebrot_pkg-body " "Found design unit 2: mandlebrot_pkg-body" {  } { { "mandlebrot_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/mandlebrot_pkg.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-rtl " "Found design unit 1: pipeline-rtl" {  } { { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204914 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_stage-rtl " "Found design unit 1: pipeline_stage-rtl" {  } { { "pipeline_stage.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline_stage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204915 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_stage " "Found entity 1: pipeline_stage" {  } { { "pipeline_stage.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline_stage.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565204915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565204915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667565204997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point toplevel.vhd(40) " "Verilog HDL or VHDL warning at toplevel.vhd(40): object \"point\" assigned a value but never read" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667565204999 "|toplevel"}
{ "Warning" "WSGN_SEARCH_FILE" "VGA_PLL.vhd 2 1 " "Using design file VGA_PLL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "VGA_PLL.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA_PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565205030 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565205030 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667565205030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL VGA_PLL:pll " "Elaborating entity \"VGA_PLL\" for hierarchy \"VGA_PLL:pll\"" {  } { { "toplevel.vhd" "pll" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_PLL:pll\|altpll:altpll_component\"" {  } { { "VGA_PLL.vhd" "altpll_component" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA_PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_PLL:pll\|altpll:altpll_component\"" {  } { { "VGA_PLL.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA_PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"VGA_PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565205085 ""}  } { { "VGA_PLL.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/VGA_PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565205085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/VGA_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/VGA_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_altpll " "Found entity 1: VGA_PLL_altpll" {  } { { "db/VGA_PLL_altpll.v" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/VGA_PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565205119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565205119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_altpll VGA_PLL:pll\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated " "Elaborating entity \"VGA_PLL_altpll\" for hierarchy \"VGA_PLL:pll\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fsm vga_fsm:vga_driver " "Elaborating entity \"vga_fsm\" for hierarchy \"vga_fsm:vga_driver\"" {  } { { "toplevel.vhd" "vga_driver" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:engine " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:engine\"" {  } { { "toplevel.vhd" "engine" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:0:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:0:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:1:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:1:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:2:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:2:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:3:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:3:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:4:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:4:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:5:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:5:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:6:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:6:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:7:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:7:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:8:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:8:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:9:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:9:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:10:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:10:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:11:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:11:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:12:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:12:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:13:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:13:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:14:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:14:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:15:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:15:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:16:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:16:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:17:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:17:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:18:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:18:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:19:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:19:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:20:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:20:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:21:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:21:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:22:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:22:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:23:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:23:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:24:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:24:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:24:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565205198 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "70 " "Inferred 70 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|Mult2\"" {  } { { "ADS/ads_fixed.vhd" "Mult2" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565221342 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667565221342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\"" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565221375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1 " "Instantiated megafunction \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221375 ""}  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565221375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9hs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9hs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9hs " "Found entity 1: mult_9hs" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565221404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565221404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565221538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221538 ""}  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565221538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fks " "Found entity 1: mult_fks" {  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565221564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565221564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565221567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565221567 ""}  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565221567 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "132 " "Converted 132 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 276 " "Used 276 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 276 276 " "Used 276 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 276 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1667565222615 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "132 " "Converted the following 132 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:22:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:18:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:21:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:17:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:20:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:16:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:19:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:15:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:14:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:13:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:12:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:11:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:10:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:9:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:8:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:7:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:6:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:5:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:4:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:3:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:2:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } } { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/pipeline.vhd" 50 0 0 } } { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 79 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult1\|mult_fks:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult1\|mult_fks:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult1\|mult_fks:auto_generated\|mac_out4 " "DSP block output node \"lpm_mult:Mult1\|mult_fks:auto_generated\|mac_out4\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult1\|mult_fks:auto_generated\|mac_mult3 " "DSP block multiplier node \"lpm_mult:Mult1\|mult_fks:auto_generated\|mac_mult3\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_fks:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_fks:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_fks:auto_generated\|mac_out4 " "DSP block output node \"lpm_mult:Mult0\|mult_fks:auto_generated\|mac_out4\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_fks:auto_generated\|mac_mult3 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_fks:auto_generated\|mac_mult3\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222615 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1667565222615 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 144 " "Used 144 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 144 144 " "Used 144 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 144 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1667565222615 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1667565222615 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1667565222615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565222682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222682 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565222682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_0kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_0kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_0kg1 " "Found entity 1: mac_mult_0kg1" {  } { { "db/mac_mult_0kg1.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mac_mult_0kg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565222709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565222709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qqn " "Found entity 1: mult_qqn" {  } { { "db/mult_qqn.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_qqn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565222740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565222740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565222753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222753 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565222753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_e682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_e682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_e682 " "Found entity 1: mac_out_e682" {  } { { "db/mac_out_e682.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mac_out_e682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565222780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565222780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565222783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222783 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565222783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_4fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_4fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_4fg1 " "Found entity 1: mac_mult_4fg1" {  } { { "db/mac_mult_4fg1.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mac_mult_4fg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565222810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565222810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1rn " "Found entity 1: mult_1rn" {  } { { "db/mult_1rn.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_1rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565222841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565222841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565222847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 29 " "Parameter \"dataa_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222848 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565222848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_s682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_s682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_s682 " "Found entity 1: mac_out_s682" {  } { { "db/mac_out_s682.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mac_out_s682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565222874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565222874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565222961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"pipeline:engine\|pipeline_stage:\\stage_generate:23:stage\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565222961 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_9hs.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565222961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_5fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_5fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_5fg1 " "Found entity 1: mac_mult_5fg1" {  } { { "db/mac_mult_5fg1.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mac_mult_5fg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565222989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565222989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2rn " "Found entity 1: mult_2rn" {  } { { "db/mult_2rn.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_2rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565223022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565223022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565223723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223723 ""}  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565223723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_4kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_4kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_4kg1 " "Found entity 1: mac_mult_4kg1" {  } { { "db/mac_mult_4kg1.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mac_mult_4kg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565223750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565223750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uqn " "Found entity 1: mult_uqn" {  } { { "db/mult_uqn.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565223781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565223781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565223787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 24 " "Parameter \"dataa_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223787 ""}  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565223787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_i682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_i682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_i682 " "Found entity 1: mac_out_i682" {  } { { "db/mac_out_i682.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mac_out_i682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667565223815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565223815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565223818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 24 " "Parameter \"output_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667565223819 ""}  } { { "db/mult_fks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_fks.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667565223819 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "53392 " "Ignored 53392 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "1320 " "Ignored 1320 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1667565228766 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "52072 " "Ignored 52072 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1667565228766 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1667565228766 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/toplevel.vhd" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667565229205 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667565229206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667565244502 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[10\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[10\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[9\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[9\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[6\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[6\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[6\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[6\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[5\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[5\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[2\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[2\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[1\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[1\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[2\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[2\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[12\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[12\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[12\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[13\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[13\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[13\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[10\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[10\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[10\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[10\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[10\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[9\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[9\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[9\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[6\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[6\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[6\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[8\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[8\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[8\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[6\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[6\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[6\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[5\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[5\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[5\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[4\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[4\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[4\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[9\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[9\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[9\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[12\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[12\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[12\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[13\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[13\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[13\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[10\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[10\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[10\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[3\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le3a\[3\]\"" {  } { { "db/mult_uqn.tdf" "le3a\[3\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[5\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[5\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[5\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[4\] " "Logic cell \"lpm_mult:Mult1\|mult_fks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_4kg1:auto_generated\|mult_uqn:mult1\|le5a\[4\]\"" {  } { { "db/mult_uqn.tdf" "le5a\[4\]" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_2_Pipeline/db/mult_uqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667565259165 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1667565259165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667565261136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667565261136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41057 " "Implemented 41057 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667565262801 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667565262801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40752 " "Implemented 40752 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667565262801 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1667565262801 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1667565262801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667565262801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667565262911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  4 08:34:22 2022 " "Processing ended: Fri Nov  4 08:34:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667565262911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667565262911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667565262911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667565262911 ""}
