INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Uni/Y3/Embedded/assignment/assignment.sim/sim_1/impl/timing/xsim/assignment_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assignment
INFO: [VRFC 10-311] analyzing module glbl
