Day 1: Introduction to Verilog RTL Design & Synthesis
---
We will start exploring Verilog designs, gain hands-on experience with Icarus Verilog (iverilog) tool for open-source simulation, and then how to visualise the waveform i.e. timing simulation output using Gtkwave tool.


## Table of Content 

- ğŸ” **What is a Simulator, Design, and Testbench?**  
  Understand the role of simulators, RTL design, and testbenches in digital design.

- âš¡ **Getting Started with Icarus Verilog (iverilog)**  
  Basics of compiling and running Verilog code using open-source tools.

- ğŸ§ª **Lab: Simulating a 2-to-1 Multiplexer**  
  Hands-on practice: write, simulate, and verify a simple multiplexer design.

- ğŸ“– **Verilog Code Walkthrough & Analysis**  
  Step-by-step explanation of key Verilog constructs.

- ğŸ—ï¸ **Introduction to Yosys & Gate Libraries**  
  Learn about logic synthesis and the use of standard cell libraries.

- ğŸ”§ **Synthesis Lab with Yosys**  
  Perform RTL-to-gates synthesis and analyze the generated netlist.

- ğŸ“ **Summary & Key Takeaways**  
  Recap the concepts learned and prepare for the next session.
