
NHK2023_RR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ddec  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004198  0801dff0  0801dff0  0002dff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022188  08022188  000401ec  2**0
                  CONTENTS
  4 .ARM          00000008  08022188  08022188  00032188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022190  08022190  000401ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022190  08022190  00032190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022194  08022194  00032194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08022198  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d5fc  200001f0  08022384  000401f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000d7ec  08022384  0004d7ec  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000401ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00059dd3  00000000  00000000  0004021a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00009eb8  00000000  00000000  00099fed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002c90  00000000  00000000  000a3ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002ae0  00000000  00000000  000a6b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003d507  00000000  00000000  000a9618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004662b  00000000  00000000  000e6b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012e0f1  00000000  00000000  0012d14a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0025b23b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c5fc  00000000  00000000  0025b290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	0801dfd4 	.word	0x0801dfd4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	0801dfd4 	.word	0x0801dfd4

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <dma_printf_init>:
#include <stdbool.h>

struct dma_printf_info dmi;

void dma_printf_init(UART_HandleTypeDef *printf_huart)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
    dmi.huart = printf_huart;
 80005f0:	4a09      	ldr	r2, [pc, #36]	; (8000618 <dma_printf_init+0x30>)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	f8c2 3410 	str.w	r3, [r2, #1040]	; 0x410
    dma_ring_init(&dmi.tx_ring, printf_huart);
 80005f8:	6879      	ldr	r1, [r7, #4]
 80005fa:	4807      	ldr	r0, [pc, #28]	; (8000618 <dma_printf_init+0x30>)
 80005fc:	f000 f80e 	bl	800061c <dma_ring_init>
    dmi.sending = false;
 8000600:	4b05      	ldr	r3, [pc, #20]	; (8000618 <dma_printf_init+0x30>)
 8000602:	2200      	movs	r2, #0
 8000604:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    dmi.previous_send_len = 0;
 8000608:	4b03      	ldr	r3, [pc, #12]	; (8000618 <dma_printf_init+0x30>)
 800060a:	2200      	movs	r2, #0
 800060c:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
}
 8000610:	bf00      	nop
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20004938 	.word	0x20004938

0800061c <dma_ring_init>:
{
  ring->w_ptr = (uint16_t)((ring->buf_size - __HAL_DMA_GET_COUNTER(ring->huart->hdmarx)) & 0xFFFF);
}

void dma_ring_init(struct dma_ring_buf *ring, UART_HandleTypeDef *huart)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
  ring->buf_size = RING_BUF_SIZE;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800062c:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
  ring->w_ptr = 0;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2200      	movs	r2, #0
 8000634:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
  ring->r_ptr = 0;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2200      	movs	r2, #0
 800063c:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
  ring->overwrite_cnt = 0;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2200      	movs	r2, #0
 8000644:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
  ring->huart = huart;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	683a      	ldr	r2, [r7, #0]
 800064c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	4a07      	ldr	r2, [pc, #28]	; (8000688 <vApplicationGetIdleTaskMemory+0x2c>)
 800066c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800066e:	68bb      	ldr	r3, [r7, #8]
 8000670:	4a06      	ldr	r2, [pc, #24]	; (800068c <vApplicationGetIdleTaskMemory+0x30>)
 8000672:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	2280      	movs	r2, #128	; 0x80
 8000678:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800067a:	bf00      	nop
 800067c:	3714      	adds	r7, #20
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	2000020c 	.word	0x2000020c
 800068c:	20000260 	.word	0x20000260

08000690 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000690:	b480      	push	{r7}
 8000692:	b085      	sub	sp, #20
 8000694:	af00      	add	r7, sp, #0
 8000696:	60f8      	str	r0, [r7, #12]
 8000698:	60b9      	str	r1, [r7, #8]
 800069a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	4a07      	ldr	r2, [pc, #28]	; (80006bc <vApplicationGetTimerTaskMemory+0x2c>)
 80006a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	4a06      	ldr	r2, [pc, #24]	; (80006c0 <vApplicationGetTimerTaskMemory+0x30>)
 80006a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006ae:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80006b0:	bf00      	nop
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr
 80006bc:	20000460 	.word	0x20000460
 80006c0:	200004b4 	.word	0x200004b4

080006c4 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart3, &ch, 1, 500);
 80006ce:	1df9      	adds	r1, r7, #7
 80006d0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80006d4:	2201      	movs	r2, #1
 80006d6:	4804      	ldr	r0, [pc, #16]	; (80006e8 <__io_putchar+0x24>)
 80006d8:	f006 fcc8 	bl	800706c <HAL_UART_Transmit>
  return ch;
 80006dc:	79fb      	ldrb	r3, [r7, #7]
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20004e4c 	.word	0x20004e4c

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b5b0      	push	{r4, r5, r7, lr}
 80006ee:	b096      	sub	sp, #88	; 0x58
 80006f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f2:	f001 fc3c 	bl	8001f6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f6:	f000 f87f 	bl	80007f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fa:	f000 fc05 	bl	8000f08 <MX_GPIO_Init>
  MX_DMA_Init();
 80006fe:	f000 fbc9 	bl	8000e94 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000702:	f000 fb67 	bl	8000dd4 <MX_USART3_UART_Init>
  MX_CAN1_Init();
 8000706:	f000 f98f 	bl	8000a28 <MX_CAN1_Init>
  MX_I2C1_Init();
 800070a:	f000 f9c3 	bl	8000a94 <MX_I2C1_Init>
  MX_TIM2_Init();
 800070e:	f000 fa5b 	bl	8000bc8 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000712:	f000 f90b 	bl	800092c <MX_ADC1_Init>
  MX_USART6_UART_Init();
 8000716:	f000 fb8d 	bl	8000e34 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 800071a:	f000 f9fb 	bl	8000b14 <MX_TIM1_Init>
  MX_TIM3_Init();
 800071e:	f000 faad 	bl	8000c7c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000722:	f000 fb01 	bl	8000d28 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  setbuf(stdout, NULL);
 8000726:	4b2b      	ldr	r3, [pc, #172]	; (80007d4 <main+0xe8>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	689b      	ldr	r3, [r3, #8]
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f01b fb92 	bl	801be58 <setbuf>
  setbuf(stderr, NULL);
 8000734:	4b27      	ldr	r3, [pc, #156]	; (80007d4 <main+0xe8>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	68db      	ldr	r3, [r3, #12]
 800073a:	2100      	movs	r1, #0
 800073c:	4618      	mov	r0, r3
 800073e:	f01b fb8b 	bl	801be58 <setbuf>
  HAL_Delay(50);
 8000742:	2032      	movs	r0, #50	; 0x32
 8000744:	f001 fc40 	bl	8001fc8 <HAL_Delay>
  dma_printf_init(&huart3);
 8000748:	4823      	ldr	r0, [pc, #140]	; (80007d8 <main+0xec>)
 800074a:	f7ff ff4d 	bl	80005e8 <dma_printf_init>
  HAL_Delay(50);
 800074e:	2032      	movs	r0, #50	; 0x32
 8000750:	f001 fc3a 	bl	8001fc8 <HAL_Delay>
  printf("enter main function\r\n");
 8000754:	4821      	ldr	r0, [pc, #132]	; (80007dc <main+0xf0>)
 8000756:	f01b fb37 	bl	801bdc8 <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512, defaultTaskBuffer, &defaultTaskControlBlock);
 800075a:	4b21      	ldr	r3, [pc, #132]	; (80007e0 <main+0xf4>)
 800075c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000760:	461d      	mov	r5, r3
 8000762:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000764:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000766:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800076a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800076e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000772:	2100      	movs	r1, #0
 8000774:	4618      	mov	r0, r3
 8000776:	f008 fa8c 	bl	8008c92 <osThreadCreate>
 800077a:	4603      	mov	r3, r0
 800077c:	4a19      	ldr	r2, [pc, #100]	; (80007e4 <main+0xf8>)
 800077e:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadStaticDef(SensorTask, StartSensorTask, osPriorityNormal, 0, 256, SensorTaskBuffer, &SensorTaskControlBlock);
 8000780:	4b19      	ldr	r3, [pc, #100]	; (80007e8 <main+0xfc>)
 8000782:	f107 0420 	add.w	r4, r7, #32
 8000786:	461d      	mov	r5, r3
 8000788:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800078a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800078c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000790:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8000794:	f107 0320 	add.w	r3, r7, #32
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f008 fa79 	bl	8008c92 <osThreadCreate>
 80007a0:	4603      	mov	r3, r0
 80007a2:	4a12      	ldr	r2, [pc, #72]	; (80007ec <main+0x100>)
 80007a4:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControllerTask */
  osThreadStaticDef(ControllerTask, StartControllerTask, osPriorityNormal, 0, 512, ControllerTaskBuffer, &ControllerTaskControlBlock);
 80007a6:	4b12      	ldr	r3, [pc, #72]	; (80007f0 <main+0x104>)
 80007a8:	1d3c      	adds	r4, r7, #4
 80007aa:	461d      	mov	r5, r3
 80007ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f008 fa68 	bl	8008c92 <osThreadCreate>
 80007c2:	4603      	mov	r3, r0
 80007c4:	4a0b      	ldr	r2, [pc, #44]	; (80007f4 <main+0x108>)
 80007c6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  UDPDefineTasks();
 80007c8:	f000 fcdc 	bl	8001184 <UDPDefineTasks>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007cc:	f008 fa4a 	bl	8008c64 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <main+0xe4>
 80007d2:	bf00      	nop
 80007d4:	2000001c 	.word	0x2000001c
 80007d8:	20004e4c 	.word	0x20004e4c
 80007dc:	0801e018 	.word	0x0801e018
 80007e0:	0801e030 	.word	0x0801e030
 80007e4:	20004da8 	.word	0x20004da8
 80007e8:	0801e04c 	.word	0x0801e04c
 80007ec:	20004da4 	.word	0x20004da4
 80007f0:	0801e068 	.word	0x0801e068
 80007f4:	20004ed0 	.word	0x20004ed0

080007f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b0b8      	sub	sp, #224	; 0xe0
 80007fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000802:	2234      	movs	r2, #52	; 0x34
 8000804:	2100      	movs	r1, #0
 8000806:	4618      	mov	r0, r3
 8000808:	f01a fe0e 	bl	801b428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800080c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]
 800081a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800081c:	f107 0308 	add.w	r3, r7, #8
 8000820:	2290      	movs	r2, #144	; 0x90
 8000822:	2100      	movs	r1, #0
 8000824:	4618      	mov	r0, r3
 8000826:	f01a fdff 	bl	801b428 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800082a:	f004 fa89 	bl	8004d40 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800082e:	4b3d      	ldr	r3, [pc, #244]	; (8000924 <SystemClock_Config+0x12c>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000832:	4a3c      	ldr	r2, [pc, #240]	; (8000924 <SystemClock_Config+0x12c>)
 8000834:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000838:	6413      	str	r3, [r2, #64]	; 0x40
 800083a:	4b3a      	ldr	r3, [pc, #232]	; (8000924 <SystemClock_Config+0x12c>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000846:	4b38      	ldr	r3, [pc, #224]	; (8000928 <SystemClock_Config+0x130>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800084e:	4a36      	ldr	r2, [pc, #216]	; (8000928 <SystemClock_Config+0x130>)
 8000850:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000854:	6013      	str	r3, [r2, #0]
 8000856:	4b34      	ldr	r3, [pc, #208]	; (8000928 <SystemClock_Config+0x130>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800085e:	603b      	str	r3, [r7, #0]
 8000860:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000862:	2301      	movs	r3, #1
 8000864:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000868:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800086c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000870:	2302      	movs	r3, #2
 8000872:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000876:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800087a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 800087e:	2304      	movs	r3, #4
 8000880:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000884:	2360      	movs	r3, #96	; 0x60
 8000886:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800088a:	2302      	movs	r3, #2
 800088c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000890:	2304      	movs	r3, #4
 8000892:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000896:	2302      	movs	r3, #2
 8000898:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800089c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80008a0:	4618      	mov	r0, r3
 80008a2:	f004 faad 	bl	8004e00 <HAL_RCC_OscConfig>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80008ac:	f000 fc64 	bl	8001178 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80008b0:	f004 fa56 	bl	8004d60 <HAL_PWREx_EnableOverDrive>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80008ba:	f000 fc5d 	bl	8001178 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008be:	230f      	movs	r3, #15
 80008c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008c4:	2302      	movs	r3, #2
 80008c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d8:	2300      	movs	r3, #0
 80008da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008de:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80008e2:	2103      	movs	r1, #3
 80008e4:	4618      	mov	r0, r3
 80008e6:	f004 fd39 	bl	800535c <HAL_RCC_ClockConfig>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 80008f0:	f000 fc42 	bl	8001178 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART6
 80008f4:	f44f 4392 	mov.w	r3, #18688	; 0x4900
 80008f8:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80008fa:	2300      	movs	r3, #0
 80008fc:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80008fe:	2300      	movs	r3, #0
 8000900:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000902:	2300      	movs	r3, #0
 8000904:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000906:	f107 0308 	add.w	r3, r7, #8
 800090a:	4618      	mov	r0, r3
 800090c:	f004 ff5a 	bl	80057c4 <HAL_RCCEx_PeriphCLKConfig>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <SystemClock_Config+0x122>
  {
    Error_Handler();
 8000916:	f000 fc2f 	bl	8001178 <Error_Handler>
  }
}
 800091a:	bf00      	nop
 800091c:	37e0      	adds	r7, #224	; 0xe0
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40023800 	.word	0x40023800
 8000928:	40007000 	.word	0x40007000

0800092c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000932:	463b      	mov	r3, r7
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
 8000938:	605a      	str	r2, [r3, #4]
 800093a:	609a      	str	r2, [r3, #8]
 800093c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800093e:	4b37      	ldr	r3, [pc, #220]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000940:	4a37      	ldr	r2, [pc, #220]	; (8000a20 <MX_ADC1_Init+0xf4>)
 8000942:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000944:	4b35      	ldr	r3, [pc, #212]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000946:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800094a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800094c:	4b33      	ldr	r3, [pc, #204]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000952:	4b32      	ldr	r3, [pc, #200]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000954:	2201      	movs	r2, #1
 8000956:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000958:	4b30      	ldr	r3, [pc, #192]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800095a:	2201      	movs	r2, #1
 800095c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800095e:	4b2f      	ldr	r3, [pc, #188]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000960:	2200      	movs	r2, #0
 8000962:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000966:	4b2d      	ldr	r3, [pc, #180]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000968:	2200      	movs	r2, #0
 800096a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800096c:	4b2b      	ldr	r3, [pc, #172]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800096e:	4a2d      	ldr	r2, [pc, #180]	; (8000a24 <MX_ADC1_Init+0xf8>)
 8000970:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000972:	4b2a      	ldr	r3, [pc, #168]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000974:	2200      	movs	r2, #0
 8000976:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000978:	4b28      	ldr	r3, [pc, #160]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800097a:	2204      	movs	r2, #4
 800097c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800097e:	4b27      	ldr	r3, [pc, #156]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000980:	2201      	movs	r2, #1
 8000982:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000986:	4b25      	ldr	r3, [pc, #148]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000988:	2201      	movs	r2, #1
 800098a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800098c:	4823      	ldr	r0, [pc, #140]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800098e:	f001 fb3f 	bl	8002010 <HAL_ADC_Init>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000998:	f000 fbee 	bl	8001178 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800099c:	2303      	movs	r3, #3
 800099e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009a0:	2301      	movs	r3, #1
 80009a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80009a4:	2307      	movs	r3, #7
 80009a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009a8:	463b      	mov	r3, r7
 80009aa:	4619      	mov	r1, r3
 80009ac:	481b      	ldr	r0, [pc, #108]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009ae:	f001 fb73 	bl	8002098 <HAL_ADC_ConfigChannel>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80009b8:	f000 fbde 	bl	8001178 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80009bc:	2305      	movs	r3, #5
 80009be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009c0:	2302      	movs	r3, #2
 80009c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 80009c4:	2305      	movs	r3, #5
 80009c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c8:	463b      	mov	r3, r7
 80009ca:	4619      	mov	r1, r3
 80009cc:	4813      	ldr	r0, [pc, #76]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009ce:	f001 fb63 	bl	8002098 <HAL_ADC_ConfigChannel>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80009d8:	f000 fbce 	bl	8001178 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80009dc:	2306      	movs	r3, #6
 80009de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80009e0:	2303      	movs	r3, #3
 80009e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e4:	463b      	mov	r3, r7
 80009e6:	4619      	mov	r1, r3
 80009e8:	480c      	ldr	r0, [pc, #48]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009ea:	f001 fb55 	bl	8002098 <HAL_ADC_ConfigChannel>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80009f4:	f000 fbc0 	bl	8001178 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80009f8:	2309      	movs	r3, #9
 80009fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80009fc:	2304      	movs	r3, #4
 80009fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a00:	463b      	mov	r3, r7
 8000a02:	4619      	mov	r1, r3
 8000a04:	4805      	ldr	r0, [pc, #20]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000a06:	f001 fb47 	bl	8002098 <HAL_ADC_ConfigChannel>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8000a10:	f000 fbb2 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a14:	bf00      	nop
 8000a16:	3710      	adds	r7, #16
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	2000502c 	.word	0x2000502c
 8000a20:	40012000 	.word	0x40012000
 8000a24:	0f000001 	.word	0x0f000001

08000a28 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000a2c:	4b17      	ldr	r3, [pc, #92]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a2e:	4a18      	ldr	r2, [pc, #96]	; (8000a90 <MX_CAN1_Init+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8000a32:	4b16      	ldr	r3, [pc, #88]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a34:	2206      	movs	r2, #6
 8000a36:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000a38:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a3e:	4b13      	ldr	r3, [pc, #76]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8000a44:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a46:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8000a4a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000a52:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000a5e:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000a64:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000a6a:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000a76:	4805      	ldr	r0, [pc, #20]	; (8000a8c <MX_CAN1_Init+0x64>)
 8000a78:	f001 fd5e 	bl	8002538 <HAL_CAN_Init>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000a82:	f000 fb79 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20005e44 	.word	0x20005e44
 8000a90:	40006400 	.word	0x40006400

08000a94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a98:	4b1b      	ldr	r3, [pc, #108]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000a9a:	4a1c      	ldr	r2, [pc, #112]	; (8000b0c <MX_I2C1_Init+0x78>)
 8000a9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8000a9e:	4b1a      	ldr	r3, [pc, #104]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000aa0:	4a1b      	ldr	r2, [pc, #108]	; (8000b10 <MX_I2C1_Init+0x7c>)
 8000aa2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000aa4:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aaa:	4b17      	ldr	r3, [pc, #92]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000aac:	2201      	movs	r2, #1
 8000aae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ab0:	4b15      	ldr	r3, [pc, #84]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ab6:	4b14      	ldr	r3, [pc, #80]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000abc:	4b12      	ldr	r3, [pc, #72]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ac2:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ace:	480e      	ldr	r0, [pc, #56]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000ad0:	f004 f80e 	bl	8004af0 <HAL_I2C_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ada:	f000 fb4d 	bl	8001178 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4809      	ldr	r0, [pc, #36]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000ae2:	f004 f895 	bl	8004c10 <HAL_I2CEx_ConfigAnalogFilter>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000aec:	f000 fb44 	bl	8001178 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000af0:	2100      	movs	r1, #0
 8000af2:	4805      	ldr	r0, [pc, #20]	; (8000b08 <MX_I2C1_Init+0x74>)
 8000af4:	f004 f8d7 	bl	8004ca6 <HAL_I2CEx_ConfigDigitalFilter>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000afe:	f000 fb3b 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20004ed4 	.word	0x20004ed4
 8000b0c:	40005400 	.word	0x40005400
 8000b10:	20303e5d 	.word	0x20303e5d

08000b14 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08c      	sub	sp, #48	; 0x30
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b1a:	f107 030c 	add.w	r3, r7, #12
 8000b1e:	2224      	movs	r2, #36	; 0x24
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f01a fc80 	bl	801b428 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b28:	463b      	mov	r3, r7
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b32:	4b23      	ldr	r3, [pc, #140]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000b34:	4a23      	ldr	r2, [pc, #140]	; (8000bc4 <MX_TIM1_Init+0xb0>)
 8000b36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b38:	4b21      	ldr	r3, [pc, #132]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3e:	4b20      	ldr	r3, [pc, #128]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000b44:	4b1e      	ldr	r3, [pc, #120]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000b46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b4a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b4c:	4b1c      	ldr	r3, [pc, #112]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b52:	4b1b      	ldr	r3, [pc, #108]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b58:	4b19      	ldr	r3, [pc, #100]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b62:	2300      	movs	r3, #0
 8000b64:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b66:	2301      	movs	r3, #1
 8000b68:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b72:	2300      	movs	r3, #0
 8000b74:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b76:	2301      	movs	r3, #1
 8000b78:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000b82:	f107 030c 	add.w	r3, r7, #12
 8000b86:	4619      	mov	r1, r3
 8000b88:	480d      	ldr	r0, [pc, #52]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000b8a:	f005 fb75 	bl	8006278 <HAL_TIM_Encoder_Init>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8000b94:	f000 faf0 	bl	8001178 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ba4:	463b      	mov	r3, r7
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4805      	ldr	r0, [pc, #20]	; (8000bc0 <MX_TIM1_Init+0xac>)
 8000baa:	f006 f965 	bl	8006e78 <HAL_TIMEx_MasterConfigSynchronization>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000bb4:	f000 fae0 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000bb8:	bf00      	nop
 8000bba:	3730      	adds	r7, #48	; 0x30
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	200050d4 	.word	0x200050d4
 8000bc4:	40010000 	.word	0x40010000

08000bc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08a      	sub	sp, #40	; 0x28
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bce:	f107 031c 	add.w	r3, r7, #28
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]
 8000bd8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bda:	463b      	mov	r3, r7
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
 8000be8:	615a      	str	r2, [r3, #20]
 8000bea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bec:	4b21      	ldr	r3, [pc, #132]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000bee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000bf4:	4b1f      	ldr	r3, [pc, #124]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bfa:	4b1e      	ldr	r3, [pc, #120]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1920000;
 8000c00:	4b1c      	ldr	r3, [pc, #112]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000c02:	4a1d      	ldr	r2, [pc, #116]	; (8000c78 <MX_TIM2_Init+0xb0>)
 8000c04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c06:	4b1b      	ldr	r3, [pc, #108]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c0c:	4b19      	ldr	r3, [pc, #100]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c12:	4818      	ldr	r0, [pc, #96]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000c14:	f005 fad8 	bl	80061c8 <HAL_TIM_PWM_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000c1e:	f000 faab 	bl	8001178 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c2a:	f107 031c 	add.w	r3, r7, #28
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4810      	ldr	r0, [pc, #64]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000c32:	f006 f921 	bl	8006e78 <HAL_TIMEx_MasterConfigSynchronization>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000c3c:	f000 fa9c 	bl	8001178 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c40:	2360      	movs	r3, #96	; 0x60
 8000c42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c50:	463b      	mov	r3, r7
 8000c52:	220c      	movs	r2, #12
 8000c54:	4619      	mov	r1, r3
 8000c56:	4807      	ldr	r0, [pc, #28]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000c58:	f005 fcd4 	bl	8006604 <HAL_TIM_PWM_ConfigChannel>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000c62:	f000 fa89 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c66:	4803      	ldr	r0, [pc, #12]	; (8000c74 <MX_TIM2_Init+0xac>)
 8000c68:	f000 fe9a 	bl	80019a0 <HAL_TIM_MspPostInit>

}
 8000c6c:	bf00      	nop
 8000c6e:	3728      	adds	r7, #40	; 0x28
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20005df8 	.word	0x20005df8
 8000c78:	001d4c00 	.word	0x001d4c00

08000c7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08c      	sub	sp, #48	; 0x30
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c82:	f107 030c 	add.w	r3, r7, #12
 8000c86:	2224      	movs	r2, #36	; 0x24
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f01a fbcc 	bl	801b428 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c90:	463b      	mov	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c9a:	4b21      	ldr	r3, [pc, #132]	; (8000d20 <MX_TIM3_Init+0xa4>)
 8000c9c:	4a21      	ldr	r2, [pc, #132]	; (8000d24 <MX_TIM3_Init+0xa8>)
 8000c9e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000ca0:	4b1f      	ldr	r3, [pc, #124]	; (8000d20 <MX_TIM3_Init+0xa4>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca6:	4b1e      	ldr	r3, [pc, #120]	; (8000d20 <MX_TIM3_Init+0xa4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000cac:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <MX_TIM3_Init+0xa4>)
 8000cae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cb2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	; (8000d20 <MX_TIM3_Init+0xa4>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cba:	4b19      	ldr	r3, [pc, #100]	; (8000d20 <MX_TIM3_Init+0xa4>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000ce4:	f107 030c 	add.w	r3, r7, #12
 8000ce8:	4619      	mov	r1, r3
 8000cea:	480d      	ldr	r0, [pc, #52]	; (8000d20 <MX_TIM3_Init+0xa4>)
 8000cec:	f005 fac4 	bl	8006278 <HAL_TIM_Encoder_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000cf6:	f000 fa3f 	bl	8001178 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d02:	463b      	mov	r3, r7
 8000d04:	4619      	mov	r1, r3
 8000d06:	4806      	ldr	r0, [pc, #24]	; (8000d20 <MX_TIM3_Init+0xa4>)
 8000d08:	f006 f8b6 	bl	8006e78 <HAL_TIMEx_MasterConfigSynchronization>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000d12:	f000 fa31 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d16:	bf00      	nop
 8000d18:	3730      	adds	r7, #48	; 0x30
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20004f80 	.word	0x20004f80
 8000d24:	40000400 	.word	0x40000400

08000d28 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08c      	sub	sp, #48	; 0x30
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000d2e:	f107 030c 	add.w	r3, r7, #12
 8000d32:	2224      	movs	r2, #36	; 0x24
 8000d34:	2100      	movs	r1, #0
 8000d36:	4618      	mov	r0, r3
 8000d38:	f01a fb76 	bl	801b428 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
 8000d44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000d46:	4b21      	ldr	r3, [pc, #132]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000d48:	4a21      	ldr	r2, [pc, #132]	; (8000dd0 <MX_TIM4_Init+0xa8>)
 8000d4a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000d4c:	4b1f      	ldr	r3, [pc, #124]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d52:	4b1e      	ldr	r3, [pc, #120]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000d58:	4b1c      	ldr	r3, [pc, #112]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000d5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d5e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d60:	4b1a      	ldr	r3, [pc, #104]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d66:	4b19      	ldr	r3, [pc, #100]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000d70:	2300      	movs	r3, #0
 8000d72:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000d74:	2301      	movs	r3, #1
 8000d76:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d80:	2300      	movs	r3, #0
 8000d82:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d84:	2301      	movs	r3, #1
 8000d86:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000d90:	f107 030c 	add.w	r3, r7, #12
 8000d94:	4619      	mov	r1, r3
 8000d96:	480d      	ldr	r0, [pc, #52]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000d98:	f005 fa6e 	bl	8006278 <HAL_TIM_Encoder_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000da2:	f000 f9e9 	bl	8001178 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da6:	2300      	movs	r3, #0
 8000da8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000dae:	463b      	mov	r3, r7
 8000db0:	4619      	mov	r1, r3
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000db4:	f006 f860 	bl	8006e78 <HAL_TIMEx_MasterConfigSynchronization>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000dbe:	f000 f9db 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	3730      	adds	r7, #48	; 0x30
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20004e00 	.word	0x20004e00
 8000dd0:	40000800 	.word	0x40000800

08000dd4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dd8:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000dda:	4a15      	ldr	r2, [pc, #84]	; (8000e30 <MX_USART3_UART_Init+0x5c>)
 8000ddc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dde:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000de0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000de4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000de6:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000dec:	4b0f      	ldr	r3, [pc, #60]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000df2:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000df8:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000dfa:	220c      	movs	r2, #12
 8000dfc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e04:	4b09      	ldr	r3, [pc, #36]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e0a:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e10:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e16:	4805      	ldr	r0, [pc, #20]	; (8000e2c <MX_USART3_UART_Init+0x58>)
 8000e18:	f006 f8da 	bl	8006fd0 <HAL_UART_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000e22:	f000 f9a9 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20004e4c 	.word	0x20004e4c
 8000e30:	40004800 	.word	0x40004800

08000e34 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000e38:	4b14      	ldr	r3, [pc, #80]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e3a:	4a15      	ldr	r2, [pc, #84]	; (8000e90 <MX_USART6_UART_Init+0x5c>)
 8000e3c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000e3e:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e44:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000e46:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000e4c:	4b0f      	ldr	r3, [pc, #60]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000e52:	4b0e      	ldr	r3, [pc, #56]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e5a:	220c      	movs	r2, #12
 8000e5c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e64:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e70:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000e76:	4805      	ldr	r0, [pc, #20]	; (8000e8c <MX_USART6_UART_Init+0x58>)
 8000e78:	f006 f8aa 	bl	8006fd0 <HAL_UART_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8000e82:	f000 f979 	bl	8001178 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20005920 	.word	0x20005920
 8000e90:	40011400 	.word	0x40011400

08000e94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e9a:	4b1a      	ldr	r3, [pc, #104]	; (8000f04 <MX_DMA_Init+0x70>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	4a19      	ldr	r2, [pc, #100]	; (8000f04 <MX_DMA_Init+0x70>)
 8000ea0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea6:	4b17      	ldr	r3, [pc, #92]	; (8000f04 <MX_DMA_Init+0x70>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000eb2:	4b14      	ldr	r3, [pc, #80]	; (8000f04 <MX_DMA_Init+0x70>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb6:	4a13      	ldr	r2, [pc, #76]	; (8000f04 <MX_DMA_Init+0x70>)
 8000eb8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ebe:	4b11      	ldr	r3, [pc, #68]	; (8000f04 <MX_DMA_Init+0x70>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ec6:	603b      	str	r3, [r7, #0]
 8000ec8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2105      	movs	r1, #5
 8000ece:	200e      	movs	r0, #14
 8000ed0:	f001 ff1e 	bl	8002d10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ed4:	200e      	movs	r0, #14
 8000ed6:	f001 ff37 	bl	8002d48 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2105      	movs	r1, #5
 8000ede:	2038      	movs	r0, #56	; 0x38
 8000ee0:	f001 ff16 	bl	8002d10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000ee4:	2038      	movs	r0, #56	; 0x38
 8000ee6:	f001 ff2f 	bl	8002d48 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2105      	movs	r1, #5
 8000eee:	2045      	movs	r0, #69	; 0x45
 8000ef0:	f001 ff0e 	bl	8002d10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000ef4:	2045      	movs	r0, #69	; 0x45
 8000ef6:	f001 ff27 	bl	8002d48 <HAL_NVIC_EnableIRQ>

}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40023800 	.word	0x40023800

08000f08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08e      	sub	sp, #56	; 0x38
 8000f0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
 8000f1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f1e:	4b79      	ldr	r3, [pc, #484]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f22:	4a78      	ldr	r2, [pc, #480]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f24:	f043 0310 	orr.w	r3, r3, #16
 8000f28:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2a:	4b76      	ldr	r3, [pc, #472]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2e:	f003 0310 	and.w	r3, r3, #16
 8000f32:	623b      	str	r3, [r7, #32]
 8000f34:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f36:	4b73      	ldr	r3, [pc, #460]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a72      	ldr	r2, [pc, #456]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f3c:	f043 0304 	orr.w	r3, r3, #4
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b70      	ldr	r3, [pc, #448]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0304 	and.w	r3, r3, #4
 8000f4a:	61fb      	str	r3, [r7, #28]
 8000f4c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f4e:	4b6d      	ldr	r3, [pc, #436]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	4a6c      	ldr	r2, [pc, #432]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f54:	f043 0320 	orr.w	r3, r3, #32
 8000f58:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5a:	4b6a      	ldr	r3, [pc, #424]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	f003 0320 	and.w	r3, r3, #32
 8000f62:	61bb      	str	r3, [r7, #24]
 8000f64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f66:	4b67      	ldr	r3, [pc, #412]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6a:	4a66      	ldr	r2, [pc, #408]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f70:	6313      	str	r3, [r2, #48]	; 0x30
 8000f72:	4b64      	ldr	r3, [pc, #400]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7e:	4b61      	ldr	r3, [pc, #388]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	4a60      	ldr	r2, [pc, #384]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8a:	4b5e      	ldr	r3, [pc, #376]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f96:	4b5b      	ldr	r3, [pc, #364]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	4a5a      	ldr	r2, [pc, #360]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000f9c:	f043 0302 	orr.w	r3, r3, #2
 8000fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa2:	4b58      	ldr	r3, [pc, #352]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fae:	4b55      	ldr	r3, [pc, #340]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	4a54      	ldr	r2, [pc, #336]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000fb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fba:	4b52      	ldr	r3, [pc, #328]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc6:	4b4f      	ldr	r3, [pc, #316]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	4a4e      	ldr	r2, [pc, #312]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000fcc:	f043 0308 	orr.w	r3, r3, #8
 8000fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd2:	4b4c      	ldr	r3, [pc, #304]	; (8001104 <MX_GPIO_Init+0x1fc>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd6:	f003 0308 	and.w	r3, r3, #8
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000fe4:	4848      	ldr	r0, [pc, #288]	; (8001108 <MX_GPIO_Init+0x200>)
 8000fe6:	f003 fd69 	bl	8004abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 8000ff0:	4846      	ldr	r0, [pc, #280]	; (800110c <MX_GPIO_Init+0x204>)
 8000ff2:	f003 fd63 	bl	8004abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED1_Pin|USB_PowerSwitchOn_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8000ffc:	4844      	ldr	r0, [pc, #272]	; (8001110 <MX_GPIO_Init+0x208>)
 8000ffe:	f003 fd5d 	bl	8004abc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Limit4_Pin Limit5_Pin Limit2_Pin BUTTON1_Pin */
  GPIO_InitStruct.Pin = Limit4_Pin|Limit5_Pin|Limit2_Pin|BUTTON1_Pin;
 8001002:	f240 4334 	movw	r3, #1076	; 0x434
 8001006:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001008:	2300      	movs	r3, #0
 800100a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001010:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001014:	4619      	mov	r1, r3
 8001016:	483f      	ldr	r0, [pc, #252]	; (8001114 <MX_GPIO_Init+0x20c>)
 8001018:	f003 fba4 	bl	8004764 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800101c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001020:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001022:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001026:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001030:	4619      	mov	r1, r3
 8001032:	4839      	ldr	r0, [pc, #228]	; (8001118 <MX_GPIO_Init+0x210>)
 8001034:	f003 fb96 	bl	8004764 <HAL_GPIO_Init>

  /*Configure GPIO pin : Limit3_Pin */
  GPIO_InitStruct.Pin = Limit3_Pin;
 8001038:	2304      	movs	r3, #4
 800103a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103c:	2300      	movs	r3, #0
 800103e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Limit3_GPIO_Port, &GPIO_InitStruct);
 8001044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001048:	4619      	mov	r1, r3
 800104a:	4830      	ldr	r0, [pc, #192]	; (800110c <MX_GPIO_Init+0x204>)
 800104c:	f003 fb8a 	bl	8004764 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001050:	f244 0381 	movw	r3, #16513	; 0x4081
 8001054:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001056:	2301      	movs	r3, #1
 8001058:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	2300      	movs	r3, #0
 8001060:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001062:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001066:	4619      	mov	r1, r3
 8001068:	4827      	ldr	r0, [pc, #156]	; (8001108 <MX_GPIO_Init+0x200>)
 800106a:	f003 fb7b 	bl	8004764 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin;
 800106e:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 8001072:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001080:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001084:	4619      	mov	r1, r3
 8001086:	4821      	ldr	r0, [pc, #132]	; (800110c <MX_GPIO_Init+0x204>)
 8001088:	f003 fb6c 	bl	8004764 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit1_Pin Limit4G2_Pin Limit5G3_Pin BUTTON2_Pin
                           USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = Limit1_Pin|Limit4G2_Pin|Limit5G3_Pin|BUTTON2_Pin
 800108c:	239e      	movs	r3, #158	; 0x9e
 800108e:	627b      	str	r3, [r7, #36]	; 0x24
                          |USB_OverCurrent_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001090:	2300      	movs	r3, #0
 8001092:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001098:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800109c:	4619      	mov	r1, r3
 800109e:	481c      	ldr	r0, [pc, #112]	; (8001110 <MX_GPIO_Init+0x208>)
 80010a0:	f003 fb60 	bl	8004764 <HAL_GPIO_Init>

  /*Configure GPIO pin : Laser_Pin */
  GPIO_InitStruct.Pin = Laser_Pin;
 80010a4:	2380      	movs	r3, #128	; 0x80
 80010a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a8:	2303      	movs	r3, #3
 80010aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Laser_GPIO_Port, &GPIO_InitStruct);
 80010b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b4:	4619      	mov	r1, r3
 80010b6:	4817      	ldr	r0, [pc, #92]	; (8001114 <MX_GPIO_Init+0x20c>)
 80010b8:	f003 fb54 	bl	8004764 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin USB_PowerSwitchOn_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|USB_PowerSwitchOn_Pin|LED2_Pin;
 80010bc:	f44f 73b0 	mov.w	r3, #352	; 0x160
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ca:	2300      	movs	r3, #0
 80010cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010d2:	4619      	mov	r1, r3
 80010d4:	480e      	ldr	r0, [pc, #56]	; (8001110 <MX_GPIO_Init+0x208>)
 80010d6:	f003 fb45 	bl	8004764 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 80010da:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	2302      	movs	r3, #2
 80010e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e8:	2303      	movs	r3, #3
 80010ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010ec:	230a      	movs	r3, #10
 80010ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f4:	4619      	mov	r1, r3
 80010f6:	4809      	ldr	r0, [pc, #36]	; (800111c <MX_GPIO_Init+0x214>)
 80010f8:	f003 fb34 	bl	8004764 <HAL_GPIO_Init>

}
 80010fc:	bf00      	nop
 80010fe:	3738      	adds	r7, #56	; 0x38
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40023800 	.word	0x40023800
 8001108:	40020400 	.word	0x40020400
 800110c:	40021400 	.word	0x40021400
 8001110:	40021800 	.word	0x40021800
 8001114:	40021000 	.word	0x40021000
 8001118:	40020800 	.word	0x40020800
 800111c:	40020000 	.word	0x40020000

08001120 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001128:	f006 fff2 	bl	8008110 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800112c:	2001      	movs	r0, #1
 800112e:	f007 fdfc 	bl	8008d2a <osDelay>
 8001132:	e7fb      	b.n	800112c <StartDefaultTask+0xc>

08001134 <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800113c:	2001      	movs	r0, #1
 800113e:	f007 fdf4 	bl	8008d2a <osDelay>
 8001142:	e7fb      	b.n	800113c <StartSensorTask+0x8>

08001144 <StartControllerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControllerTask */
void StartControllerTask(void const * argument)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControllerTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800114c:	2001      	movs	r0, #1
 800114e:	f007 fdec 	bl	8008d2a <osDelay>
 8001152:	e7fb      	b.n	800114c <StartControllerTask+0x8>

08001154 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM13) {
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a04      	ldr	r2, [pc, #16]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d101      	bne.n	800116a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001166:	f000 ff0f 	bl	8001f88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40001c00 	.word	0x40001c00

08001178 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800117c:	b672      	cpsid	i
}
 800117e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001180:	e7fe      	b.n	8001180 <Error_Handler+0x8>
	...

08001184 <UDPDefineTasks>:
osThreadId controllerTaskHandle;
uint32_t controllerTaskBuffer[512];
osStaticThreadDef_t controllerTaskControlBlock;
void UDPSendReceive(void const *argument);

void UDPDefineTasks() {
 8001184:	b5b0      	push	{r4, r5, r7, lr}
 8001186:	b088      	sub	sp, #32
 8001188:	af00      	add	r7, sp, #0
	osThreadStaticDef(controllerTask, UDPSendReceive, osPriorityNormal, 0,
 800118a:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <UDPDefineTasks+0x30>)
 800118c:	1d3c      	adds	r4, r7, #4
 800118e:	461d      	mov	r5, r3
 8001190:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001194:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001198:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			512, controllerTaskBuffer, &controllerTaskControlBlock);
	controllerTaskHandle = osThreadCreate(osThread(controllerTask), NULL);
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f007 fd76 	bl	8008c92 <osThreadCreate>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4a03      	ldr	r2, [pc, #12]	; (80011b8 <UDPDefineTasks+0x34>)
 80011aa:	6013      	str	r3, [r2, #0]
}
 80011ac:	bf00      	nop
 80011ae:	3720      	adds	r7, #32
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bdb0      	pop	{r4, r5, r7, pc}
 80011b4:	0801e094 	.word	0x0801e094
 80011b8:	20006ed4 	.word	0x20006ed4

080011bc <UDPSendReceive>:

void UDPSendReceive(void const *argument) {
 80011bc:	b5b0      	push	{r4, r5, r7, lr}
 80011be:	f5ad 7d6c 	sub.w	sp, sp, #944	; 0x3b0
 80011c2:	af06      	add	r7, sp, #24
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	6018      	str	r0, [r3, #0]
	printf("ender udp task\r\n");
 80011c8:	48c2      	ldr	r0, [pc, #776]	; (80014d4 <UDPSendReceive+0x318>)
 80011ca:	f01a fdfd 	bl	801bdc8 <puts>
	fd_set rset;
	int sock;
	int iBytesWritten = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f8c7 3388 	str.w	r3, [r7, #904]	; 0x388
	char rxbuf[512]; //最大受信データサイズ
	char txbuf[256]; //最大送信データサイズ
	struct sockaddr_in myAddr, cAddr;
	sock = lwip_socket(AF_INET, SOCK_DGRAM, 0); //udp制御ブロックを作成
 80011d4:	2200      	movs	r2, #0
 80011d6:	2102      	movs	r1, #2
 80011d8:	2002      	movs	r0, #2
 80011da:	f00d ff31 	bl	800f040 <lwip_socket>
 80011de:	f8c7 0384 	str.w	r0, [r7, #900]	; 0x384

	//ソケットを作成
	memset((char*) &myAddr, 0, sizeof(myAddr)); //myAddrを0で埋める
 80011e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80011e6:	2210      	movs	r2, #16
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f01a f91c 	bl	801b428 <memset>
	memset((char*) &cAddr, 0, sizeof(cAddr));
 80011f0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011f4:	2210      	movs	r2, #16
 80011f6:	2100      	movs	r1, #0
 80011f8:	4618      	mov	r0, r3
 80011fa:	f01a f915 	bl	801b428 <memset>
	myAddr.sin_family = AF_INET;
 80011fe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001202:	2202      	movs	r2, #2
 8001204:	705a      	strb	r2, [r3, #1]
	myAddr.sin_len = sizeof(myAddr);
 8001206:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800120a:	2210      	movs	r2, #16
 800120c:	701a      	strb	r2, [r3, #0]
	myAddr.sin_addr.s_addr = inet_addr(F7_ADDR); //マイコンのIP
 800120e:	48b2      	ldr	r0, [pc, #712]	; (80014d8 <UDPSendReceive+0x31c>)
 8001210:	f018 fe9b 	bl	8019f4a <ipaddr_addr>
 8001214:	4602      	mov	r2, r0
 8001216:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800121a:	605a      	str	r2, [r3, #4]
	myAddr.sin_port = htons(F7_PORT); //マイコンのポート
 800121c:	f641 6061 	movw	r0, #7777	; 0x1e61
 8001220:	f00e fe3e 	bl	800fea0 <lwip_htons>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800122c:	805a      	strh	r2, [r3, #2]
	cAddr.sin_family = AF_INET;
 800122e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001232:	2202      	movs	r2, #2
 8001234:	705a      	strb	r2, [r3, #1]
	cAddr.sin_len = sizeof(cAddr);
 8001236:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800123a:	2210      	movs	r2, #16
 800123c:	701a      	strb	r2, [r3, #0]
	cAddr.sin_addr.s_addr = inet_addr(PC_ADDR); //PCのIP
 800123e:	48a7      	ldr	r0, [pc, #668]	; (80014dc <UDPSendReceive+0x320>)
 8001240:	f018 fe83 	bl	8019f4a <ipaddr_addr>
 8001244:	4602      	mov	r2, r0
 8001246:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800124a:	605a      	str	r2, [r3, #4]
	cAddr.sin_port = htons(PC_PORT); //PCのポート
 800124c:	f24d 4031 	movw	r0, #54321	; 0xd431
 8001250:	f00e fe26 	bl	800fea0 <lwip_htons>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800125c:	805a      	strh	r2, [r3, #2]

	int err = lwip_bind(sock, (struct sockaddr*) &myAddr, sizeof(myAddr)); //制御ブロックをIPとポートに紐づける。
 800125e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001262:	2210      	movs	r2, #16
 8001264:	4619      	mov	r1, r3
 8001266:	f8d7 0384 	ldr.w	r0, [r7, #900]	; 0x384
 800126a:	f00d fa55 	bl	800e718 <lwip_bind>
 800126e:	f8c7 0380 	str.w	r0, [r7, #896]	; 0x380
	if (err != 0) {
 8001272:	f8d7 3380 	ldr.w	r3, [r7, #896]	; 0x380
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <UDPSendReceive+0xc6>
		printf("UDPController:ERROR \r\n");
 800127a:	4899      	ldr	r0, [pc, #612]	; (80014e0 <UDPSendReceive+0x324>)
 800127c:	f01a fda4 	bl	801bdc8 <puts>
 8001280:	e002      	b.n	8001288 <UDPSendReceive+0xcc>
	} else {
		printf("UDPController:Socket Opened!\r\n");
 8001282:	4898      	ldr	r0, [pc, #608]	; (80014e4 <UDPSendReceive+0x328>)
 8001284:	f01a fda0 	bl	801bdc8 <puts>
	}

	FD_ZERO(&rset); //ディスクリプタ集合の初期化
 8001288:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800128c:	f8c7 3390 	str.w	r3, [r7, #912]	; 0x390
 8001290:	2300      	movs	r3, #0
 8001292:	f8c7 3394 	str.w	r3, [r7, #916]	; 0x394
 8001296:	e00b      	b.n	80012b0 <UDPSendReceive+0xf4>
 8001298:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 800129c:	1c5a      	adds	r2, r3, #1
 800129e:	f8c7 2390 	str.w	r2, [r7, #912]	; 0x390
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
 80012a6:	f8d7 3394 	ldr.w	r3, [r7, #916]	; 0x394
 80012aa:	3301      	adds	r3, #1
 80012ac:	f8c7 3394 	str.w	r3, [r7, #916]	; 0x394
 80012b0:	f8d7 3394 	ldr.w	r3, [r7, #916]	; 0x394
 80012b4:	2b07      	cmp	r3, #7
 80012b6:	d9ef      	bls.n	8001298 <UDPSendReceive+0xdc>

	int timeout = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c
	int result = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c
	struct receive_data data_null; //受信を失敗したとき用のデータ
	bzero(&data_null, sizeof(struct receive_data)); //初期化
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	4618      	mov	r0, r3
 80012ca:	233c      	movs	r3, #60	; 0x3c
 80012cc:	461a      	mov	r2, r3
 80012ce:	2100      	movs	r1, #0
 80012d0:	f01a f8aa 	bl	801b428 <memset>
	/*---------test sumple----------*/
	f7_data.omni_x = 0.5f;
 80012d4:	4b84      	ldr	r3, [pc, #528]	; (80014e8 <UDPSendReceive+0x32c>)
 80012d6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80012da:	601a      	str	r2, [r3, #0]
	f7_data.omni_y = 0.5f;
 80012dc:	4b82      	ldr	r3, [pc, #520]	; (80014e8 <UDPSendReceive+0x32c>)
 80012de:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80012e2:	605a      	str	r2, [r3, #4]
	f7_data.hat_shoulder_success = 0;
 80012e4:	4b80      	ldr	r3, [pc, #512]	; (80014e8 <UDPSendReceive+0x32c>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
	f7_data.sword_A_shoulder_success = 0;
 80012ea:	4b7f      	ldr	r3, [pc, #508]	; (80014e8 <UDPSendReceive+0x32c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	60da      	str	r2, [r3, #12]
	f7_data.sword_B_shoulder_success = 0;
 80012f0:	4b7d      	ldr	r3, [pc, #500]	; (80014e8 <UDPSendReceive+0x32c>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	611a      	str	r2, [r3, #16]
	f7_data.launcher_linear_success = 0;
 80012f6:	4b7c      	ldr	r3, [pc, #496]	; (80014e8 <UDPSendReceive+0x32c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	615a      	str	r2, [r3, #20]
	/*------------------------*/

	printf("enter udp loop\r\n");
 80012fc:	487b      	ldr	r0, [pc, #492]	; (80014ec <UDPSendReceive+0x330>)
 80012fe:	f01a fd63 	bl	801bdc8 <puts>
	while (1) {
		FD_SET(sock, &rset); //rsetにsock（ディスクリプタ番号）を追加
 8001302:	f8d7 3384 	ldr.w	r3, [r7, #900]	; 0x384
 8001306:	095a      	lsrs	r2, r3, #5
 8001308:	0093      	lsls	r3, r2, #2
 800130a:	f507 7166 	add.w	r1, r7, #920	; 0x398
 800130e:	440b      	add	r3, r1
 8001310:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001314:	f8d7 1384 	ldr.w	r1, [r7, #900]	; 0x384
 8001318:	f001 011f 	and.w	r1, r1, #31
 800131c:	2001      	movs	r0, #1
 800131e:	fa00 f101 	lsl.w	r1, r0, r1
 8001322:	4319      	orrs	r1, r3
 8001324:	0093      	lsls	r3, r2, #2
 8001326:	f507 7266 	add.w	r2, r7, #920	; 0x398
 800132a:	4413      	add	r3, r2
 800132c:	f843 1c30 	str.w	r1, [r3, #-48]
		//tv.tv_usec = 1000;
		tv.tv_sec = 5;
 8001330:	496f      	ldr	r1, [pc, #444]	; (80014f0 <UDPSendReceive+0x334>)
 8001332:	f04f 0205 	mov.w	r2, #5
 8001336:	f04f 0300 	mov.w	r3, #0
 800133a:	e9c1 2300 	strd	r2, r3, [r1]
		result = select(sock + 1, &rset, NULL, NULL, &tv); //ファイルディスクリプタ―がready状態になるまで1ミリ秒まで待つ。
 800133e:	f8d7 3384 	ldr.w	r3, [r7, #900]	; 0x384
 8001342:	1c58      	adds	r0, r3, #1
 8001344:	f507 715a 	add.w	r1, r7, #872	; 0x368
 8001348:	4b69      	ldr	r3, [pc, #420]	; (80014f0 <UDPSendReceive+0x334>)
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	2300      	movs	r3, #0
 800134e:	2200      	movs	r2, #0
 8001350:	f00e f892 	bl	800f478 <lwip_select>
 8001354:	f8c7 037c 	str.w	r0, [r7, #892]	; 0x37c
		printf("select result: %d\r\n", result);
 8001358:	f8d7 137c 	ldr.w	r1, [r7, #892]	; 0x37c
 800135c:	4865      	ldr	r0, [pc, #404]	; (80014f4 <UDPSendReceive+0x338>)
 800135e:	f01a fcad 	bl	801bcbc <iprintf>
		if (timeout < 100) {
 8001362:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 8001366:	2b63      	cmp	r3, #99	; 0x63
 8001368:	dc05      	bgt.n	8001376 <UDPSendReceive+0x1ba>
			timeout++;
 800136a:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 800136e:	3301      	adds	r3, #1
 8001370:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c
 8001374:	e014      	b.n	80013a0 <UDPSendReceive+0x1e4>
		} else {
			printf("timeout\r\n");
 8001376:	4860      	ldr	r0, [pc, #384]	; (80014f8 <UDPSendReceive+0x33c>)
 8001378:	f01a fd26 	bl	801bdc8 <puts>
			memcpy(&ros_data, &data_null, sizeof(struct receive_data)); //100回ループしたら0データを渡す。
 800137c:	4a5f      	ldr	r2, [pc, #380]	; (80014fc <UDPSendReceive+0x340>)
 800137e:	f107 030c 	add.w	r3, r7, #12
 8001382:	4614      	mov	r4, r2
 8001384:	461d      	mov	r5, r3
 8001386:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001388:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800138a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800138e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001392:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001396:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			timeout = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c
		}
		if (FD_ISSET(sock, &rset)) { //rsetの中にsockの値が含まれているか調べる。
 80013a0:	f8d7 3384 	ldr.w	r3, [r7, #900]	; 0x384
 80013a4:	095b      	lsrs	r3, r3, #5
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	f507 7266 	add.w	r2, r7, #920	; 0x398
 80013ac:	4413      	add	r3, r2
 80013ae:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80013b2:	f8d7 2384 	ldr.w	r2, [r7, #900]	; 0x384
 80013b6:	f002 021f 	and.w	r2, r2, #31
 80013ba:	2101      	movs	r1, #1
 80013bc:	fa01 f202 	lsl.w	r2, r1, r2
 80013c0:	4013      	ands	r3, r2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f000 8081 	beq.w	80014ca <UDPSendReceive+0x30e>
			printf("fd is set\r\n");
 80013c8:	484d      	ldr	r0, [pc, #308]	; (8001500 <UDPSendReceive+0x344>)
 80013ca:	f01a fcfd 	bl	801bdc8 <puts>
			socklen_t n;
			socklen_t len = sizeof(cAddr);
 80013ce:	f107 0308 	add.w	r3, r7, #8
 80013d2:	2210      	movs	r2, #16
 80013d4:	601a      	str	r2, [r3, #0]
			struct send_data* sd = (struct send_data*)&txbuf; //txbufの位置に重ねてsdを宣言
 80013d6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80013da:	f8c7 3378 	str.w	r3, [r7, #888]	; 0x378
			memcpy(sd, &f7_data, sizeof(struct send_data)); //送信データをコピーする
 80013de:	2218      	movs	r2, #24
 80013e0:	4941      	ldr	r1, [pc, #260]	; (80014e8 <UDPSendReceive+0x32c>)
 80013e2:	f8d7 0378 	ldr.w	r0, [r7, #888]	; 0x378
 80013e6:	f01a f811 	bl	801b40c <memcpy>
			iBytesWritten = lwip_sendto(sock, (char*)txbuf, sizeof(txbuf), 0, (struct sockaddr*)&cAddr, sizeof(cAddr));
 80013ea:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80013ee:	2310      	movs	r3, #16
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	2300      	movs	r3, #0
 80013fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013fe:	f8d7 0384 	ldr.w	r0, [r7, #900]	; 0x384
 8001402:	f00d fd6b 	bl	800eedc <lwip_sendto>
 8001406:	f8c7 0388 	str.w	r0, [r7, #904]	; 0x388
			//iBytesWritten = lwip_sendto(sock, (char*)"hello world from f7!", 256, 0, (struct sockaddr*)&cAddr, sizeof(cAddr));
			if (iBytesWritten > 0) {
 800140a:	f8d7 3388 	ldr.w	r3, [r7, #904]	; 0x388
 800140e:	2b00      	cmp	r3, #0
 8001410:	dd0e      	ble.n	8001430 <UDPSendReceive+0x274>
				printf("success send data\r\n");
 8001412:	483c      	ldr	r0, [pc, #240]	; (8001504 <UDPSendReceive+0x348>)
 8001414:	f01a fcd8 	bl	801bdc8 <puts>
				if (iBytesWritten < sizeof(struct send_data)) {
 8001418:	f8d7 3388 	ldr.w	r3, [r7, #904]	; 0x388
 800141c:	2b17      	cmp	r3, #23
 800141e:	d803      	bhi.n	8001428 <UDPSendReceive+0x26c>
					printf("send data invalid\r\n");
 8001420:	4839      	ldr	r0, [pc, #228]	; (8001508 <UDPSendReceive+0x34c>)
 8001422:	f01a fcd1 	bl	801bdc8 <puts>
 8001426:	e006      	b.n	8001436 <UDPSendReceive+0x27a>
				}else{
					printf("send data is perfect\r\n");
 8001428:	4838      	ldr	r0, [pc, #224]	; (800150c <UDPSendReceive+0x350>)
 800142a:	f01a fccd 	bl	801bdc8 <puts>
 800142e:	e002      	b.n	8001436 <UDPSendReceive+0x27a>
				}
			}else{
				printf("failed send data\r\n");
 8001430:	4837      	ldr	r0, [pc, #220]	; (8001510 <UDPSendReceive+0x354>)
 8001432:	f01a fcc9 	bl	801bdc8 <puts>
			}
			n = lwip_recvfrom(sock, (char*) rxbuf, sizeof(rxbuf), (int) NULL, (struct sockaddr*) &cAddr, &len); //rxbufに受信データを格納
 8001436:	f507 71b4 	add.w	r1, r7, #360	; 0x168
 800143a:	f107 0308 	add.w	r3, r7, #8
 800143e:	9301      	str	r3, [sp, #4]
 8001440:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	2300      	movs	r3, #0
 8001448:	f44f 7200 	mov.w	r2, #512	; 0x200
 800144c:	f8d7 0384 	ldr.w	r0, [r7, #900]	; 0x384
 8001450:	f00d fc54 	bl	800ecfc <lwip_recvfrom>
 8001454:	4603      	mov	r3, r0
 8001456:	f8c7 3374 	str.w	r3, [r7, #884]	; 0x374
			if (n > 0) {
 800145a:	f8d7 3374 	ldr.w	r3, [r7, #884]	; 0x374
 800145e:	2b00      	cmp	r3, #0
 8001460:	d033      	beq.n	80014ca <UDPSendReceive+0x30e>
				timeout = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c
				if (n < sizeof(struct receive_data)) {
 8001468:	f8d7 3374 	ldr.w	r3, [r7, #884]	; 0x374
 800146c:	2b3b      	cmp	r3, #59	; 0x3b
 800146e:	d803      	bhi.n	8001478 <UDPSendReceive+0x2bc>
					printf("invalid data : \r\n"); //データが欠損しているのでループを送る
 8001470:	4828      	ldr	r0, [pc, #160]	; (8001514 <UDPSendReceive+0x358>)
 8001472:	f01a fca9 	bl	801bdc8 <puts>
 8001476:	e744      	b.n	8001302 <UDPSendReceive+0x146>
					continue;
				}
				struct receive_data *d = (struct receive_data*) &rxbuf; //rxbufの位置にreceive_data構造体を作る。(疑似的にデータが変換される)
 8001478:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800147c:	f8c7 3370 	str.w	r3, [r7, #880]	; 0x370
				memcpy(&ros_data, d, sizeof(struct receive_data)); //受信データをコピーする
 8001480:	223c      	movs	r2, #60	; 0x3c
 8001482:	f8d7 1370 	ldr.w	r1, [r7, #880]	; 0x370
 8001486:	481d      	ldr	r0, [pc, #116]	; (80014fc <UDPSendReceive+0x340>)
 8001488:	f019 ffc0 	bl	801b40c <memcpy>
				printf("omni1:%f\r\nomni2:%f\r\nomni3:%f\r\nomni4:%f\r\n", ros_data.omni1_power, ros_data.omni2_power, ros_data.omni3_power, ros_data.omni4_power);
 800148c:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <UDPSendReceive+0x340>)
 800148e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001492:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 8001496:	4b19      	ldr	r3, [pc, #100]	; (80014fc <UDPSendReceive+0x340>)
 8001498:	edd3 7a06 	vldr	s15, [r3, #24]
 800149c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014a0:	4b16      	ldr	r3, [pc, #88]	; (80014fc <UDPSendReceive+0x340>)
 80014a2:	edd3 6a07 	vldr	s13, [r3, #28]
 80014a6:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80014aa:	4b14      	ldr	r3, [pc, #80]	; (80014fc <UDPSendReceive+0x340>)
 80014ac:	edd3 5a08 	vldr	s11, [r3, #32]
 80014b0:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80014b4:	ed8d 5b04 	vstr	d5, [sp, #16]
 80014b8:	ed8d 6b02 	vstr	d6, [sp, #8]
 80014bc:	ed8d 7b00 	vstr	d7, [sp]
 80014c0:	ec53 2b14 	vmov	r2, r3, d4
 80014c4:	4814      	ldr	r0, [pc, #80]	; (8001518 <UDPSendReceive+0x35c>)
 80014c6:	f01a fbf9 	bl	801bcbc <iprintf>
			}
		}
		osDelay(10);
 80014ca:	200a      	movs	r0, #10
 80014cc:	f007 fc2d 	bl	8008d2a <osDelay>
		FD_SET(sock, &rset); //rsetにsock（ディスクリプタ番号）を追加
 80014d0:	e717      	b.n	8001302 <UDPSendReceive+0x146>
 80014d2:	bf00      	nop
 80014d4:	0801e0b0 	.word	0x0801e0b0
 80014d8:	0801e0c0 	.word	0x0801e0c0
 80014dc:	0801e0d0 	.word	0x0801e0d0
 80014e0:	0801e0e0 	.word	0x0801e0e0
 80014e4:	0801e0f8 	.word	0x0801e0f8
 80014e8:	200008f0 	.word	0x200008f0
 80014ec:	0801e118 	.word	0x0801e118
 80014f0:	20006670 	.word	0x20006670
 80014f4:	0801e128 	.word	0x0801e128
 80014f8:	0801e13c 	.word	0x0801e13c
 80014fc:	200008b4 	.word	0x200008b4
 8001500:	0801e148 	.word	0x0801e148
 8001504:	0801e154 	.word	0x0801e154
 8001508:	0801e168 	.word	0x0801e168
 800150c:	0801e17c 	.word	0x0801e17c
 8001510:	0801e194 	.word	0x0801e194
 8001514:	0801e1a8 	.word	0x0801e1a8
 8001518:	0801e1bc 	.word	0x0801e1bc

0800151c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <HAL_MspInit+0x4c>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	4a10      	ldr	r2, [pc, #64]	; (8001568 <HAL_MspInit+0x4c>)
 8001528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800152c:	6413      	str	r3, [r2, #64]	; 0x40
 800152e:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <HAL_MspInit+0x4c>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153a:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <HAL_MspInit+0x4c>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153e:	4a0a      	ldr	r2, [pc, #40]	; (8001568 <HAL_MspInit+0x4c>)
 8001540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001544:	6453      	str	r3, [r2, #68]	; 0x44
 8001546:	4b08      	ldr	r3, [pc, #32]	; (8001568 <HAL_MspInit+0x4c>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	210f      	movs	r1, #15
 8001556:	f06f 0001 	mvn.w	r0, #1
 800155a:	f001 fbd9 	bl	8002d10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800

0800156c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08a      	sub	sp, #40	; 0x28
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a39      	ldr	r2, [pc, #228]	; (8001670 <HAL_ADC_MspInit+0x104>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d16c      	bne.n	8001668 <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800158e:	4b39      	ldr	r3, [pc, #228]	; (8001674 <HAL_ADC_MspInit+0x108>)
 8001590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001592:	4a38      	ldr	r2, [pc, #224]	; (8001674 <HAL_ADC_MspInit+0x108>)
 8001594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001598:	6453      	str	r3, [r2, #68]	; 0x44
 800159a:	4b36      	ldr	r3, [pc, #216]	; (8001674 <HAL_ADC_MspInit+0x108>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	4b33      	ldr	r3, [pc, #204]	; (8001674 <HAL_ADC_MspInit+0x108>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4a32      	ldr	r2, [pc, #200]	; (8001674 <HAL_ADC_MspInit+0x108>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	6313      	str	r3, [r2, #48]	; 0x30
 80015b2:	4b30      	ldr	r3, [pc, #192]	; (8001674 <HAL_ADC_MspInit+0x108>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b2d      	ldr	r3, [pc, #180]	; (8001674 <HAL_ADC_MspInit+0x108>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	4a2c      	ldr	r2, [pc, #176]	; (8001674 <HAL_ADC_MspInit+0x108>)
 80015c4:	f043 0302 	orr.w	r3, r3, #2
 80015c8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ca:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <HAL_ADC_MspInit+0x108>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN3
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80015d6:	2368      	movs	r3, #104	; 0x68
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015da:	2303      	movs	r3, #3
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	4619      	mov	r1, r3
 80015e8:	4823      	ldr	r0, [pc, #140]	; (8001678 <HAL_ADC_MspInit+0x10c>)
 80015ea:	f003 f8bb 	bl	8004764 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015ee:	2302      	movs	r3, #2
 80015f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015f2:	2303      	movs	r3, #3
 80015f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	481e      	ldr	r0, [pc, #120]	; (800167c <HAL_ADC_MspInit+0x110>)
 8001602:	f003 f8af 	bl	8004764 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001606:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001608:	4a1e      	ldr	r2, [pc, #120]	; (8001684 <HAL_ADC_MspInit+0x118>)
 800160a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800160c:	4b1c      	ldr	r3, [pc, #112]	; (8001680 <HAL_ADC_MspInit+0x114>)
 800160e:	2200      	movs	r2, #0
 8001610:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001612:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001618:	4b19      	ldr	r3, [pc, #100]	; (8001680 <HAL_ADC_MspInit+0x114>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001620:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001624:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001626:	4b16      	ldr	r3, [pc, #88]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001628:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800162c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800162e:	4b14      	ldr	r3, [pc, #80]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001630:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001634:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001636:	4b12      	ldr	r3, [pc, #72]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001638:	f44f 7280 	mov.w	r2, #256	; 0x100
 800163c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800163e:	4b10      	ldr	r3, [pc, #64]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001640:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001644:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001648:	2200      	movs	r2, #0
 800164a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800164c:	480c      	ldr	r0, [pc, #48]	; (8001680 <HAL_ADC_MspInit+0x114>)
 800164e:	f001 fb89 	bl	8002d64 <HAL_DMA_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8001658:	f7ff fd8e 	bl	8001178 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4a08      	ldr	r2, [pc, #32]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001660:	639a      	str	r2, [r3, #56]	; 0x38
 8001662:	4a07      	ldr	r2, [pc, #28]	; (8001680 <HAL_ADC_MspInit+0x114>)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001668:	bf00      	nop
 800166a:	3728      	adds	r7, #40	; 0x28
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40012000 	.word	0x40012000
 8001674:	40023800 	.word	0x40023800
 8001678:	40020000 	.word	0x40020000
 800167c:	40020400 	.word	0x40020400
 8001680:	20005074 	.word	0x20005074
 8001684:	40026410 	.word	0x40026410

08001688 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	; 0x28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a23      	ldr	r2, [pc, #140]	; (8001734 <HAL_CAN_MspInit+0xac>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d13f      	bne.n	800172a <HAL_CAN_MspInit+0xa2>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80016aa:	4b23      	ldr	r3, [pc, #140]	; (8001738 <HAL_CAN_MspInit+0xb0>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ae:	4a22      	ldr	r2, [pc, #136]	; (8001738 <HAL_CAN_MspInit+0xb0>)
 80016b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016b4:	6413      	str	r3, [r2, #64]	; 0x40
 80016b6:	4b20      	ldr	r3, [pc, #128]	; (8001738 <HAL_CAN_MspInit+0xb0>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c2:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <HAL_CAN_MspInit+0xb0>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	4a1c      	ldr	r2, [pc, #112]	; (8001738 <HAL_CAN_MspInit+0xb0>)
 80016c8:	f043 0308 	orr.w	r3, r3, #8
 80016cc:	6313      	str	r3, [r2, #48]	; 0x30
 80016ce:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <HAL_CAN_MspInit+0xb0>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	f003 0308 	and.w	r3, r3, #8
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016da:	2303      	movs	r3, #3
 80016dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	2302      	movs	r3, #2
 80016e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e6:	2303      	movs	r3, #3
 80016e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80016ea:	2309      	movs	r3, #9
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	4811      	ldr	r0, [pc, #68]	; (800173c <HAL_CAN_MspInit+0xb4>)
 80016f6:	f003 f835 	bl	8004764 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2105      	movs	r1, #5
 80016fe:	2013      	movs	r0, #19
 8001700:	f001 fb06 	bl	8002d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001704:	2013      	movs	r0, #19
 8001706:	f001 fb1f 	bl	8002d48 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2105      	movs	r1, #5
 800170e:	2014      	movs	r0, #20
 8001710:	f001 fafe 	bl	8002d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001714:	2014      	movs	r0, #20
 8001716:	f001 fb17 	bl	8002d48 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2105      	movs	r1, #5
 800171e:	2015      	movs	r0, #21
 8001720:	f001 faf6 	bl	8002d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001724:	2015      	movs	r0, #21
 8001726:	f001 fb0f 	bl	8002d48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800172a:	bf00      	nop
 800172c:	3728      	adds	r7, #40	; 0x28
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40006400 	.word	0x40006400
 8001738:	40023800 	.word	0x40023800
 800173c:	40020c00 	.word	0x40020c00

08001740 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08a      	sub	sp, #40	; 0x28
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a17      	ldr	r2, [pc, #92]	; (80017bc <HAL_I2C_MspInit+0x7c>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d128      	bne.n	80017b4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001762:	4b17      	ldr	r3, [pc, #92]	; (80017c0 <HAL_I2C_MspInit+0x80>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a16      	ldr	r2, [pc, #88]	; (80017c0 <HAL_I2C_MspInit+0x80>)
 8001768:	f043 0302 	orr.w	r3, r3, #2
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b14      	ldr	r3, [pc, #80]	; (80017c0 <HAL_I2C_MspInit+0x80>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800177a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800177e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001780:	2312      	movs	r3, #18
 8001782:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001788:	2303      	movs	r3, #3
 800178a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800178c:	2304      	movs	r3, #4
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	4619      	mov	r1, r3
 8001796:	480b      	ldr	r0, [pc, #44]	; (80017c4 <HAL_I2C_MspInit+0x84>)
 8001798:	f002 ffe4 	bl	8004764 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800179c:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <HAL_I2C_MspInit+0x80>)
 800179e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a0:	4a07      	ldr	r2, [pc, #28]	; (80017c0 <HAL_I2C_MspInit+0x80>)
 80017a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017a6:	6413      	str	r3, [r2, #64]	; 0x40
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <HAL_I2C_MspInit+0x80>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017b4:	bf00      	nop
 80017b6:	3728      	adds	r7, #40	; 0x28
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40005400 	.word	0x40005400
 80017c0:	40023800 	.word	0x40023800
 80017c4:	40020400 	.word	0x40020400

080017c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08e      	sub	sp, #56	; 0x38
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a46      	ldr	r2, [pc, #280]	; (8001900 <HAL_TIM_Encoder_MspInit+0x138>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d129      	bne.n	800183e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017ea:	4b46      	ldr	r3, [pc, #280]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ee:	4a45      	ldr	r2, [pc, #276]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	6453      	str	r3, [r2, #68]	; 0x44
 80017f6:	4b43      	ldr	r3, [pc, #268]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	623b      	str	r3, [r7, #32]
 8001800:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001802:	4b40      	ldr	r3, [pc, #256]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	4a3f      	ldr	r2, [pc, #252]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001808:	f043 0310 	orr.w	r3, r3, #16
 800180c:	6313      	str	r3, [r2, #48]	; 0x30
 800180e:	4b3d      	ldr	r3, [pc, #244]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f003 0310 	and.w	r3, r3, #16
 8001816:	61fb      	str	r3, [r7, #28]
 8001818:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800181a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800181e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001820:	2302      	movs	r3, #2
 8001822:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001828:	2300      	movs	r3, #0
 800182a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800182c:	2301      	movs	r3, #1
 800182e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001830:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001834:	4619      	mov	r1, r3
 8001836:	4834      	ldr	r0, [pc, #208]	; (8001908 <HAL_TIM_Encoder_MspInit+0x140>)
 8001838:	f002 ff94 	bl	8004764 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800183c:	e05b      	b.n	80018f6 <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM3)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a32      	ldr	r2, [pc, #200]	; (800190c <HAL_TIM_Encoder_MspInit+0x144>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d128      	bne.n	800189a <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001848:	4b2e      	ldr	r3, [pc, #184]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 800184a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184c:	4a2d      	ldr	r2, [pc, #180]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 800184e:	f043 0302 	orr.w	r3, r3, #2
 8001852:	6413      	str	r3, [r2, #64]	; 0x40
 8001854:	4b2b      	ldr	r3, [pc, #172]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001858:	f003 0302 	and.w	r3, r3, #2
 800185c:	61bb      	str	r3, [r7, #24]
 800185e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001860:	4b28      	ldr	r3, [pc, #160]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001864:	4a27      	ldr	r2, [pc, #156]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001866:	f043 0302 	orr.w	r3, r3, #2
 800186a:	6313      	str	r3, [r2, #48]	; 0x30
 800186c:	4b25      	ldr	r3, [pc, #148]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 800186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENC2_A_Pin|ENC2_B_Pin;
 8001878:	2330      	movs	r3, #48	; 0x30
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187c:	2302      	movs	r3, #2
 800187e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001884:	2300      	movs	r3, #0
 8001886:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001888:	2302      	movs	r3, #2
 800188a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001890:	4619      	mov	r1, r3
 8001892:	481f      	ldr	r0, [pc, #124]	; (8001910 <HAL_TIM_Encoder_MspInit+0x148>)
 8001894:	f002 ff66 	bl	8004764 <HAL_GPIO_Init>
}
 8001898:	e02d      	b.n	80018f6 <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM4)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a1d      	ldr	r2, [pc, #116]	; (8001914 <HAL_TIM_Encoder_MspInit+0x14c>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d128      	bne.n	80018f6 <HAL_TIM_Encoder_MspInit+0x12e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018a4:	4b17      	ldr	r3, [pc, #92]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80018a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a8:	4a16      	ldr	r2, [pc, #88]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80018aa:	f043 0304 	orr.w	r3, r3, #4
 80018ae:	6413      	str	r3, [r2, #64]	; 0x40
 80018b0:	4b14      	ldr	r3, [pc, #80]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80018b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018bc:	4b11      	ldr	r3, [pc, #68]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80018be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c0:	4a10      	ldr	r2, [pc, #64]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80018c2:	f043 0308 	orr.w	r3, r3, #8
 80018c6:	6313      	str	r3, [r2, #48]	; 0x30
 80018c8:	4b0e      	ldr	r3, [pc, #56]	; (8001904 <HAL_TIM_Encoder_MspInit+0x13c>)
 80018ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018cc:	f003 0308 	and.w	r3, r3, #8
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC3_A_Pin|ENC3_B_Pin;
 80018d4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80018e6:	2302      	movs	r3, #2
 80018e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ee:	4619      	mov	r1, r3
 80018f0:	4809      	ldr	r0, [pc, #36]	; (8001918 <HAL_TIM_Encoder_MspInit+0x150>)
 80018f2:	f002 ff37 	bl	8004764 <HAL_GPIO_Init>
}
 80018f6:	bf00      	nop
 80018f8:	3738      	adds	r7, #56	; 0x38
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40010000 	.word	0x40010000
 8001904:	40023800 	.word	0x40023800
 8001908:	40021000 	.word	0x40021000
 800190c:	40000400 	.word	0x40000400
 8001910:	40020400 	.word	0x40020400
 8001914:	40000800 	.word	0x40000800
 8001918:	40020c00 	.word	0x40020c00

0800191c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	; 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800193c:	d127      	bne.n	800198e <HAL_TIM_PWM_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800193e:	4b16      	ldr	r3, [pc, #88]	; (8001998 <HAL_TIM_PWM_MspInit+0x7c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	4a15      	ldr	r2, [pc, #84]	; (8001998 <HAL_TIM_PWM_MspInit+0x7c>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6413      	str	r3, [r2, #64]	; 0x40
 800194a:	4b13      	ldr	r3, [pc, #76]	; (8001998 <HAL_TIM_PWM_MspInit+0x7c>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001956:	4b10      	ldr	r3, [pc, #64]	; (8001998 <HAL_TIM_PWM_MspInit+0x7c>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a0f      	ldr	r2, [pc, #60]	; (8001998 <HAL_TIM_PWM_MspInit+0x7c>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b0d      	ldr	r3, [pc, #52]	; (8001998 <HAL_TIM_PWM_MspInit+0x7c>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = ENC1_A_Pin;
 800196e:	2301      	movs	r3, #1
 8001970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001972:	2302      	movs	r3, #2
 8001974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197a:	2300      	movs	r3, #0
 800197c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800197e:	2301      	movs	r3, #1
 8001980:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC1_A_GPIO_Port, &GPIO_InitStruct);
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	4619      	mov	r1, r3
 8001988:	4804      	ldr	r0, [pc, #16]	; (800199c <HAL_TIM_PWM_MspInit+0x80>)
 800198a:	f002 feeb 	bl	8004764 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800198e:	bf00      	nop
 8001990:	3728      	adds	r7, #40	; 0x28
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800
 800199c:	40020000 	.word	0x40020000

080019a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 030c 	add.w	r3, r7, #12
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019c0:	d11c      	bne.n	80019fc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c2:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <HAL_TIM_MspPostInit+0x64>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a0f      	ldr	r2, [pc, #60]	; (8001a04 <HAL_TIM_MspPostInit+0x64>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b0d      	ldr	r3, [pc, #52]	; (8001a04 <HAL_TIM_MspPostInit+0x64>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = ESC_Pin;
 80019da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019ec:	2301      	movs	r3, #1
 80019ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ESC_GPIO_Port, &GPIO_InitStruct);
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	4619      	mov	r1, r3
 80019f6:	4804      	ldr	r0, [pc, #16]	; (8001a08 <HAL_TIM_MspPostInit+0x68>)
 80019f8:	f002 feb4 	bl	8004764 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019fc:	bf00      	nop
 80019fe:	3720      	adds	r7, #32
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40020400 	.word	0x40020400

08001a0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08c      	sub	sp, #48	; 0x30
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a14:	f107 031c 	add.w	r3, r7, #28
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	605a      	str	r2, [r3, #4]
 8001a1e:	609a      	str	r2, [r3, #8]
 8001a20:	60da      	str	r2, [r3, #12]
 8001a22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a61      	ldr	r2, [pc, #388]	; (8001bb0 <HAL_UART_MspInit+0x1a4>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d15f      	bne.n	8001aee <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a2e:	4b61      	ldr	r3, [pc, #388]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a32:	4a60      	ldr	r2, [pc, #384]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001a34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a38:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3a:	4b5e      	ldr	r3, [pc, #376]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a42:	61bb      	str	r3, [r7, #24]
 8001a44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a46:	4b5b      	ldr	r3, [pc, #364]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a5a      	ldr	r2, [pc, #360]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001a4c:	f043 0308 	orr.w	r3, r3, #8
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b58      	ldr	r3, [pc, #352]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0308 	and.w	r3, r3, #8
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001a5e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a64:	2302      	movs	r3, #2
 8001a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a70:	2307      	movs	r3, #7
 8001a72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a74:	f107 031c 	add.w	r3, r7, #28
 8001a78:	4619      	mov	r1, r3
 8001a7a:	484f      	ldr	r0, [pc, #316]	; (8001bb8 <HAL_UART_MspInit+0x1ac>)
 8001a7c:	f002 fe72 	bl	8004764 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001a80:	4b4e      	ldr	r3, [pc, #312]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001a82:	4a4f      	ldr	r2, [pc, #316]	; (8001bc0 <HAL_UART_MspInit+0x1b4>)
 8001a84:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001a86:	4b4d      	ldr	r3, [pc, #308]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001a88:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a8c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a8e:	4b4b      	ldr	r3, [pc, #300]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001a90:	2240      	movs	r2, #64	; 0x40
 8001a92:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a94:	4b49      	ldr	r3, [pc, #292]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a9a:	4b48      	ldr	r3, [pc, #288]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001a9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001aa0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001aa2:	4b46      	ldr	r3, [pc, #280]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001aa8:	4b44      	ldr	r3, [pc, #272]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001aae:	4b43      	ldr	r3, [pc, #268]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ab4:	4b41      	ldr	r3, [pc, #260]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001aba:	4b40      	ldr	r3, [pc, #256]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001ac0:	483e      	ldr	r0, [pc, #248]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001ac2:	f001 f94f 	bl	8002d64 <HAL_DMA_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001acc:	f7ff fb54 	bl	8001178 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a3a      	ldr	r2, [pc, #232]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001ad4:	66da      	str	r2, [r3, #108]	; 0x6c
 8001ad6:	4a39      	ldr	r2, [pc, #228]	; (8001bbc <HAL_UART_MspInit+0x1b0>)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001adc:	2200      	movs	r2, #0
 8001ade:	2105      	movs	r1, #5
 8001ae0:	2027      	movs	r0, #39	; 0x27
 8001ae2:	f001 f915 	bl	8002d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ae6:	2027      	movs	r0, #39	; 0x27
 8001ae8:	f001 f92e 	bl	8002d48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001aec:	e05b      	b.n	8001ba6 <HAL_UART_MspInit+0x19a>
  else if(huart->Instance==USART6)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a34      	ldr	r2, [pc, #208]	; (8001bc4 <HAL_UART_MspInit+0x1b8>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d156      	bne.n	8001ba6 <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001af8:	4b2e      	ldr	r3, [pc, #184]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afc:	4a2d      	ldr	r2, [pc, #180]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001afe:	f043 0320 	orr.w	r3, r3, #32
 8001b02:	6453      	str	r3, [r2, #68]	; 0x44
 8001b04:	4b2b      	ldr	r3, [pc, #172]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b08:	f003 0320 	and.w	r3, r3, #32
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b10:	4b28      	ldr	r3, [pc, #160]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b14:	4a27      	ldr	r2, [pc, #156]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001b16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1c:	4b25      	ldr	r3, [pc, #148]	; (8001bb4 <HAL_UART_MspInit+0x1a8>)
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8001b28:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b36:	2303      	movs	r3, #3
 8001b38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001b3a:	2308      	movs	r3, #8
 8001b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b3e:	f107 031c 	add.w	r3, r7, #28
 8001b42:	4619      	mov	r1, r3
 8001b44:	4820      	ldr	r0, [pc, #128]	; (8001bc8 <HAL_UART_MspInit+0x1bc>)
 8001b46:	f002 fe0d 	bl	8004764 <HAL_GPIO_Init>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001b4a:	4b20      	ldr	r3, [pc, #128]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b4c:	4a20      	ldr	r2, [pc, #128]	; (8001bd0 <HAL_UART_MspInit+0x1c4>)
 8001b4e:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001b50:	4b1e      	ldr	r3, [pc, #120]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b52:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001b56:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b58:	4b1c      	ldr	r3, [pc, #112]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b5a:	2240      	movs	r2, #64	; 0x40
 8001b5c:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b5e:	4b1b      	ldr	r3, [pc, #108]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b64:	4b19      	ldr	r3, [pc, #100]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b6a:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b6c:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b72:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001b78:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b7e:	4b13      	ldr	r3, [pc, #76]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b84:	4b11      	ldr	r3, [pc, #68]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001b8a:	4810      	ldr	r0, [pc, #64]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b8c:	f001 f8ea 	bl	8002d64 <HAL_DMA_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <HAL_UART_MspInit+0x18e>
      Error_Handler();
 8001b96:	f7ff faef 	bl	8001178 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a0b      	ldr	r2, [pc, #44]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001b9e:	66da      	str	r2, [r3, #108]	; 0x6c
 8001ba0:	4a0a      	ldr	r2, [pc, #40]	; (8001bcc <HAL_UART_MspInit+0x1c0>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001ba6:	bf00      	nop
 8001ba8:	3730      	adds	r7, #48	; 0x30
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40004800 	.word	0x40004800
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40020c00 	.word	0x40020c00
 8001bbc:	20004f20 	.word	0x20004f20
 8001bc0:	40026058 	.word	0x40026058
 8001bc4:	40011400 	.word	0x40011400
 8001bc8:	40021800 	.word	0x40021800
 8001bcc:	20004fcc 	.word	0x20004fcc
 8001bd0:	400264a0 	.word	0x400264a0

08001bd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08c      	sub	sp, #48	; 0x30
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM13 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority ,0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	202c      	movs	r0, #44	; 0x2c
 8001bea:	f001 f891 	bl	8002d10 <HAL_NVIC_SetPriority>

  /* Enable the TIM13 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001bee:	202c      	movs	r0, #44	; 0x2c
 8001bf0:	f001 f8aa 	bl	8002d48 <HAL_NVIC_EnableIRQ>

  /* Enable TIM13 clock */
  __HAL_RCC_TIM13_CLK_ENABLE();
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	; (8001c74 <HAL_InitTick+0xa0>)
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf8:	4a1e      	ldr	r2, [pc, #120]	; (8001c74 <HAL_InitTick+0xa0>)
 8001bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bfe:	6413      	str	r3, [r2, #64]	; 0x40
 8001c00:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <HAL_InitTick+0xa0>)
 8001c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c0c:	f107 0210 	add.w	r2, r7, #16
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	4611      	mov	r1, r2
 8001c16:	4618      	mov	r0, r3
 8001c18:	f003 fda2 	bl	8005760 <HAL_RCC_GetClockConfig>

  /* Compute TIM13 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001c1c:	f003 fd78 	bl	8005710 <HAL_RCC_GetPCLK1Freq>
 8001c20:	4603      	mov	r3, r0
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM13 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c28:	4a13      	ldr	r2, [pc, #76]	; (8001c78 <HAL_InitTick+0xa4>)
 8001c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2e:	0c9b      	lsrs	r3, r3, #18
 8001c30:	3b01      	subs	r3, #1
 8001c32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM13 */
  htim13.Instance = TIM13;
 8001c34:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <HAL_InitTick+0xa8>)
 8001c36:	4a12      	ldr	r2, [pc, #72]	; (8001c80 <HAL_InitTick+0xac>)
 8001c38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM13CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim13.Init.Period = (1000000U / 1000U) - 1U;
 8001c3a:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <HAL_InitTick+0xa8>)
 8001c3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c40:	60da      	str	r2, [r3, #12]
  htim13.Init.Prescaler = uwPrescalerValue;
 8001c42:	4a0e      	ldr	r2, [pc, #56]	; (8001c7c <HAL_InitTick+0xa8>)
 8001c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c46:	6053      	str	r3, [r2, #4]
  htim13.Init.ClockDivision = 0;
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <HAL_InitTick+0xa8>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	611a      	str	r2, [r3, #16]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4e:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <HAL_InitTick+0xa8>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim13) == HAL_OK)
 8001c54:	4809      	ldr	r0, [pc, #36]	; (8001c7c <HAL_InitTick+0xa8>)
 8001c56:	f004 f9dd 	bl	8006014 <HAL_TIM_Base_Init>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d104      	bne.n	8001c6a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim13);
 8001c60:	4806      	ldr	r0, [pc, #24]	; (8001c7c <HAL_InitTick+0xa8>)
 8001c62:	f004 fa39 	bl	80060d8 <HAL_TIM_Base_Start_IT>
 8001c66:	4603      	mov	r3, r0
 8001c68:	e000      	b.n	8001c6c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3730      	adds	r7, #48	; 0x30
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40023800 	.word	0x40023800
 8001c78:	431bde83 	.word	0x431bde83
 8001c7c:	20006ed8 	.word	0x20006ed8
 8001c80:	40001c00 	.word	0x40001c00

08001c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <NMI_Handler+0x4>

08001c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c8e:	e7fe      	b.n	8001c8e <HardFault_Handler+0x4>

08001c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c94:	e7fe      	b.n	8001c94 <MemManage_Handler+0x4>

08001c96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c9a:	e7fe      	b.n	8001c9a <BusFault_Handler+0x4>

08001c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ca0:	e7fe      	b.n	8001ca0 <UsageFault_Handler+0x4>

08001ca2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001cb4:	4802      	ldr	r0, [pc, #8]	; (8001cc0 <DMA1_Stream3_IRQHandler+0x10>)
 8001cb6:	f001 f995 	bl	8002fe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20004f20 	.word	0x20004f20

08001cc4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cc8:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <CAN1_TX_IRQHandler+0x10>)
 8001cca:	f000 fd30 	bl	800272e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20005e44 	.word	0x20005e44

08001cd8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <CAN1_RX0_IRQHandler+0x10>)
 8001cde:	f000 fd26 	bl	800272e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20005e44 	.word	0x20005e44

08001cec <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cf0:	4802      	ldr	r0, [pc, #8]	; (8001cfc <CAN1_RX1_IRQHandler+0x10>)
 8001cf2:	f000 fd1c 	bl	800272e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20005e44 	.word	0x20005e44

08001d00 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d04:	4802      	ldr	r0, [pc, #8]	; (8001d10 <USART3_IRQHandler+0x10>)
 8001d06:	f005 fa45 	bl	8007194 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20004e4c 	.word	0x20004e4c

08001d14 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8001d18:	4802      	ldr	r0, [pc, #8]	; (8001d24 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001d1a:	f004 fb53 	bl	80063c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20006ed8 	.word	0x20006ed8

08001d28 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d2c:	4802      	ldr	r0, [pc, #8]	; (8001d38 <DMA2_Stream0_IRQHandler+0x10>)
 8001d2e:	f001 f959 	bl	8002fe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20005074 	.word	0x20005074

08001d3c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001d40:	4802      	ldr	r0, [pc, #8]	; (8001d4c <ETH_IRQHandler+0x10>)
 8001d42:	f001 ff6d 	bl	8003c20 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	2000884c 	.word	0x2000884c

08001d50 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001d54:	4802      	ldr	r0, [pc, #8]	; (8001d60 <DMA2_Stream6_IRQHandler+0x10>)
 8001d56:	f001 f945 	bl	8002fe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20004fcc 	.word	0x20004fcc

08001d64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
	return 1;
 8001d68:	2301      	movs	r3, #1
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <_kill>:

int _kill(int pid, int sig)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d7e:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <_kill+0x20>)
 8001d80:	2216      	movs	r2, #22
 8001d82:	601a      	str	r2, [r3, #0]
	return -1;
 8001d84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	2000d7d8 	.word	0x2000d7d8

08001d98 <_exit>:

void _exit (int status)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001da0:	f04f 31ff 	mov.w	r1, #4294967295
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff ffe5 	bl	8001d74 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001daa:	e7fe      	b.n	8001daa <_exit+0x12>

08001dac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	e00a      	b.n	8001dd4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001dbe:	f3af 8000 	nop.w
 8001dc2:	4601      	mov	r1, r0
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	1c5a      	adds	r2, r3, #1
 8001dc8:	60ba      	str	r2, [r7, #8]
 8001dca:	b2ca      	uxtb	r2, r1
 8001dcc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	697a      	ldr	r2, [r7, #20]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	dbf0      	blt.n	8001dbe <_read+0x12>
	}

return len;
 8001ddc:	687b      	ldr	r3, [r7, #4]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3718      	adds	r7, #24
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b086      	sub	sp, #24
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
 8001df6:	e009      	b.n	8001e0c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	60ba      	str	r2, [r7, #8]
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fc5f 	bl	80006c4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	dbf1      	blt.n	8001df8 <_write+0x12>
	}
	return len;
 8001e14:	687b      	ldr	r3, [r7, #4]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <_close>:

int _close(int file)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
	return -1;
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e46:	605a      	str	r2, [r3, #4]
	return 0;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <_isatty>:

int _isatty(int file)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
	return 1;
 8001e5e:	2301      	movs	r3, #1
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
	return 0;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e90:	4a14      	ldr	r2, [pc, #80]	; (8001ee4 <_sbrk+0x5c>)
 8001e92:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <_sbrk+0x60>)
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e9c:	4b13      	ldr	r3, [pc, #76]	; (8001eec <_sbrk+0x64>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d102      	bne.n	8001eaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ea4:	4b11      	ldr	r3, [pc, #68]	; (8001eec <_sbrk+0x64>)
 8001ea6:	4a12      	ldr	r2, [pc, #72]	; (8001ef0 <_sbrk+0x68>)
 8001ea8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eaa:	4b10      	ldr	r3, [pc, #64]	; (8001eec <_sbrk+0x64>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d205      	bcs.n	8001ec4 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001eb8:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <_sbrk+0x6c>)
 8001eba:	220c      	movs	r2, #12
 8001ebc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec2:	e009      	b.n	8001ed8 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <_sbrk+0x64>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eca:	4b08      	ldr	r3, [pc, #32]	; (8001eec <_sbrk+0x64>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	4a06      	ldr	r2, [pc, #24]	; (8001eec <_sbrk+0x64>)
 8001ed4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	371c      	adds	r7, #28
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	20080000 	.word	0x20080000
 8001ee8:	00000400 	.word	0x00000400
 8001eec:	20000908 	.word	0x20000908
 8001ef0:	2000d7f0 	.word	0x2000d7f0
 8001ef4:	2000d7d8 	.word	0x2000d7d8

08001ef8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001efc:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <SystemInit+0x20>)
 8001efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f02:	4a05      	ldr	r2, [pc, #20]	; (8001f18 <SystemInit+0x20>)
 8001f04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f0c:	bf00      	nop
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f20:	480d      	ldr	r0, [pc, #52]	; (8001f58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f22:	490e      	ldr	r1, [pc, #56]	; (8001f5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f24:	4a0e      	ldr	r2, [pc, #56]	; (8001f60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f28:	e002      	b.n	8001f30 <LoopCopyDataInit>

08001f2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f2e:	3304      	adds	r3, #4

08001f30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f34:	d3f9      	bcc.n	8001f2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f36:	4a0b      	ldr	r2, [pc, #44]	; (8001f64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f38:	4c0b      	ldr	r4, [pc, #44]	; (8001f68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f3c:	e001      	b.n	8001f42 <LoopFillZerobss>

08001f3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f40:	3204      	adds	r2, #4

08001f42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f44:	d3fb      	bcc.n	8001f3e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f46:	f7ff ffd7 	bl	8001ef8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f4a:	f019 fa2d 	bl	801b3a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f4e:	f7fe fbcd 	bl	80006ec <main>
  bx  lr    
 8001f52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f54:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f5c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001f60:	08022198 	.word	0x08022198
  ldr r2, =_sbss
 8001f64:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001f68:	2000d7ec 	.word	0x2000d7ec

08001f6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f6c:	e7fe      	b.n	8001f6c <ADC_IRQHandler>

08001f6e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f72:	2003      	movs	r0, #3
 8001f74:	f000 fec1 	bl	8002cfa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f78:	200f      	movs	r0, #15
 8001f7a:	f7ff fe2b 	bl	8001bd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f7e:	f7ff facd 	bl	800151c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_IncTick+0x20>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_IncTick+0x24>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4413      	add	r3, r2
 8001f98:	4a04      	ldr	r2, [pc, #16]	; (8001fac <HAL_IncTick+0x24>)
 8001f9a:	6013      	str	r3, [r2, #0]
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	20000008 	.word	0x20000008
 8001fac:	20006f24 	.word	0x20006f24

08001fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb4:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <HAL_GetTick+0x14>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	20006f24 	.word	0x20006f24

08001fc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fd0:	f7ff ffee 	bl	8001fb0 <HAL_GetTick>
 8001fd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe0:	d005      	beq.n	8001fee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fe2:	4b0a      	ldr	r3, [pc, #40]	; (800200c <HAL_Delay+0x44>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4413      	add	r3, r2
 8001fec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fee:	bf00      	nop
 8001ff0:	f7ff ffde 	bl	8001fb0 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d8f7      	bhi.n	8001ff0 <HAL_Delay+0x28>
  {
  }
}
 8002000:	bf00      	nop
 8002002:	bf00      	nop
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000008 	.word	0x20000008

08002010 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002018:	2300      	movs	r3, #0
 800201a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e031      	b.n	800208a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	2b00      	cmp	r3, #0
 800202c:	d109      	bne.n	8002042 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff fa9c 	bl	800156c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	f003 0310 	and.w	r3, r3, #16
 800204a:	2b00      	cmp	r3, #0
 800204c:	d116      	bne.n	800207c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002052:	4b10      	ldr	r3, [pc, #64]	; (8002094 <HAL_ADC_Init+0x84>)
 8002054:	4013      	ands	r3, r2
 8002056:	f043 0202 	orr.w	r2, r3, #2
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f970 	bl	8002344 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	f023 0303 	bic.w	r3, r3, #3
 8002072:	f043 0201 	orr.w	r2, r3, #1
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	641a      	str	r2, [r3, #64]	; 0x40
 800207a:	e001      	b.n	8002080 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002088:	7bfb      	ldrb	r3, [r7, #15]
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	ffffeefd 	.word	0xffffeefd

08002098 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d101      	bne.n	80020b4 <HAL_ADC_ConfigChannel+0x1c>
 80020b0:	2302      	movs	r3, #2
 80020b2:	e136      	b.n	8002322 <HAL_ADC_ConfigChannel+0x28a>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b09      	cmp	r3, #9
 80020c2:	d93a      	bls.n	800213a <HAL_ADC_ConfigChannel+0xa2>
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80020cc:	d035      	beq.n	800213a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68d9      	ldr	r1, [r3, #12]
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	b29b      	uxth	r3, r3
 80020da:	461a      	mov	r2, r3
 80020dc:	4613      	mov	r3, r2
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	4413      	add	r3, r2
 80020e2:	3b1e      	subs	r3, #30
 80020e4:	2207      	movs	r2, #7
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43da      	mvns	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	400a      	ands	r2, r1
 80020f2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a8d      	ldr	r2, [pc, #564]	; (8002330 <HAL_ADC_ConfigChannel+0x298>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d10a      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	68d9      	ldr	r1, [r3, #12]
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	061a      	lsls	r2, r3, #24
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	430a      	orrs	r2, r1
 8002110:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002112:	e035      	b.n	8002180 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68d9      	ldr	r1, [r3, #12]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	b29b      	uxth	r3, r3
 8002124:	4618      	mov	r0, r3
 8002126:	4603      	mov	r3, r0
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	4403      	add	r3, r0
 800212c:	3b1e      	subs	r3, #30
 800212e:	409a      	lsls	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	430a      	orrs	r2, r1
 8002136:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002138:	e022      	b.n	8002180 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6919      	ldr	r1, [r3, #16]
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	b29b      	uxth	r3, r3
 8002146:	461a      	mov	r2, r3
 8002148:	4613      	mov	r3, r2
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	4413      	add	r3, r2
 800214e:	2207      	movs	r2, #7
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43da      	mvns	r2, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	400a      	ands	r2, r1
 800215c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6919      	ldr	r1, [r3, #16]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	b29b      	uxth	r3, r3
 800216e:	4618      	mov	r0, r3
 8002170:	4603      	mov	r3, r0
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	4403      	add	r3, r0
 8002176:	409a      	lsls	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b06      	cmp	r3, #6
 8002186:	d824      	bhi.n	80021d2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685a      	ldr	r2, [r3, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	3b05      	subs	r3, #5
 800219a:	221f      	movs	r2, #31
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43da      	mvns	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	400a      	ands	r2, r1
 80021a8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	4618      	mov	r0, r3
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	3b05      	subs	r3, #5
 80021c4:	fa00 f203 	lsl.w	r2, r0, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	635a      	str	r2, [r3, #52]	; 0x34
 80021d0:	e04c      	b.n	800226c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2b0c      	cmp	r3, #12
 80021d8:	d824      	bhi.n	8002224 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	3b23      	subs	r3, #35	; 0x23
 80021ec:	221f      	movs	r2, #31
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43da      	mvns	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	400a      	ands	r2, r1
 80021fa:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	b29b      	uxth	r3, r3
 8002208:	4618      	mov	r0, r3
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	3b23      	subs	r3, #35	; 0x23
 8002216:	fa00 f203 	lsl.w	r2, r0, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	430a      	orrs	r2, r1
 8002220:	631a      	str	r2, [r3, #48]	; 0x30
 8002222:	e023      	b.n	800226c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685a      	ldr	r2, [r3, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	3b41      	subs	r3, #65	; 0x41
 8002236:	221f      	movs	r2, #31
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43da      	mvns	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	400a      	ands	r2, r1
 8002244:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	b29b      	uxth	r3, r3
 8002252:	4618      	mov	r0, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	3b41      	subs	r3, #65	; 0x41
 8002260:	fa00 f203 	lsl.w	r2, r0, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	430a      	orrs	r2, r1
 800226a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a30      	ldr	r2, [pc, #192]	; (8002334 <HAL_ADC_ConfigChannel+0x29c>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d10a      	bne.n	800228c <HAL_ADC_ConfigChannel+0x1f4>
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800227e:	d105      	bne.n	800228c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002280:	4b2d      	ldr	r3, [pc, #180]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4a2c      	ldr	r2, [pc, #176]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 8002286:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800228a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a28      	ldr	r2, [pc, #160]	; (8002334 <HAL_ADC_ConfigChannel+0x29c>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d10f      	bne.n	80022b6 <HAL_ADC_ConfigChannel+0x21e>
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2b12      	cmp	r3, #18
 800229c:	d10b      	bne.n	80022b6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800229e:	4b26      	ldr	r3, [pc, #152]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	4a25      	ldr	r2, [pc, #148]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 80022a4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80022a8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80022aa:	4b23      	ldr	r3, [pc, #140]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	4a22      	ldr	r2, [pc, #136]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 80022b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022b4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a1e      	ldr	r2, [pc, #120]	; (8002334 <HAL_ADC_ConfigChannel+0x29c>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d12b      	bne.n	8002318 <HAL_ADC_ConfigChannel+0x280>
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a1a      	ldr	r2, [pc, #104]	; (8002330 <HAL_ADC_ConfigChannel+0x298>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d003      	beq.n	80022d2 <HAL_ADC_ConfigChannel+0x23a>
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2b11      	cmp	r3, #17
 80022d0:	d122      	bne.n	8002318 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80022d2:	4b19      	ldr	r3, [pc, #100]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	4a18      	ldr	r2, [pc, #96]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 80022d8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80022dc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80022de:	4b16      	ldr	r3, [pc, #88]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	4a15      	ldr	r2, [pc, #84]	; (8002338 <HAL_ADC_ConfigChannel+0x2a0>)
 80022e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80022e8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a10      	ldr	r2, [pc, #64]	; (8002330 <HAL_ADC_ConfigChannel+0x298>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d111      	bne.n	8002318 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80022f4:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_ADC_ConfigChannel+0x2a4>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a11      	ldr	r2, [pc, #68]	; (8002340 <HAL_ADC_ConfigChannel+0x2a8>)
 80022fa:	fba2 2303 	umull	r2, r3, r2, r3
 80022fe:	0c9a      	lsrs	r2, r3, #18
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800230a:	e002      	b.n	8002312 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	3b01      	subs	r3, #1
 8002310:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1f9      	bne.n	800230c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	10000012 	.word	0x10000012
 8002334:	40012000 	.word	0x40012000
 8002338:	40012300 	.word	0x40012300
 800233c:	20000000 	.word	0x20000000
 8002340:	431bde83 	.word	0x431bde83

08002344 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800234c:	4b78      	ldr	r3, [pc, #480]	; (8002530 <ADC_Init+0x1ec>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	4a77      	ldr	r2, [pc, #476]	; (8002530 <ADC_Init+0x1ec>)
 8002352:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002356:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002358:	4b75      	ldr	r3, [pc, #468]	; (8002530 <ADC_Init+0x1ec>)
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	4973      	ldr	r1, [pc, #460]	; (8002530 <ADC_Init+0x1ec>)
 8002362:	4313      	orrs	r3, r2
 8002364:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002374:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6859      	ldr	r1, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	021a      	lsls	r2, r3, #8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	430a      	orrs	r2, r1
 8002388:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6859      	ldr	r1, [r3, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	430a      	orrs	r2, r1
 80023aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6899      	ldr	r1, [r3, #8]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d2:	4a58      	ldr	r2, [pc, #352]	; (8002534 <ADC_Init+0x1f0>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d022      	beq.n	800241e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6899      	ldr	r1, [r3, #8]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002408:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6899      	ldr	r1, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	e00f      	b.n	800243e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800242c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800243c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 0202 	bic.w	r2, r2, #2
 800244c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6899      	ldr	r1, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	005a      	lsls	r2, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	430a      	orrs	r2, r1
 8002460:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d01b      	beq.n	80024a4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800247a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800248a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6859      	ldr	r1, [r3, #4]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002496:	3b01      	subs	r3, #1
 8002498:	035a      	lsls	r2, r3, #13
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	e007      	b.n	80024b4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80024c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	3b01      	subs	r3, #1
 80024d0:	051a      	lsls	r2, r3, #20
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6899      	ldr	r1, [r3, #8]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80024f6:	025a      	lsls	r2, r3, #9
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800250e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6899      	ldr	r1, [r3, #8]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	029a      	lsls	r2, r3, #10
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	430a      	orrs	r2, r1
 8002522:	609a      	str	r2, [r3, #8]
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	40012300 	.word	0x40012300
 8002534:	0f000001 	.word	0x0f000001

08002538 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e0ed      	b.n	8002726 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d102      	bne.n	800255c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7ff f896 	bl	8001688 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 0201 	orr.w	r2, r2, #1
 800256a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800256c:	f7ff fd20 	bl	8001fb0 <HAL_GetTick>
 8002570:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002572:	e012      	b.n	800259a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002574:	f7ff fd1c 	bl	8001fb0 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b0a      	cmp	r3, #10
 8002580:	d90b      	bls.n	800259a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002586:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2205      	movs	r2, #5
 8002592:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e0c5      	b.n	8002726 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0e5      	beq.n	8002574 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 0202 	bic.w	r2, r2, #2
 80025b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025b8:	f7ff fcfa 	bl	8001fb0 <HAL_GetTick>
 80025bc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025be:	e012      	b.n	80025e6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025c0:	f7ff fcf6 	bl	8001fb0 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b0a      	cmp	r3, #10
 80025cc:	d90b      	bls.n	80025e6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2205      	movs	r2, #5
 80025de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e09f      	b.n	8002726 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1e5      	bne.n	80025c0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	7e1b      	ldrb	r3, [r3, #24]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d108      	bne.n	800260e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	e007      	b.n	800261e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800261c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	7e5b      	ldrb	r3, [r3, #25]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d108      	bne.n	8002638 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	e007      	b.n	8002648 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002646:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	7e9b      	ldrb	r3, [r3, #26]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d108      	bne.n	8002662 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f042 0220 	orr.w	r2, r2, #32
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	e007      	b.n	8002672 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 0220 	bic.w	r2, r2, #32
 8002670:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	7edb      	ldrb	r3, [r3, #27]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d108      	bne.n	800268c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 0210 	bic.w	r2, r2, #16
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e007      	b.n	800269c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f042 0210 	orr.w	r2, r2, #16
 800269a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	7f1b      	ldrb	r3, [r3, #28]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d108      	bne.n	80026b6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0208 	orr.w	r2, r2, #8
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	e007      	b.n	80026c6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 0208 	bic.w	r2, r2, #8
 80026c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	7f5b      	ldrb	r3, [r3, #29]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d108      	bne.n	80026e0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f042 0204 	orr.w	r2, r2, #4
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	e007      	b.n	80026f0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0204 	bic.w	r2, r2, #4
 80026ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	431a      	orrs	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	695b      	ldr	r3, [r3, #20]
 8002704:	ea42 0103 	orr.w	r1, r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	1e5a      	subs	r2, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b08a      	sub	sp, #40	; 0x28
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002736:	2300      	movs	r3, #0
 8002738:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	695b      	ldr	r3, [r3, #20]
 8002740:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800276a:	6a3b      	ldr	r3, [r7, #32]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	d07c      	beq.n	800286e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	2b00      	cmp	r3, #0
 800277c:	d023      	beq.n	80027c6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2201      	movs	r2, #1
 8002784:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 f983 	bl	8002a9c <HAL_CAN_TxMailbox0CompleteCallback>
 8002796:	e016      	b.n	80027c6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	f003 0304 	and.w	r3, r3, #4
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d004      	beq.n	80027ac <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80027a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027a8:	627b      	str	r3, [r7, #36]	; 0x24
 80027aa:	e00c      	b.n	80027c6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	f003 0308 	and.w	r3, r3, #8
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d004      	beq.n	80027c0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027bc:	627b      	str	r3, [r7, #36]	; 0x24
 80027be:	e002      	b.n	80027c6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f000 f989 	bl	8002ad8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d024      	beq.n	800281a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f963 	bl	8002ab0 <HAL_CAN_TxMailbox1CompleteCallback>
 80027ea:	e016      	b.n	800281a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d004      	beq.n	8002800 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24
 80027fe:	e00c      	b.n	800281a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002806:	2b00      	cmp	r3, #0
 8002808:	d004      	beq.n	8002814 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800280a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002810:	627b      	str	r3, [r7, #36]	; 0x24
 8002812:	e002      	b.n	800281a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 f969 	bl	8002aec <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d024      	beq.n	800286e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800282c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d003      	beq.n	8002840 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f000 f943 	bl	8002ac4 <HAL_CAN_TxMailbox2CompleteCallback>
 800283e:	e016      	b.n	800286e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d004      	beq.n	8002854 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800284a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002850:	627b      	str	r3, [r7, #36]	; 0x24
 8002852:	e00c      	b.n	800286e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d004      	beq.n	8002868 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002864:	627b      	str	r3, [r7, #36]	; 0x24
 8002866:	e002      	b.n	800286e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f000 f949 	bl	8002b00 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800286e:	6a3b      	ldr	r3, [r7, #32]
 8002870:	f003 0308 	and.w	r3, r3, #8
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00c      	beq.n	8002892 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	2b00      	cmp	r3, #0
 8002880:	d007      	beq.n	8002892 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002884:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002888:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2210      	movs	r2, #16
 8002890:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002892:	6a3b      	ldr	r3, [r7, #32]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00b      	beq.n	80028b4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d006      	beq.n	80028b4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2208      	movs	r2, #8
 80028ac:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 f93a 	bl	8002b28 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80028b4:	6a3b      	ldr	r3, [r7, #32]
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d009      	beq.n	80028d2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d002      	beq.n	80028d2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 f921 	bl	8002b14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80028d2:	6a3b      	ldr	r3, [r7, #32]
 80028d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00c      	beq.n	80028f6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d007      	beq.n	80028f6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2210      	movs	r2, #16
 80028f4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00b      	beq.n	8002918 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	f003 0308 	and.w	r3, r3, #8
 8002906:	2b00      	cmp	r3, #0
 8002908:	d006      	beq.n	8002918 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2208      	movs	r2, #8
 8002910:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f91c 	bl	8002b50 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002918:	6a3b      	ldr	r3, [r7, #32]
 800291a:	f003 0310 	and.w	r3, r3, #16
 800291e:	2b00      	cmp	r3, #0
 8002920:	d009      	beq.n	8002936 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	f003 0303 	and.w	r3, r3, #3
 800292c:	2b00      	cmp	r3, #0
 800292e:	d002      	beq.n	8002936 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f903 	bl	8002b3c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002936:	6a3b      	ldr	r3, [r7, #32]
 8002938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00b      	beq.n	8002958 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	f003 0310 	and.w	r3, r3, #16
 8002946:	2b00      	cmp	r3, #0
 8002948:	d006      	beq.n	8002958 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2210      	movs	r2, #16
 8002950:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f906 	bl	8002b64 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002958:	6a3b      	ldr	r3, [r7, #32]
 800295a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00b      	beq.n	800297a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b00      	cmp	r3, #0
 800296a:	d006      	beq.n	800297a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2208      	movs	r2, #8
 8002972:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f8ff 	bl	8002b78 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800297a:	6a3b      	ldr	r3, [r7, #32]
 800297c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d07b      	beq.n	8002a7c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f003 0304 	and.w	r3, r3, #4
 800298a:	2b00      	cmp	r3, #0
 800298c:	d072      	beq.n	8002a74 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800298e:	6a3b      	ldr	r3, [r7, #32]
 8002990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002994:	2b00      	cmp	r3, #0
 8002996:	d008      	beq.n	80029aa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80029a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80029aa:	6a3b      	ldr	r3, [r7, #32]
 80029ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d008      	beq.n	80029c6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80029be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c0:	f043 0302 	orr.w	r3, r3, #2
 80029c4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80029c6:	6a3b      	ldr	r3, [r7, #32]
 80029c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d008      	beq.n	80029e2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80029da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029dc:	f043 0304 	orr.w	r3, r3, #4
 80029e0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d043      	beq.n	8002a74 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d03e      	beq.n	8002a74 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80029fc:	2b60      	cmp	r3, #96	; 0x60
 80029fe:	d02b      	beq.n	8002a58 <HAL_CAN_IRQHandler+0x32a>
 8002a00:	2b60      	cmp	r3, #96	; 0x60
 8002a02:	d82e      	bhi.n	8002a62 <HAL_CAN_IRQHandler+0x334>
 8002a04:	2b50      	cmp	r3, #80	; 0x50
 8002a06:	d022      	beq.n	8002a4e <HAL_CAN_IRQHandler+0x320>
 8002a08:	2b50      	cmp	r3, #80	; 0x50
 8002a0a:	d82a      	bhi.n	8002a62 <HAL_CAN_IRQHandler+0x334>
 8002a0c:	2b40      	cmp	r3, #64	; 0x40
 8002a0e:	d019      	beq.n	8002a44 <HAL_CAN_IRQHandler+0x316>
 8002a10:	2b40      	cmp	r3, #64	; 0x40
 8002a12:	d826      	bhi.n	8002a62 <HAL_CAN_IRQHandler+0x334>
 8002a14:	2b30      	cmp	r3, #48	; 0x30
 8002a16:	d010      	beq.n	8002a3a <HAL_CAN_IRQHandler+0x30c>
 8002a18:	2b30      	cmp	r3, #48	; 0x30
 8002a1a:	d822      	bhi.n	8002a62 <HAL_CAN_IRQHandler+0x334>
 8002a1c:	2b10      	cmp	r3, #16
 8002a1e:	d002      	beq.n	8002a26 <HAL_CAN_IRQHandler+0x2f8>
 8002a20:	2b20      	cmp	r3, #32
 8002a22:	d005      	beq.n	8002a30 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002a24:	e01d      	b.n	8002a62 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a28:	f043 0308 	orr.w	r3, r3, #8
 8002a2c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a2e:	e019      	b.n	8002a64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a32:	f043 0310 	orr.w	r3, r3, #16
 8002a36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a38:	e014      	b.n	8002a64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3c:	f043 0320 	orr.w	r3, r3, #32
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a42:	e00f      	b.n	8002a64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a4c:	e00a      	b.n	8002a64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a56:	e005      	b.n	8002a64 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a60:	e000      	b.n	8002a64 <HAL_CAN_IRQHandler+0x336>
            break;
 8002a62:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	699a      	ldr	r2, [r3, #24]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002a72:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2204      	movs	r2, #4
 8002a7a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d008      	beq.n	8002a94 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f87c 	bl	8002b8c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002a94:	bf00      	nop
 8002a96:	3728      	adds	r7, #40	; 0x28
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bb0:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <__NVIC_SetPriorityGrouping+0x40>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bb6:	68ba      	ldr	r2, [r7, #8]
 8002bb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002bc8:	4b06      	ldr	r3, [pc, #24]	; (8002be4 <__NVIC_SetPriorityGrouping+0x44>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bce:	4a04      	ldr	r2, [pc, #16]	; (8002be0 <__NVIC_SetPriorityGrouping+0x40>)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	60d3      	str	r3, [r2, #12]
}
 8002bd4:	bf00      	nop
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr
 8002be0:	e000ed00 	.word	0xe000ed00
 8002be4:	05fa0000 	.word	0x05fa0000

08002be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bec:	4b04      	ldr	r3, [pc, #16]	; (8002c00 <__NVIC_GetPriorityGrouping+0x18>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	0a1b      	lsrs	r3, r3, #8
 8002bf2:	f003 0307 	and.w	r3, r3, #7
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr
 8002c00:	e000ed00 	.word	0xe000ed00

08002c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	db0b      	blt.n	8002c2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	f003 021f 	and.w	r2, r3, #31
 8002c1c:	4907      	ldr	r1, [pc, #28]	; (8002c3c <__NVIC_EnableIRQ+0x38>)
 8002c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c22:	095b      	lsrs	r3, r3, #5
 8002c24:	2001      	movs	r0, #1
 8002c26:	fa00 f202 	lsl.w	r2, r0, r2
 8002c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	e000e100 	.word	0xe000e100

08002c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	6039      	str	r1, [r7, #0]
 8002c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	db0a      	blt.n	8002c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	490c      	ldr	r1, [pc, #48]	; (8002c8c <__NVIC_SetPriority+0x4c>)
 8002c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5e:	0112      	lsls	r2, r2, #4
 8002c60:	b2d2      	uxtb	r2, r2
 8002c62:	440b      	add	r3, r1
 8002c64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c68:	e00a      	b.n	8002c80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	4908      	ldr	r1, [pc, #32]	; (8002c90 <__NVIC_SetPriority+0x50>)
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	3b04      	subs	r3, #4
 8002c78:	0112      	lsls	r2, r2, #4
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	761a      	strb	r2, [r3, #24]
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	e000e100 	.word	0xe000e100
 8002c90:	e000ed00 	.word	0xe000ed00

08002c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b089      	sub	sp, #36	; 0x24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	f1c3 0307 	rsb	r3, r3, #7
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	bf28      	it	cs
 8002cb2:	2304      	movcs	r3, #4
 8002cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	2b06      	cmp	r3, #6
 8002cbc:	d902      	bls.n	8002cc4 <NVIC_EncodePriority+0x30>
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	3b03      	subs	r3, #3
 8002cc2:	e000      	b.n	8002cc6 <NVIC_EncodePriority+0x32>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	43da      	mvns	r2, r3
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	401a      	ands	r2, r3
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce6:	43d9      	mvns	r1, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cec:	4313      	orrs	r3, r2
         );
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3724      	adds	r7, #36	; 0x24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b082      	sub	sp, #8
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff ff4c 	bl	8002ba0 <__NVIC_SetPriorityGrouping>
}
 8002d08:	bf00      	nop
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
 8002d1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d22:	f7ff ff61 	bl	8002be8 <__NVIC_GetPriorityGrouping>
 8002d26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	68b9      	ldr	r1, [r7, #8]
 8002d2c:	6978      	ldr	r0, [r7, #20]
 8002d2e:	f7ff ffb1 	bl	8002c94 <NVIC_EncodePriority>
 8002d32:	4602      	mov	r2, r0
 8002d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d38:	4611      	mov	r1, r2
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff ff80 	bl	8002c40 <__NVIC_SetPriority>
}
 8002d40:	bf00      	nop
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7ff ff54 	bl	8002c04 <__NVIC_EnableIRQ>
}
 8002d5c:	bf00      	nop
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d70:	f7ff f91e 	bl	8001fb0 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e099      	b.n	8002eb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2202      	movs	r2, #2
 8002d84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0201 	bic.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002da0:	e00f      	b.n	8002dc2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002da2:	f7ff f905 	bl	8001fb0 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b05      	cmp	r3, #5
 8002dae:	d908      	bls.n	8002dc2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2220      	movs	r2, #32
 8002db4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2203      	movs	r2, #3
 8002dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e078      	b.n	8002eb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1e8      	bne.n	8002da2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	4b38      	ldr	r3, [pc, #224]	; (8002ebc <HAL_DMA_Init+0x158>)
 8002ddc:	4013      	ands	r3, r2
 8002dde:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e18:	2b04      	cmp	r3, #4
 8002e1a:	d107      	bne.n	8002e2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e24:	4313      	orrs	r3, r2
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	f023 0307 	bic.w	r3, r3, #7
 8002e42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d117      	bne.n	8002e86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00e      	beq.n	8002e86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f000 fa7b 	bl	8003364 <DMA_CheckFifoParam>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d008      	beq.n	8002e86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2240      	movs	r2, #64	; 0x40
 8002e78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e82:	2301      	movs	r3, #1
 8002e84:	e016      	b.n	8002eb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fa32 	bl	80032f8 <DMA_CalcBaseAndBitshift>
 8002e94:	4603      	mov	r3, r0
 8002e96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e9c:	223f      	movs	r2, #63	; 0x3f
 8002e9e:	409a      	lsls	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	e010803f 	.word	0xe010803f

08002ec0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ecc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ece:	f7ff f86f 	bl	8001fb0 <HAL_GetTick>
 8002ed2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d008      	beq.n	8002ef2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2280      	movs	r2, #128	; 0x80
 8002ee4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e052      	b.n	8002f98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0216 	bic.w	r2, r2, #22
 8002f00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	695a      	ldr	r2, [r3, #20]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d103      	bne.n	8002f22 <HAL_DMA_Abort+0x62>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0208 	bic.w	r2, r2, #8
 8002f30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0201 	bic.w	r2, r2, #1
 8002f40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f42:	e013      	b.n	8002f6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f44:	f7ff f834 	bl	8001fb0 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b05      	cmp	r3, #5
 8002f50:	d90c      	bls.n	8002f6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2220      	movs	r2, #32
 8002f56:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e015      	b.n	8002f98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1e4      	bne.n	8002f44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f7e:	223f      	movs	r2, #63	; 0x3f
 8002f80:	409a      	lsls	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d004      	beq.n	8002fbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2280      	movs	r2, #128	; 0x80
 8002fb8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e00c      	b.n	8002fd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2205      	movs	r2, #5
 8002fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0201 	bic.w	r2, r2, #1
 8002fd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002ff0:	4b92      	ldr	r3, [pc, #584]	; (800323c <HAL_DMA_IRQHandler+0x258>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a92      	ldr	r2, [pc, #584]	; (8003240 <HAL_DMA_IRQHandler+0x25c>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	0a9b      	lsrs	r3, r3, #10
 8002ffc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003002:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300e:	2208      	movs	r2, #8
 8003010:	409a      	lsls	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4013      	ands	r3, r2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d01a      	beq.n	8003050 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d013      	beq.n	8003050 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0204 	bic.w	r2, r2, #4
 8003036:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303c:	2208      	movs	r2, #8
 800303e:	409a      	lsls	r2, r3
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003048:	f043 0201 	orr.w	r2, r3, #1
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003054:	2201      	movs	r2, #1
 8003056:	409a      	lsls	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	4013      	ands	r3, r2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d012      	beq.n	8003086 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00b      	beq.n	8003086 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003072:	2201      	movs	r2, #1
 8003074:	409a      	lsls	r2, r3
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800307e:	f043 0202 	orr.w	r2, r3, #2
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308a:	2204      	movs	r2, #4
 800308c:	409a      	lsls	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	4013      	ands	r3, r2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d012      	beq.n	80030bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00b      	beq.n	80030bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a8:	2204      	movs	r2, #4
 80030aa:	409a      	lsls	r2, r3
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b4:	f043 0204 	orr.w	r2, r3, #4
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c0:	2210      	movs	r2, #16
 80030c2:	409a      	lsls	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4013      	ands	r3, r2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d043      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d03c      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030de:	2210      	movs	r2, #16
 80030e0:	409a      	lsls	r2, r3
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d018      	beq.n	8003126 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d108      	bne.n	8003114 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	2b00      	cmp	r3, #0
 8003108:	d024      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	4798      	blx	r3
 8003112:	e01f      	b.n	8003154 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003118:	2b00      	cmp	r3, #0
 800311a:	d01b      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	4798      	blx	r3
 8003124:	e016      	b.n	8003154 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003130:	2b00      	cmp	r3, #0
 8003132:	d107      	bne.n	8003144 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0208 	bic.w	r2, r2, #8
 8003142:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	2b00      	cmp	r3, #0
 800314a:	d003      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003158:	2220      	movs	r2, #32
 800315a:	409a      	lsls	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4013      	ands	r3, r2
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 808e 	beq.w	8003282 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0310 	and.w	r3, r3, #16
 8003170:	2b00      	cmp	r3, #0
 8003172:	f000 8086 	beq.w	8003282 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317a:	2220      	movs	r2, #32
 800317c:	409a      	lsls	r2, r3
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b05      	cmp	r3, #5
 800318c:	d136      	bne.n	80031fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0216 	bic.w	r2, r2, #22
 800319c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	695a      	ldr	r2, [r3, #20]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d103      	bne.n	80031be <HAL_DMA_IRQHandler+0x1da>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d007      	beq.n	80031ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 0208 	bic.w	r2, r2, #8
 80031cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d2:	223f      	movs	r2, #63	; 0x3f
 80031d4:	409a      	lsls	r2, r3
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d07d      	beq.n	80032ee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	4798      	blx	r3
        }
        return;
 80031fa:	e078      	b.n	80032ee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d01c      	beq.n	8003244 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d108      	bne.n	800322a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321c:	2b00      	cmp	r3, #0
 800321e:	d030      	beq.n	8003282 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	4798      	blx	r3
 8003228:	e02b      	b.n	8003282 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800322e:	2b00      	cmp	r3, #0
 8003230:	d027      	beq.n	8003282 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	4798      	blx	r3
 800323a:	e022      	b.n	8003282 <HAL_DMA_IRQHandler+0x29e>
 800323c:	20000000 	.word	0x20000000
 8003240:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10f      	bne.n	8003272 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 0210 	bic.w	r2, r2, #16
 8003260:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003286:	2b00      	cmp	r3, #0
 8003288:	d032      	beq.n	80032f0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d022      	beq.n	80032dc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2205      	movs	r2, #5
 800329a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0201 	bic.w	r2, r2, #1
 80032ac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	3301      	adds	r3, #1
 80032b2:	60bb      	str	r3, [r7, #8]
 80032b4:	697a      	ldr	r2, [r7, #20]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d307      	bcc.n	80032ca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1f2      	bne.n	80032ae <HAL_DMA_IRQHandler+0x2ca>
 80032c8:	e000      	b.n	80032cc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80032ca:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d005      	beq.n	80032f0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	4798      	blx	r3
 80032ec:	e000      	b.n	80032f0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80032ee:	bf00      	nop
    }
  }
}
 80032f0:	3718      	adds	r7, #24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop

080032f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	b2db      	uxtb	r3, r3
 8003306:	3b10      	subs	r3, #16
 8003308:	4a13      	ldr	r2, [pc, #76]	; (8003358 <DMA_CalcBaseAndBitshift+0x60>)
 800330a:	fba2 2303 	umull	r2, r3, r2, r3
 800330e:	091b      	lsrs	r3, r3, #4
 8003310:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003312:	4a12      	ldr	r2, [pc, #72]	; (800335c <DMA_CalcBaseAndBitshift+0x64>)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4413      	add	r3, r2
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	461a      	mov	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2b03      	cmp	r3, #3
 8003324:	d908      	bls.n	8003338 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	461a      	mov	r2, r3
 800332c:	4b0c      	ldr	r3, [pc, #48]	; (8003360 <DMA_CalcBaseAndBitshift+0x68>)
 800332e:	4013      	ands	r3, r2
 8003330:	1d1a      	adds	r2, r3, #4
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	; 0x58
 8003336:	e006      	b.n	8003346 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	461a      	mov	r2, r3
 800333e:	4b08      	ldr	r3, [pc, #32]	; (8003360 <DMA_CalcBaseAndBitshift+0x68>)
 8003340:	4013      	ands	r3, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	aaaaaaab 	.word	0xaaaaaaab
 800335c:	08021bc4 	.word	0x08021bc4
 8003360:	fffffc00 	.word	0xfffffc00

08003364 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003374:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	699b      	ldr	r3, [r3, #24]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d11f      	bne.n	80033be <DMA_CheckFifoParam+0x5a>
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	2b03      	cmp	r3, #3
 8003382:	d856      	bhi.n	8003432 <DMA_CheckFifoParam+0xce>
 8003384:	a201      	add	r2, pc, #4	; (adr r2, 800338c <DMA_CheckFifoParam+0x28>)
 8003386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800338a:	bf00      	nop
 800338c:	0800339d 	.word	0x0800339d
 8003390:	080033af 	.word	0x080033af
 8003394:	0800339d 	.word	0x0800339d
 8003398:	08003433 	.word	0x08003433
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d046      	beq.n	8003436 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ac:	e043      	b.n	8003436 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033b6:	d140      	bne.n	800343a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033bc:	e03d      	b.n	800343a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033c6:	d121      	bne.n	800340c <DMA_CheckFifoParam+0xa8>
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d837      	bhi.n	800343e <DMA_CheckFifoParam+0xda>
 80033ce:	a201      	add	r2, pc, #4	; (adr r2, 80033d4 <DMA_CheckFifoParam+0x70>)
 80033d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d4:	080033e5 	.word	0x080033e5
 80033d8:	080033eb 	.word	0x080033eb
 80033dc:	080033e5 	.word	0x080033e5
 80033e0:	080033fd 	.word	0x080033fd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	73fb      	strb	r3, [r7, #15]
      break;
 80033e8:	e030      	b.n	800344c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d025      	beq.n	8003442 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033fa:	e022      	b.n	8003442 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003400:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003404:	d11f      	bne.n	8003446 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800340a:	e01c      	b.n	8003446 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b02      	cmp	r3, #2
 8003410:	d903      	bls.n	800341a <DMA_CheckFifoParam+0xb6>
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	2b03      	cmp	r3, #3
 8003416:	d003      	beq.n	8003420 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003418:	e018      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	73fb      	strb	r3, [r7, #15]
      break;
 800341e:	e015      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003424:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00e      	beq.n	800344a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
      break;
 8003430:	e00b      	b.n	800344a <DMA_CheckFifoParam+0xe6>
      break;
 8003432:	bf00      	nop
 8003434:	e00a      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 8003436:	bf00      	nop
 8003438:	e008      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 800343a:	bf00      	nop
 800343c:	e006      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 800343e:	bf00      	nop
 8003440:	e004      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 8003442:	bf00      	nop
 8003444:	e002      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;   
 8003446:	bf00      	nop
 8003448:	e000      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 800344a:	bf00      	nop
    }
  } 
  
  return status; 
 800344c:	7bfb      	ldrb	r3, [r7, #15]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop

0800345c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b088      	sub	sp, #32
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8003464:	2300      	movs	r3, #0
 8003466:	61fb      	str	r3, [r7, #28]
 8003468:	2300      	movs	r3, #0
 800346a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 800346c:	4ba9      	ldr	r3, [pc, #676]	; (8003714 <HAL_ETH_Init+0x2b8>)
 800346e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8003474:	2300      	movs	r3, #0
 8003476:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e181      	b.n	8003786 <HAL_ETH_Init+0x32a>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d106      	bne.n	800349c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f004 ff98 	bl	80083cc <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800349c:	4b9e      	ldr	r3, [pc, #632]	; (8003718 <HAL_ETH_Init+0x2bc>)
 800349e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a0:	4a9d      	ldr	r2, [pc, #628]	; (8003718 <HAL_ETH_Init+0x2bc>)
 80034a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034a6:	6453      	str	r3, [r2, #68]	; 0x44
 80034a8:	4b9b      	ldr	r3, [pc, #620]	; (8003718 <HAL_ETH_Init+0x2bc>)
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80034b4:	4b99      	ldr	r3, [pc, #612]	; (800371c <HAL_ETH_Init+0x2c0>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4a98      	ldr	r2, [pc, #608]	; (800371c <HAL_ETH_Init+0x2c0>)
 80034ba:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80034be:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80034c0:	4b96      	ldr	r3, [pc, #600]	; (800371c <HAL_ETH_Init+0x2c0>)
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	4994      	ldr	r1, [pc, #592]	; (800371c <HAL_ETH_Init+0x2c0>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f042 0201 	orr.w	r2, r2, #1
 80034e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034e4:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80034e6:	f7fe fd63 	bl	8001fb0 <HAL_GetTick>
 80034ea:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80034ec:	e011      	b.n	8003512 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80034ee:	f7fe fd5f 	bl	8001fb0 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80034fc:	d909      	bls.n	8003512 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2203      	movs	r2, #3
 8003502:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e139      	b.n	8003786 <HAL_ETH_Init+0x32a>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1e4      	bne.n	80034ee <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	f023 031c 	bic.w	r3, r3, #28
 8003532:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003534:	f002 f8e0 	bl	80056f8 <HAL_RCC_GetHCLKFreq>
 8003538:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	4a78      	ldr	r2, [pc, #480]	; (8003720 <HAL_ETH_Init+0x2c4>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d908      	bls.n	8003554 <HAL_ETH_Init+0xf8>
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	4a77      	ldr	r2, [pc, #476]	; (8003724 <HAL_ETH_Init+0x2c8>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d804      	bhi.n	8003554 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	f043 0308 	orr.w	r3, r3, #8
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	e027      	b.n	80035a4 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	4a73      	ldr	r2, [pc, #460]	; (8003724 <HAL_ETH_Init+0x2c8>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d908      	bls.n	800356e <HAL_ETH_Init+0x112>
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	4a6d      	ldr	r2, [pc, #436]	; (8003714 <HAL_ETH_Init+0x2b8>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d204      	bcs.n	800356e <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	f043 030c 	orr.w	r3, r3, #12
 800356a:	61fb      	str	r3, [r7, #28]
 800356c:	e01a      	b.n	80035a4 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	4a68      	ldr	r2, [pc, #416]	; (8003714 <HAL_ETH_Init+0x2b8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d303      	bcc.n	800357e <HAL_ETH_Init+0x122>
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	4a6b      	ldr	r2, [pc, #428]	; (8003728 <HAL_ETH_Init+0x2cc>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d911      	bls.n	80035a2 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	4a69      	ldr	r2, [pc, #420]	; (8003728 <HAL_ETH_Init+0x2cc>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d908      	bls.n	8003598 <HAL_ETH_Init+0x13c>
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	4a68      	ldr	r2, [pc, #416]	; (800372c <HAL_ETH_Init+0x2d0>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d804      	bhi.n	8003598 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	f043 0304 	orr.w	r3, r3, #4
 8003594:	61fb      	str	r3, [r7, #28]
 8003596:	e005      	b.n	80035a4 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	f043 0310 	orr.w	r3, r3, #16
 800359e:	61fb      	str	r3, [r7, #28]
 80035a0:	e000      	b.n	80035a4 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80035a2:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	69fa      	ldr	r2, [r7, #28]
 80035aa:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80035ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80035b0:	2100      	movs	r1, #0
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 fc17 	bl	8003de6 <HAL_ETH_WritePHYRegister>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00b      	beq.n	80035d6 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80035c2:	6939      	ldr	r1, [r7, #16]
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 fdcd 	bl	8004164 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e0d7      	b.n	8003786 <HAL_ETH_Init+0x32a>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80035d6:	20ff      	movs	r0, #255	; 0xff
 80035d8:	f7fe fcf6 	bl	8001fc8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 80a5 	beq.w	8003730 <HAL_ETH_Init+0x2d4>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80035e6:	f7fe fce3 	bl	8001fb0 <HAL_GetTick>
 80035ea:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80035ec:	f107 030c 	add.w	r3, r7, #12
 80035f0:	461a      	mov	r2, r3
 80035f2:	2101      	movs	r1, #1
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 fb8e 	bl	8003d16 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80035fa:	f7fe fcd9 	bl	8001fb0 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	f241 3288 	movw	r2, #5000	; 0x1388
 8003608:	4293      	cmp	r3, r2
 800360a:	d90f      	bls.n	800362c <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8003610:	6939      	ldr	r1, [r7, #16]
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fda6 	bl	8004164 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e0ac      	b.n	8003786 <HAL_ETH_Init+0x32a>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b00      	cmp	r3, #0
 8003634:	d0da      	beq.n	80035ec <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8003636:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800363a:	2100      	movs	r1, #0
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 fbd2 	bl	8003de6 <HAL_ETH_WritePHYRegister>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00b      	beq.n	8003660 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800364c:	6939      	ldr	r1, [r7, #16]
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 fd88 	bl	8004164 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800365c:	2301      	movs	r3, #1
 800365e:	e092      	b.n	8003786 <HAL_ETH_Init+0x32a>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8003660:	f7fe fca6 	bl	8001fb0 <HAL_GetTick>
 8003664:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003666:	f107 030c 	add.w	r3, r7, #12
 800366a:	461a      	mov	r2, r3
 800366c:	2101      	movs	r1, #1
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 fb51 	bl	8003d16 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8003674:	f7fe fc9c 	bl	8001fb0 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003682:	4293      	cmp	r3, r2
 8003684:	d90f      	bls.n	80036a6 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800368a:	6939      	ldr	r1, [r7, #16]
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f000 fd69 	bl	8004164 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e06f      	b.n	8003786 <HAL_ETH_Init+0x32a>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f003 0320 	and.w	r3, r3, #32
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0da      	beq.n	8003666 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80036b0:	f107 030c 	add.w	r3, r7, #12
 80036b4:	461a      	mov	r2, r3
 80036b6:	2110      	movs	r1, #16
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 fb2c 	bl	8003d16 <HAL_ETH_ReadPHYRegister>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00b      	beq.n	80036dc <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80036c8:	6939      	ldr	r1, [r7, #16]
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 fd4a 	bl	8004164 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80036d8:	2301      	movs	r3, #1
 80036da:	e054      	b.n	8003786 <HAL_ETH_Init+0x32a>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f003 0304 	and.w	r3, r3, #4
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d004      	beq.n	80036f0 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036ec:	60da      	str	r2, [r3, #12]
 80036ee:	e002      	b.n	80036f6 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	609a      	str	r2, [r3, #8]
 8003706:	e035      	b.n	8003774 <HAL_ETH_Init+0x318>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	e030      	b.n	8003774 <HAL_ETH_Init+0x318>
 8003712:	bf00      	nop
 8003714:	03938700 	.word	0x03938700
 8003718:	40023800 	.word	0x40023800
 800371c:	40013800 	.word	0x40013800
 8003720:	01312cff 	.word	0x01312cff
 8003724:	02160ebf 	.word	0x02160ebf
 8003728:	05f5e0ff 	.word	0x05f5e0ff
 800372c:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	08db      	lsrs	r3, r3, #3
 8003736:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	085b      	lsrs	r3, r3, #1
 800373e:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8003740:	4313      	orrs	r3, r2
 8003742:	b29b      	uxth	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	2100      	movs	r1, #0
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 fb4c 	bl	8003de6 <HAL_ETH_WritePHYRegister>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00b      	beq.n	800376c <HAL_ETH_Init+0x310>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003758:	6939      	ldr	r1, [r7, #16]
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 fd02 	bl	8004164 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e00c      	b.n	8003786 <HAL_ETH_Init+0x32a>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800376c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003770:	f7fe fc2a 	bl	8001fc8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8003774:	6939      	ldr	r1, [r7, #16]
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 fcf4 	bl	8004164 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3720      	adds	r7, #32
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop

08003790 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
 800379c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800379e:	2300      	movs	r3, #0
 80037a0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <HAL_ETH_DMATxDescListInit+0x20>
 80037ac:	2302      	movs	r3, #2
 80037ae:	e052      	b.n	8003856 <HAL_ETH_DMATxDescListInit+0xc6>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	68ba      	ldr	r2, [r7, #8]
 80037c4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	e030      	b.n	800382e <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the member (i) of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	015b      	lsls	r3, r3, #5
 80037d0:	68ba      	ldr	r2, [r7, #8]
 80037d2:	4413      	add	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80037dc:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80037e4:	fb02 f303 	mul.w	r3, r2, r3
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	4413      	add	r3, r2
 80037ec:	461a      	mov	r2, r3
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d105      	bne.n	8003806 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	3b01      	subs	r3, #1
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	429a      	cmp	r2, r3
 800380e:	d208      	bcs.n	8003822 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	3301      	adds	r3, #1
 8003814:	015b      	lsls	r3, r3, #5
 8003816:	68ba      	ldr	r2, [r7, #8]
 8003818:	4413      	add	r3, r2
 800381a:	461a      	mov	r2, r3
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	60da      	str	r2, [r3, #12]
 8003820:	e002      	b.n	8003828 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	3301      	adds	r3, #1
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	429a      	cmp	r2, r3
 8003834:	d3ca      	bcc.n	80037cc <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6819      	ldr	r1, [r3, #0]
 800383a:	68ba      	ldr	r2, [r7, #8]
 800383c:	f241 0310 	movw	r3, #4112	; 0x1010
 8003840:	440b      	add	r3, r1
 8003842:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	371c      	adds	r7, #28
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8003862:	b480      	push	{r7}
 8003864:	b087      	sub	sp, #28
 8003866:	af00      	add	r7, sp, #0
 8003868:	60f8      	str	r0, [r7, #12]
 800386a:	60b9      	str	r1, [r7, #8]
 800386c:	607a      	str	r2, [r7, #4]
 800386e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8003870:	2300      	movs	r3, #0
 8003872:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800387a:	2b01      	cmp	r3, #1
 800387c:	d101      	bne.n	8003882 <HAL_ETH_DMARxDescListInit+0x20>
 800387e:	2302      	movs	r3, #2
 8003880:	e056      	b.n	8003930 <HAL_ETH_DMARxDescListInit+0xce>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2202      	movs	r2, #2
 800388e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8003898:	2300      	movs	r3, #0
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	e034      	b.n	8003908 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the member (i) of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	015b      	lsls	r3, r3, #5
 80038a2:	68ba      	ldr	r2, [r7, #8]
 80038a4:	4413      	add	r3, r2
 80038a6:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80038ae:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80038b6:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80038be:	fb02 f303 	mul.w	r3, r2, r3
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	4413      	add	r3, r2
 80038c6:	461a      	mov	r2, r3
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d105      	bne.n	80038e0 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	3b01      	subs	r3, #1
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d208      	bcs.n	80038fc <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	3301      	adds	r3, #1
 80038ee:	015b      	lsls	r3, r3, #5
 80038f0:	68ba      	ldr	r2, [r7, #8]
 80038f2:	4413      	add	r3, r2
 80038f4:	461a      	mov	r2, r3
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	60da      	str	r2, [r3, #12]
 80038fa:	e002      	b.n	8003902 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	3301      	adds	r3, #1
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	429a      	cmp	r2, r3
 800390e:	d3c6      	bcc.n	800389e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6819      	ldr	r1, [r3, #0]
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	f241 030c 	movw	r3, #4108	; 0x100c
 800391a:	440b      	add	r3, r1
 800391c:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	371c      	adds	r7, #28
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 800393c:	b480      	push	{r7}
 800393e:	b087      	sub	sp, #28
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8003946:	2300      	movs	r3, #0
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	2300      	movs	r3, #0
 800394c:	60fb      	str	r3, [r7, #12]
 800394e:	2300      	movs	r3, #0
 8003950:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003958:	2b01      	cmp	r3, #1
 800395a:	d101      	bne.n	8003960 <HAL_ETH_TransmitFrame+0x24>
 800395c:	2302      	movs	r3, #2
 800395e:	e0cd      	b.n	8003afc <HAL_ETH_TransmitFrame+0x1c0>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2202      	movs	r2, #2
 800396c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d109      	bne.n	800398a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8003986:	2301      	movs	r3, #1
 8003988:	e0b8      	b.n	8003afc <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2b00      	cmp	r3, #0
 8003992:	da09      	bge.n	80039a8 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2212      	movs	r2, #18
 8003998:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e0a9      	b.n	8003afc <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d915      	bls.n	80039de <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	4a54      	ldr	r2, [pc, #336]	; (8003b08 <HAL_ETH_TransmitFrame+0x1cc>)
 80039b6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ba:	0a9b      	lsrs	r3, r3, #10
 80039bc:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	4b51      	ldr	r3, [pc, #324]	; (8003b08 <HAL_ETH_TransmitFrame+0x1cc>)
 80039c2:	fba3 1302 	umull	r1, r3, r3, r2
 80039c6:	0a9b      	lsrs	r3, r3, #10
 80039c8:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80039cc:	fb01 f303 	mul.w	r3, r1, r3
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d005      	beq.n	80039e2 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	3301      	adds	r3, #1
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	e001      	b.n	80039e2 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 80039de:	2301      	movs	r3, #1
 80039e0:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d11c      	bne.n	8003a22 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f2:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80039f6:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fc:	683a      	ldr	r2, [r7, #0]
 80039fe:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8003a02:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003a12:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003a20:	e04b      	b.n	8003aba <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	e044      	b.n	8003ab2 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a32:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a36:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d107      	bne.n	8003a4e <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a48:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003a4c:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a52:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003a56:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d116      	bne.n	8003a90 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003a70:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	4a25      	ldr	r2, [pc, #148]	; (8003b0c <HAL_ETH_TransmitFrame+0x1d0>)
 8003a76:	fb02 f203 	mul.w	r2, r2, r3
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8003a82:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8003a8e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003a9e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	613b      	str	r3, [r7, #16]
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d3b6      	bcc.n	8003a28 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	f241 0314 	movw	r3, #4116	; 0x1014
 8003ac2:	4413      	add	r3, r2
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00d      	beq.n	8003aea <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	f241 0314 	movw	r3, #4116	; 0x1014
 8003ad6:	4413      	add	r3, r2
 8003ad8:	2204      	movs	r2, #4
 8003ada:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	f241 0304 	movw	r3, #4100	; 0x1004
 8003ae4:	4413      	add	r3, r2
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	371c      	adds	r7, #28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr
 8003b08:	ac02b00b 	.word	0xac02b00b
 8003b0c:	fffffa0c 	.word	0xfffffa0c

08003b10 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e074      	b.n	8003c14 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2202      	movs	r2, #2
 8003b36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8003b3a:	e05a      	b.n	8003bf2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b50:	d10d      	bne.n	8003b6e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	461a      	mov	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	629a      	str	r2, [r3, #40]	; 0x28
 8003b6c:	e041      	b.n	8003bf2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10b      	bne.n	8003b94 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b80:	1c5a      	adds	r2, r3, #1
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	629a      	str	r2, [r3, #40]	; 0x28
 8003b92:	e02e      	b.n	8003bf2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba0:	1c5a      	adds	r2, r3, #1
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d103      	bne.n	8003bb6 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	0c1b      	lsrs	r3, r3, #16
 8003bbe:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003bc2:	1f1a      	subs	r2, r3, #4
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	461a      	mov	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e010      	b.n	8003c14 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	db02      	blt.n	8003c02 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2b03      	cmp	r3, #3
 8003c00:	d99c      	bls.n	8003b3c <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2201      	movs	r2, #1
 8003c06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	f241 0314 	movw	r3, #4116	; 0x1014
 8003c30:	4413      	add	r3, r2
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c38:	2b40      	cmp	r3, #64	; 0x40
 8003c3a:	d112      	bne.n	8003c62 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f004 fc85 	bl	800854c <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	f241 0314 	movw	r3, #4116	; 0x1014
 8003c4a:	4413      	add	r3, r2
 8003c4c:	2240      	movs	r2, #64	; 0x40
 8003c4e:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c60:	e01b      	b.n	8003c9a <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	f241 0314 	movw	r3, #4116	; 0x1014
 8003c6a:	4413      	add	r3, r2
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d111      	bne.n	8003c9a <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f839 	bl	8003cee <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	f241 0314 	movw	r3, #4116	; 0x1014
 8003c84:	4413      	add	r3, r2
 8003c86:	2201      	movs	r2, #1
 8003c88:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	f241 0314 	movw	r3, #4116	; 0x1014
 8003ca2:	4413      	add	r3, r2
 8003ca4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ca8:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	f241 0314 	movw	r3, #4116	; 0x1014
 8003cb2:	4413      	add	r3, r2
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cbe:	d112      	bne.n	8003ce6 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 f81e 	bl	8003d02 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	f241 0314 	movw	r3, #4116	; 0x1014
 8003cce:	4413      	add	r3, r2
 8003cd0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003cd4:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8003ce6:	bf00      	nop
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b083      	sub	sp, #12
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 8003d0a:	bf00      	nop
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr

08003d16 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b086      	sub	sp, #24
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	60f8      	str	r0, [r7, #12]
 8003d1e:	460b      	mov	r3, r1
 8003d20:	607a      	str	r2, [r7, #4]
 8003d22:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8003d24:	2300      	movs	r3, #0
 8003d26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b82      	cmp	r3, #130	; 0x82
 8003d36:	d101      	bne.n	8003d3c <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8003d38:	2302      	movs	r3, #2
 8003d3a:	e050      	b.n	8003dde <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2282      	movs	r2, #130	; 0x82
 8003d40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f003 031c 	and.w	r3, r3, #28
 8003d52:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	8a1b      	ldrh	r3, [r3, #16]
 8003d58:	02db      	lsls	r3, r3, #11
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8003d62:	897b      	ldrh	r3, [r7, #10]
 8003d64:	019b      	lsls	r3, r3, #6
 8003d66:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f023 0302 	bic.w	r3, r3, #2
 8003d76:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f043 0301 	orr.w	r3, r3, #1
 8003d7e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003d88:	f7fe f912 	bl	8001fb0 <HAL_GetTick>
 8003d8c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003d8e:	e015      	b.n	8003dbc <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8003d90:	f7fe f90e 	bl	8001fb0 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d9e:	d309      	bcc.n	8003db4 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	e014      	b.n	8003dde <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e4      	bne.n	8003d90 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3718      	adds	r7, #24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b086      	sub	sp, #24
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	60f8      	str	r0, [r7, #12]
 8003dee:	460b      	mov	r3, r1
 8003df0:	607a      	str	r2, [r7, #4]
 8003df2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8003df4:	2300      	movs	r3, #0
 8003df6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b42      	cmp	r3, #66	; 0x42
 8003e06:	d101      	bne.n	8003e0c <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8003e08:	2302      	movs	r3, #2
 8003e0a:	e04e      	b.n	8003eaa <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2242      	movs	r2, #66	; 0x42
 8003e10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	f003 031c 	and.w	r3, r3, #28
 8003e22:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8a1b      	ldrh	r3, [r3, #16]
 8003e28:	02db      	lsls	r3, r3, #11
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8003e32:	897b      	ldrh	r3, [r7, #10]
 8003e34:	019b      	lsls	r3, r3, #6
 8003e36:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	f043 0302 	orr.w	r3, r3, #2
 8003e46:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f043 0301 	orr.w	r3, r3, #1
 8003e4e:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003e62:	f7fe f8a5 	bl	8001fb0 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003e68:	e015      	b.n	8003e96 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8003e6a:	f7fe f8a1 	bl	8001fb0 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e78:	d309      	bcc.n	8003e8e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e00d      	b.n	8003eaa <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e4      	bne.n	8003e6a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b082      	sub	sp, #8
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <HAL_ETH_Start+0x16>
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e01f      	b.n	8003f08 <HAL_ETH_Start+0x56>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fb45 	bl	8004568 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fb7c 	bl	80045dc <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fc13 	bl	8004710 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 fbb0 	bl	8004650 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f000 fbdd 	bl	80046b0 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d101      	bne.n	8003f26 <HAL_ETH_Stop+0x16>
 8003f22:	2302      	movs	r3, #2
 8003f24:	e01f      	b.n	8003f66 <HAL_ETH_Stop+0x56>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2202      	movs	r2, #2
 8003f32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 fba2 	bl	8004680 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fbcf 	bl	80046e0 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 fb67 	bl	8004616 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 fbe1 	bl	8004710 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 fb27 	bl	80045a2 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d101      	bne.n	8003f8c <HAL_ETH_ConfigMAC+0x1c>
 8003f88:	2302      	movs	r3, #2
 8003f8a:	e0e4      	b.n	8004156 <HAL_ETH_ConfigMAC+0x1e6>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 80b1 	beq.w	8004106 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	4b6c      	ldr	r3, [pc, #432]	; (8004160 <HAL_ETH_ConfigMAC+0x1f0>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8003fbc:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8003fc2:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8003fc8:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8003fce:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8003fd4:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8003fda:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8003fe0:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8003fe6:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8003fec:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8003ff2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8003ff8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8003ffe:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004016:	2001      	movs	r0, #1
 8004018:	f7fd ffd6 	bl	8001fc8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800402c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8004032:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8004038:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800403e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8004044:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800404a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8004056:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004058:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004062:	2001      	movs	r0, #1
 8004064:	f7fd ffb0 	bl	8001fc8 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004078:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004082:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004092:	4013      	ands	r3, r2
 8004094:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800409a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 80040a0:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80040a6:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80040ac:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 80040b2:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80040b8:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80040d0:	2001      	movs	r0, #1
 80040d2:	f7fd ff79 	bl	8001fc8 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80040f6:	2001      	movs	r0, #1
 80040f8:	f7fd ff66 	bl	8001fc8 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	61da      	str	r2, [r3, #28]
 8004104:	e01e      	b.n	8004144 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8004114:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689a      	ldr	r2, [r3, #8]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	4313      	orrs	r3, r2
 8004120:	68fa      	ldr	r2, [r7, #12]
 8004122:	4313      	orrs	r3, r2
 8004124:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004136:	2001      	movs	r0, #1
 8004138:	f7fd ff46 	bl	8001fc8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	ff20810f 	.word	0xff20810f

08004164 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b0b0      	sub	sp, #192	; 0xc0
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 800416e:	2300      	movs	r3, #0
 8004170:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d007      	beq.n	800418a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004180:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004188:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800418a:	2300      	movs	r3, #0
 800418c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800418e:	2300      	movs	r3, #0
 8004190:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8004192:	2300      	movs	r3, #0
 8004194:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8004196:	2300      	movs	r3, #0
 8004198:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800419a:	2300      	movs	r3, #0
 800419c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800419e:	2300      	movs	r3, #0
 80041a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d103      	bne.n	80041b2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80041aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041ae:	663b      	str	r3, [r7, #96]	; 0x60
 80041b0:	e001      	b.n	80041b6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80041b2:	2300      	movs	r3, #0
 80041b4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80041b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041ba:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80041bc:	2300      	movs	r3, #0
 80041be:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80041c0:	2300      	movs	r3, #0
 80041c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80041c4:	2300      	movs	r3, #0
 80041c6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80041c8:	2300      	movs	r3, #0
 80041ca:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80041cc:	2300      	movs	r3, #0
 80041ce:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80041d0:	2340      	movs	r3, #64	; 0x40
 80041d2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80041d4:	2300      	movs	r3, #0
 80041d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80041da:	2300      	movs	r3, #0
 80041dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80041e0:	2300      	movs	r3, #0
 80041e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80041e6:	2300      	movs	r3, #0
 80041e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80041ec:	2300      	movs	r3, #0
 80041ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 80041f2:	2300      	movs	r3, #0
 80041f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 80041fe:	2300      	movs	r3, #0
 8004200:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8004204:	2380      	movs	r3, #128	; 0x80
 8004206:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800420a:	2300      	movs	r3, #0
 800420c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8004210:	2300      	movs	r3, #0
 8004212:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8004216:	2300      	movs	r3, #0
 8004218:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800421c:	2300      	movs	r3, #0
 800421e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8004222:	2300      	movs	r3, #0
 8004224:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8004228:	2300      	movs	r3, #0
 800422a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8004238:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800423c:	4bab      	ldr	r3, [pc, #684]	; (80044ec <ETH_MACDMAConfig+0x388>)
 800423e:	4013      	ands	r3, r2
 8004240:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8004244:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8004246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8004248:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800424a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800424c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800424e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8004250:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8004256:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8004258:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800425a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800425c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800425e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8004264:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8004266:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8004268:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800426a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800426c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800426e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8004270:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8004272:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8004274:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8004276:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8004278:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800427a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800427e:	4313      	orrs	r3, r2
 8004280:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800428c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004298:	2001      	movs	r0, #1
 800429a:	f7fd fe95 	bl	8001fc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80042a6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80042a8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80042aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80042ac:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80042ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80042b0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80042b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80042b6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80042b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80042bc:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80042be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80042c2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80042c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80042c8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80042cc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80042d4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80042d6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80042e2:	2001      	movs	r0, #1
 80042e4:	f7fd fe70 	bl	8001fc8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80042f0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80042fa:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8004304:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8004310:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004314:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004318:	4013      	ands	r3, r2
 800431a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800431e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004322:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8004324:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8004328:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800432a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800432e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8004330:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8004334:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8004336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800433a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800433c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8004340:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8004342:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004354:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8004360:	2001      	movs	r0, #1
 8004362:	f7fd fe31 	bl	8001fc8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800436e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8004370:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8004374:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	430a      	orrs	r2, r1
 800437e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800438a:	2001      	movs	r0, #1
 800438c:	f7fd fe1c 	bl	8001fc8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004398:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800439e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043a2:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80043a4:	2300      	movs	r3, #0
 80043a6:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80043a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80043ac:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80043ae:	2300      	movs	r3, #0
 80043b0:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80043b2:	2300      	movs	r3, #0
 80043b4:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80043b6:	2300      	movs	r3, #0
 80043b8:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80043ba:	2300      	movs	r3, #0
 80043bc:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80043be:	2304      	movs	r3, #4
 80043c0:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80043c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80043c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043cc:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80043ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80043d2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80043d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043d8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80043da:	2380      	movs	r3, #128	; 0x80
 80043dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 80043de:	2300      	movs	r3, #0
 80043e0:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80043e2:	2300      	movs	r3, #0
 80043e4:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	f241 0318 	movw	r3, #4120	; 0x1018
 80043ee:	4413      	add	r3, r2
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80043f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80043fa:	4b3d      	ldr	r3, [pc, #244]	; (80044f0 <ETH_MACDMAConfig+0x38c>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004402:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8004404:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004406:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8004408:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800440a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800440c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800440e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8004410:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8004412:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8004414:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8004416:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8004418:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800441a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800441e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8004420:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8004422:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004424:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	f241 0318 	movw	r3, #4120	; 0x1018
 8004436:	4413      	add	r3, r2
 8004438:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800443c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	f241 0318 	movw	r3, #4120	; 0x1018
 8004446:	4413      	add	r3, r2
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800444e:	2001      	movs	r0, #1
 8004450:	f7fd fdba 	bl	8001fc8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	f241 0318 	movw	r3, #4120	; 0x1018
 800445c:	4413      	add	r3, r2
 800445e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004462:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8004466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004468:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800446a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800446c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800446e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8004470:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8004472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8004474:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8004476:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004478:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800447a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800447c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 800447e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004488:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800448c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800449c:	2001      	movs	r0, #1
 800449e:	f7fd fd93 	bl	8001fc8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044aa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80044ae:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d10d      	bne.n	80044d4 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	f241 031c 	movw	r3, #4124	; 0x101c
 80044c0:	4413      	add	r3, r2
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	6811      	ldr	r1, [r2, #0]
 80044c8:	4a0a      	ldr	r2, [pc, #40]	; (80044f4 <ETH_MACDMAConfig+0x390>)
 80044ca:	431a      	orrs	r2, r3
 80044cc:	f241 031c 	movw	r3, #4124	; 0x101c
 80044d0:	440b      	add	r3, r1
 80044d2:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	461a      	mov	r2, r3
 80044da:	2100      	movs	r1, #0
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f80b 	bl	80044f8 <ETH_MACAddressConfig>
}
 80044e2:	bf00      	nop
 80044e4:	37c0      	adds	r7, #192	; 0xc0
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	ff20810f 	.word	0xff20810f
 80044f0:	f8de3f23 	.word	0xf8de3f23
 80044f4:	00010040 	.word	0x00010040

080044f8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b087      	sub	sp, #28
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3305      	adds	r3, #5
 8004508:	781b      	ldrb	r3, [r3, #0]
 800450a:	021b      	lsls	r3, r3, #8
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	3204      	adds	r2, #4
 8004510:	7812      	ldrb	r2, [r2, #0]
 8004512:	4313      	orrs	r3, r2
 8004514:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8004516:	68ba      	ldr	r2, [r7, #8]
 8004518:	4b11      	ldr	r3, [pc, #68]	; (8004560 <ETH_MACAddressConfig+0x68>)
 800451a:	4413      	add	r3, r2
 800451c:	461a      	mov	r2, r3
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	3303      	adds	r3, #3
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	061a      	lsls	r2, r3, #24
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	3302      	adds	r3, #2
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	041b      	lsls	r3, r3, #16
 8004532:	431a      	orrs	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3301      	adds	r3, #1
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	021b      	lsls	r3, r3, #8
 800453c:	4313      	orrs	r3, r2
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	7812      	ldrb	r2, [r2, #0]
 8004542:	4313      	orrs	r3, r2
 8004544:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	4b06      	ldr	r3, [pc, #24]	; (8004564 <ETH_MACAddressConfig+0x6c>)
 800454a:	4413      	add	r3, r2
 800454c:	461a      	mov	r2, r3
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	6013      	str	r3, [r2, #0]
}
 8004552:	bf00      	nop
 8004554:	371c      	adds	r7, #28
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40028040 	.word	0x40028040
 8004564:	40028044 	.word	0x40028044

08004568 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8004570:	2300      	movs	r3, #0
 8004572:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f042 0208 	orr.w	r2, r2, #8
 8004582:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800458c:	2001      	movs	r0, #1
 800458e:	f7fd fd1b 	bl	8001fc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	601a      	str	r2, [r3, #0]
}
 800459a:	bf00      	nop
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b084      	sub	sp, #16
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80045aa:	2300      	movs	r3, #0
 80045ac:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0208 	bic.w	r2, r2, #8
 80045bc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80045c6:	2001      	movs	r0, #1
 80045c8:	f7fd fcfe 	bl	8001fc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	601a      	str	r2, [r3, #0]
}
 80045d4:	bf00      	nop
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80045e4:	2300      	movs	r3, #0
 80045e6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0204 	orr.w	r2, r2, #4
 80045f6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004600:	2001      	movs	r0, #1
 8004602:	f7fd fce1 	bl	8001fc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	601a      	str	r2, [r3, #0]
}
 800460e:	bf00      	nop
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800461e:	2300      	movs	r3, #0
 8004620:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0204 	bic.w	r2, r2, #4
 8004630:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800463a:	2001      	movs	r0, #1
 800463c:	f7fd fcc4 	bl	8001fc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	601a      	str	r2, [r3, #0]
}
 8004648:	bf00      	nop
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	f241 0318 	movw	r3, #4120	; 0x1018
 8004660:	4413      	add	r3, r2
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6811      	ldr	r1, [r2, #0]
 8004668:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800466c:	f241 0318 	movw	r3, #4120	; 0x1018
 8004670:	440b      	add	r3, r1
 8004672:	601a      	str	r2, [r3, #0]
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	f241 0318 	movw	r3, #4120	; 0x1018
 8004690:	4413      	add	r3, r2
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6811      	ldr	r1, [r2, #0]
 8004698:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800469c:	f241 0318 	movw	r3, #4120	; 0x1018
 80046a0:	440b      	add	r3, r1
 80046a2:	601a      	str	r2, [r3, #0]
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	f241 0318 	movw	r3, #4120	; 0x1018
 80046c0:	4413      	add	r3, r2
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6811      	ldr	r1, [r2, #0]
 80046c8:	f043 0202 	orr.w	r2, r3, #2
 80046cc:	f241 0318 	movw	r3, #4120	; 0x1018
 80046d0:	440b      	add	r3, r1
 80046d2:	601a      	str	r2, [r3, #0]
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	f241 0318 	movw	r3, #4120	; 0x1018
 80046f0:	4413      	add	r3, r2
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6811      	ldr	r1, [r2, #0]
 80046f8:	f023 0202 	bic.w	r2, r3, #2
 80046fc:	f241 0318 	movw	r3, #4120	; 0x1018
 8004700:	440b      	add	r3, r1
 8004702:	601a      	str	r2, [r3, #0]
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8004718:	2300      	movs	r3, #0
 800471a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	f241 0318 	movw	r3, #4120	; 0x1018
 8004724:	4413      	add	r3, r2
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6811      	ldr	r1, [r2, #0]
 800472c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004730:	f241 0318 	movw	r3, #4120	; 0x1018
 8004734:	440b      	add	r3, r1
 8004736:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	f241 0318 	movw	r3, #4120	; 0x1018
 8004740:	4413      	add	r3, r2
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004746:	2001      	movs	r0, #1
 8004748:	f7fd fc3e 	bl	8001fc8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6819      	ldr	r1, [r3, #0]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	f241 0318 	movw	r3, #4120	; 0x1018
 8004756:	440b      	add	r3, r1
 8004758:	601a      	str	r2, [r3, #0]
}
 800475a:	bf00      	nop
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
	...

08004764 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004764:	b480      	push	{r7}
 8004766:	b089      	sub	sp, #36	; 0x24
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004772:	2300      	movs	r3, #0
 8004774:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004776:	2300      	movs	r3, #0
 8004778:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800477a:	2300      	movs	r3, #0
 800477c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800477e:	2300      	movs	r3, #0
 8004780:	61fb      	str	r3, [r7, #28]
 8004782:	e175      	b.n	8004a70 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004784:	2201      	movs	r2, #1
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	4013      	ands	r3, r2
 8004796:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	429a      	cmp	r2, r3
 800479e:	f040 8164 	bne.w	8004a6a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f003 0303 	and.w	r3, r3, #3
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d005      	beq.n	80047ba <HAL_GPIO_Init+0x56>
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f003 0303 	and.w	r3, r3, #3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d130      	bne.n	800481c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	2203      	movs	r2, #3
 80047c6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ca:	43db      	mvns	r3, r3
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	4013      	ands	r3, r2
 80047d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	68da      	ldr	r2, [r3, #12]
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	005b      	lsls	r3, r3, #1
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	69ba      	ldr	r2, [r7, #24]
 80047e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047f0:	2201      	movs	r2, #1
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	43db      	mvns	r3, r3
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	4013      	ands	r3, r2
 80047fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	091b      	lsrs	r3, r3, #4
 8004806:	f003 0201 	and.w	r2, r3, #1
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	fa02 f303 	lsl.w	r3, r2, r3
 8004810:	69ba      	ldr	r2, [r7, #24]
 8004812:	4313      	orrs	r3, r2
 8004814:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f003 0303 	and.w	r3, r3, #3
 8004824:	2b03      	cmp	r3, #3
 8004826:	d017      	beq.n	8004858 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	005b      	lsls	r3, r3, #1
 8004832:	2203      	movs	r2, #3
 8004834:	fa02 f303 	lsl.w	r3, r2, r3
 8004838:	43db      	mvns	r3, r3
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	4013      	ands	r3, r2
 800483e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	69fb      	ldr	r3, [r7, #28]
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	fa02 f303 	lsl.w	r3, r2, r3
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	4313      	orrs	r3, r2
 8004850:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f003 0303 	and.w	r3, r3, #3
 8004860:	2b02      	cmp	r3, #2
 8004862:	d123      	bne.n	80048ac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	08da      	lsrs	r2, r3, #3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3208      	adds	r2, #8
 800486c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004870:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	220f      	movs	r2, #15
 800487c:	fa02 f303 	lsl.w	r3, r2, r3
 8004880:	43db      	mvns	r3, r3
 8004882:	69ba      	ldr	r2, [r7, #24]
 8004884:	4013      	ands	r3, r2
 8004886:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	691a      	ldr	r2, [r3, #16]
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	f003 0307 	and.w	r3, r3, #7
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	fa02 f303 	lsl.w	r3, r2, r3
 8004898:	69ba      	ldr	r2, [r7, #24]
 800489a:	4313      	orrs	r3, r2
 800489c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	08da      	lsrs	r2, r3, #3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	3208      	adds	r2, #8
 80048a6:	69b9      	ldr	r1, [r7, #24]
 80048a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	2203      	movs	r2, #3
 80048b8:	fa02 f303 	lsl.w	r3, r2, r3
 80048bc:	43db      	mvns	r3, r3
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	4013      	ands	r3, r2
 80048c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f003 0203 	and.w	r2, r3, #3
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	005b      	lsls	r3, r3, #1
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	69ba      	ldr	r2, [r7, #24]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f000 80be 	beq.w	8004a6a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048ee:	4b66      	ldr	r3, [pc, #408]	; (8004a88 <HAL_GPIO_Init+0x324>)
 80048f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048f2:	4a65      	ldr	r2, [pc, #404]	; (8004a88 <HAL_GPIO_Init+0x324>)
 80048f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048f8:	6453      	str	r3, [r2, #68]	; 0x44
 80048fa:	4b63      	ldr	r3, [pc, #396]	; (8004a88 <HAL_GPIO_Init+0x324>)
 80048fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004906:	4a61      	ldr	r2, [pc, #388]	; (8004a8c <HAL_GPIO_Init+0x328>)
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	089b      	lsrs	r3, r3, #2
 800490c:	3302      	adds	r3, #2
 800490e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004912:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	f003 0303 	and.w	r3, r3, #3
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	220f      	movs	r2, #15
 800491e:	fa02 f303 	lsl.w	r3, r2, r3
 8004922:	43db      	mvns	r3, r3
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4013      	ands	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a58      	ldr	r2, [pc, #352]	; (8004a90 <HAL_GPIO_Init+0x32c>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d037      	beq.n	80049a2 <HAL_GPIO_Init+0x23e>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a57      	ldr	r2, [pc, #348]	; (8004a94 <HAL_GPIO_Init+0x330>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d031      	beq.n	800499e <HAL_GPIO_Init+0x23a>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a56      	ldr	r2, [pc, #344]	; (8004a98 <HAL_GPIO_Init+0x334>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d02b      	beq.n	800499a <HAL_GPIO_Init+0x236>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a55      	ldr	r2, [pc, #340]	; (8004a9c <HAL_GPIO_Init+0x338>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d025      	beq.n	8004996 <HAL_GPIO_Init+0x232>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a54      	ldr	r2, [pc, #336]	; (8004aa0 <HAL_GPIO_Init+0x33c>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d01f      	beq.n	8004992 <HAL_GPIO_Init+0x22e>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a53      	ldr	r2, [pc, #332]	; (8004aa4 <HAL_GPIO_Init+0x340>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d019      	beq.n	800498e <HAL_GPIO_Init+0x22a>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a52      	ldr	r2, [pc, #328]	; (8004aa8 <HAL_GPIO_Init+0x344>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d013      	beq.n	800498a <HAL_GPIO_Init+0x226>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a51      	ldr	r2, [pc, #324]	; (8004aac <HAL_GPIO_Init+0x348>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d00d      	beq.n	8004986 <HAL_GPIO_Init+0x222>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a50      	ldr	r2, [pc, #320]	; (8004ab0 <HAL_GPIO_Init+0x34c>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d007      	beq.n	8004982 <HAL_GPIO_Init+0x21e>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a4f      	ldr	r2, [pc, #316]	; (8004ab4 <HAL_GPIO_Init+0x350>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d101      	bne.n	800497e <HAL_GPIO_Init+0x21a>
 800497a:	2309      	movs	r3, #9
 800497c:	e012      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 800497e:	230a      	movs	r3, #10
 8004980:	e010      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 8004982:	2308      	movs	r3, #8
 8004984:	e00e      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 8004986:	2307      	movs	r3, #7
 8004988:	e00c      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 800498a:	2306      	movs	r3, #6
 800498c:	e00a      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 800498e:	2305      	movs	r3, #5
 8004990:	e008      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 8004992:	2304      	movs	r3, #4
 8004994:	e006      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 8004996:	2303      	movs	r3, #3
 8004998:	e004      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 800499a:	2302      	movs	r3, #2
 800499c:	e002      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <HAL_GPIO_Init+0x240>
 80049a2:	2300      	movs	r3, #0
 80049a4:	69fa      	ldr	r2, [r7, #28]
 80049a6:	f002 0203 	and.w	r2, r2, #3
 80049aa:	0092      	lsls	r2, r2, #2
 80049ac:	4093      	lsls	r3, r2
 80049ae:	69ba      	ldr	r2, [r7, #24]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80049b4:	4935      	ldr	r1, [pc, #212]	; (8004a8c <HAL_GPIO_Init+0x328>)
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	089b      	lsrs	r3, r3, #2
 80049ba:	3302      	adds	r3, #2
 80049bc:	69ba      	ldr	r2, [r7, #24]
 80049be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049c2:	4b3d      	ldr	r3, [pc, #244]	; (8004ab8 <HAL_GPIO_Init+0x354>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	43db      	mvns	r3, r3
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	4013      	ands	r3, r2
 80049d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049e6:	4a34      	ldr	r2, [pc, #208]	; (8004ab8 <HAL_GPIO_Init+0x354>)
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049ec:	4b32      	ldr	r3, [pc, #200]	; (8004ab8 <HAL_GPIO_Init+0x354>)
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	43db      	mvns	r3, r3
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	4013      	ands	r3, r2
 80049fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d003      	beq.n	8004a10 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a10:	4a29      	ldr	r2, [pc, #164]	; (8004ab8 <HAL_GPIO_Init+0x354>)
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a16:	4b28      	ldr	r3, [pc, #160]	; (8004ab8 <HAL_GPIO_Init+0x354>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	43db      	mvns	r3, r3
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	4013      	ands	r3, r2
 8004a24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d003      	beq.n	8004a3a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004a32:	69ba      	ldr	r2, [r7, #24]
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a3a:	4a1f      	ldr	r2, [pc, #124]	; (8004ab8 <HAL_GPIO_Init+0x354>)
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a40:	4b1d      	ldr	r3, [pc, #116]	; (8004ab8 <HAL_GPIO_Init+0x354>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	43db      	mvns	r3, r3
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004a5c:	69ba      	ldr	r2, [r7, #24]
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a64:	4a14      	ldr	r2, [pc, #80]	; (8004ab8 <HAL_GPIO_Init+0x354>)
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	61fb      	str	r3, [r7, #28]
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	2b0f      	cmp	r3, #15
 8004a74:	f67f ae86 	bls.w	8004784 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004a78:	bf00      	nop
 8004a7a:	bf00      	nop
 8004a7c:	3724      	adds	r7, #36	; 0x24
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	40023800 	.word	0x40023800
 8004a8c:	40013800 	.word	0x40013800
 8004a90:	40020000 	.word	0x40020000
 8004a94:	40020400 	.word	0x40020400
 8004a98:	40020800 	.word	0x40020800
 8004a9c:	40020c00 	.word	0x40020c00
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	40021400 	.word	0x40021400
 8004aa8:	40021800 	.word	0x40021800
 8004aac:	40021c00 	.word	0x40021c00
 8004ab0:	40022000 	.word	0x40022000
 8004ab4:	40022400 	.word	0x40022400
 8004ab8:	40013c00 	.word	0x40013c00

08004abc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	807b      	strh	r3, [r7, #2]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004acc:	787b      	ldrb	r3, [r7, #1]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ad2:	887a      	ldrh	r2, [r7, #2]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004ad8:	e003      	b.n	8004ae2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004ada:	887b      	ldrh	r3, [r7, #2]
 8004adc:	041a      	lsls	r2, r3, #16
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	619a      	str	r2, [r3, #24]
}
 8004ae2:	bf00      	nop
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
	...

08004af0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e07f      	b.n	8004c02 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d106      	bne.n	8004b1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7fc fe12 	bl	8001740 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2224      	movs	r2, #36	; 0x24
 8004b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 0201 	bic.w	r2, r2, #1
 8004b32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b40:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689a      	ldr	r2, [r3, #8]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b50:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d107      	bne.n	8004b6a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b66:	609a      	str	r2, [r3, #8]
 8004b68:	e006      	b.n	8004b78 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689a      	ldr	r2, [r3, #8]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004b76:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d104      	bne.n	8004b8a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6859      	ldr	r1, [r3, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	4b1d      	ldr	r3, [pc, #116]	; (8004c0c <HAL_I2C_Init+0x11c>)
 8004b96:	430b      	orrs	r3, r1
 8004b98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	68da      	ldr	r2, [r3, #12]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ba8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	691a      	ldr	r2, [r3, #16]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	69d9      	ldr	r1, [r3, #28]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a1a      	ldr	r2, [r3, #32]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0201 	orr.w	r2, r2, #1
 8004be2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2220      	movs	r2, #32
 8004bee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	02008000 	.word	0x02008000

08004c10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b20      	cmp	r3, #32
 8004c24:	d138      	bne.n	8004c98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c30:	2302      	movs	r3, #2
 8004c32:	e032      	b.n	8004c9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2224      	movs	r2, #36	; 0x24
 8004c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0201 	bic.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6819      	ldr	r1, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	430a      	orrs	r2, r1
 8004c72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f042 0201 	orr.w	r2, r2, #1
 8004c82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2220      	movs	r2, #32
 8004c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c94:	2300      	movs	r3, #0
 8004c96:	e000      	b.n	8004c9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c98:	2302      	movs	r3, #2
  }
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr

08004ca6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b085      	sub	sp, #20
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
 8004cae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b20      	cmp	r3, #32
 8004cba:	d139      	bne.n	8004d30 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d101      	bne.n	8004cca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	e033      	b.n	8004d32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2224      	movs	r2, #36	; 0x24
 8004cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 0201 	bic.w	r2, r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004cf8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	021b      	lsls	r3, r3, #8
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f042 0201 	orr.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2220      	movs	r2, #32
 8004d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	e000      	b.n	8004d32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004d30:	2302      	movs	r3, #2
  }
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3714      	adds	r7, #20
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
	...

08004d40 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d44:	4b05      	ldr	r3, [pc, #20]	; (8004d5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a04      	ldr	r2, [pc, #16]	; (8004d5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004d4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d4e:	6013      	str	r3, [r2, #0]
}
 8004d50:	bf00      	nop
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	40007000 	.word	0x40007000

08004d60 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004d66:	2300      	movs	r3, #0
 8004d68:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004d6a:	4b23      	ldr	r3, [pc, #140]	; (8004df8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	4a22      	ldr	r2, [pc, #136]	; (8004df8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004d70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d74:	6413      	str	r3, [r2, #64]	; 0x40
 8004d76:	4b20      	ldr	r3, [pc, #128]	; (8004df8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d7e:	603b      	str	r3, [r7, #0]
 8004d80:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004d82:	4b1e      	ldr	r3, [pc, #120]	; (8004dfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a1d      	ldr	r2, [pc, #116]	; (8004dfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004d88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d8c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d8e:	f7fd f90f 	bl	8001fb0 <HAL_GetTick>
 8004d92:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004d94:	e009      	b.n	8004daa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004d96:	f7fd f90b 	bl	8001fb0 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004da4:	d901      	bls.n	8004daa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e022      	b.n	8004df0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004daa:	4b14      	ldr	r3, [pc, #80]	; (8004dfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004db2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004db6:	d1ee      	bne.n	8004d96 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004db8:	4b10      	ldr	r3, [pc, #64]	; (8004dfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a0f      	ldr	r2, [pc, #60]	; (8004dfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004dbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dc2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004dc4:	f7fd f8f4 	bl	8001fb0 <HAL_GetTick>
 8004dc8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004dca:	e009      	b.n	8004de0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004dcc:	f7fd f8f0 	bl	8001fb0 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004dda:	d901      	bls.n	8004de0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e007      	b.n	8004df0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004de0:	4b06      	ldr	r3, [pc, #24]	; (8004dfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004de8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004dec:	d1ee      	bne.n	8004dcc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	40023800 	.word	0x40023800
 8004dfc:	40007000 	.word	0x40007000

08004e00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b086      	sub	sp, #24
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e29b      	b.n	800534e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 8087 	beq.w	8004f32 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e24:	4b96      	ldr	r3, [pc, #600]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f003 030c 	and.w	r3, r3, #12
 8004e2c:	2b04      	cmp	r3, #4
 8004e2e:	d00c      	beq.n	8004e4a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e30:	4b93      	ldr	r3, [pc, #588]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f003 030c 	and.w	r3, r3, #12
 8004e38:	2b08      	cmp	r3, #8
 8004e3a:	d112      	bne.n	8004e62 <HAL_RCC_OscConfig+0x62>
 8004e3c:	4b90      	ldr	r3, [pc, #576]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e48:	d10b      	bne.n	8004e62 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e4a:	4b8d      	ldr	r3, [pc, #564]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d06c      	beq.n	8004f30 <HAL_RCC_OscConfig+0x130>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d168      	bne.n	8004f30 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e275      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e6a:	d106      	bne.n	8004e7a <HAL_RCC_OscConfig+0x7a>
 8004e6c:	4b84      	ldr	r3, [pc, #528]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a83      	ldr	r2, [pc, #524]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e76:	6013      	str	r3, [r2, #0]
 8004e78:	e02e      	b.n	8004ed8 <HAL_RCC_OscConfig+0xd8>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10c      	bne.n	8004e9c <HAL_RCC_OscConfig+0x9c>
 8004e82:	4b7f      	ldr	r3, [pc, #508]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a7e      	ldr	r2, [pc, #504]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e8c:	6013      	str	r3, [r2, #0]
 8004e8e:	4b7c      	ldr	r3, [pc, #496]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a7b      	ldr	r2, [pc, #492]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004e94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e98:	6013      	str	r3, [r2, #0]
 8004e9a:	e01d      	b.n	8004ed8 <HAL_RCC_OscConfig+0xd8>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ea4:	d10c      	bne.n	8004ec0 <HAL_RCC_OscConfig+0xc0>
 8004ea6:	4b76      	ldr	r3, [pc, #472]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a75      	ldr	r2, [pc, #468]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004eac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004eb0:	6013      	str	r3, [r2, #0]
 8004eb2:	4b73      	ldr	r3, [pc, #460]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a72      	ldr	r2, [pc, #456]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	e00b      	b.n	8004ed8 <HAL_RCC_OscConfig+0xd8>
 8004ec0:	4b6f      	ldr	r3, [pc, #444]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a6e      	ldr	r2, [pc, #440]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004ec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eca:	6013      	str	r3, [r2, #0]
 8004ecc:	4b6c      	ldr	r3, [pc, #432]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a6b      	ldr	r2, [pc, #428]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004ed2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ed6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d013      	beq.n	8004f08 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ee0:	f7fd f866 	bl	8001fb0 <HAL_GetTick>
 8004ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ee8:	f7fd f862 	bl	8001fb0 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b64      	cmp	r3, #100	; 0x64
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e229      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004efa:	4b61      	ldr	r3, [pc, #388]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d0f0      	beq.n	8004ee8 <HAL_RCC_OscConfig+0xe8>
 8004f06:	e014      	b.n	8004f32 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f08:	f7fd f852 	bl	8001fb0 <HAL_GetTick>
 8004f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f0e:	e008      	b.n	8004f22 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f10:	f7fd f84e 	bl	8001fb0 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	2b64      	cmp	r3, #100	; 0x64
 8004f1c:	d901      	bls.n	8004f22 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e215      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f22:	4b57      	ldr	r3, [pc, #348]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1f0      	bne.n	8004f10 <HAL_RCC_OscConfig+0x110>
 8004f2e:	e000      	b.n	8004f32 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d069      	beq.n	8005012 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f3e:	4b50      	ldr	r3, [pc, #320]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f003 030c 	and.w	r3, r3, #12
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00b      	beq.n	8004f62 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f4a:	4b4d      	ldr	r3, [pc, #308]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f003 030c 	and.w	r3, r3, #12
 8004f52:	2b08      	cmp	r3, #8
 8004f54:	d11c      	bne.n	8004f90 <HAL_RCC_OscConfig+0x190>
 8004f56:	4b4a      	ldr	r3, [pc, #296]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d116      	bne.n	8004f90 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f62:	4b47      	ldr	r3, [pc, #284]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d005      	beq.n	8004f7a <HAL_RCC_OscConfig+0x17a>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d001      	beq.n	8004f7a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e1e9      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f7a:	4b41      	ldr	r3, [pc, #260]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	493d      	ldr	r1, [pc, #244]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8e:	e040      	b.n	8005012 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d023      	beq.n	8004fe0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f98:	4b39      	ldr	r3, [pc, #228]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a38      	ldr	r2, [pc, #224]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004f9e:	f043 0301 	orr.w	r3, r3, #1
 8004fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa4:	f7fd f804 	bl	8001fb0 <HAL_GetTick>
 8004fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004faa:	e008      	b.n	8004fbe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fac:	f7fd f800 	bl	8001fb0 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d901      	bls.n	8004fbe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e1c7      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fbe:	4b30      	ldr	r3, [pc, #192]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d0f0      	beq.n	8004fac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fca:	4b2d      	ldr	r3, [pc, #180]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	00db      	lsls	r3, r3, #3
 8004fd8:	4929      	ldr	r1, [pc, #164]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	600b      	str	r3, [r1, #0]
 8004fde:	e018      	b.n	8005012 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fe0:	4b27      	ldr	r3, [pc, #156]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a26      	ldr	r2, [pc, #152]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8004fe6:	f023 0301 	bic.w	r3, r3, #1
 8004fea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fec:	f7fc ffe0 	bl	8001fb0 <HAL_GetTick>
 8004ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ff4:	f7fc ffdc 	bl	8001fb0 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e1a3      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005006:	4b1e      	ldr	r3, [pc, #120]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f0      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0308 	and.w	r3, r3, #8
 800501a:	2b00      	cmp	r3, #0
 800501c:	d038      	beq.n	8005090 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d019      	beq.n	800505a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005026:	4b16      	ldr	r3, [pc, #88]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8005028:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800502a:	4a15      	ldr	r2, [pc, #84]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 800502c:	f043 0301 	orr.w	r3, r3, #1
 8005030:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005032:	f7fc ffbd 	bl	8001fb0 <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800503a:	f7fc ffb9 	bl	8001fb0 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e180      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800504c:	4b0c      	ldr	r3, [pc, #48]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 800504e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005050:	f003 0302 	and.w	r3, r3, #2
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <HAL_RCC_OscConfig+0x23a>
 8005058:	e01a      	b.n	8005090 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800505a:	4b09      	ldr	r3, [pc, #36]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 800505c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800505e:	4a08      	ldr	r2, [pc, #32]	; (8005080 <HAL_RCC_OscConfig+0x280>)
 8005060:	f023 0301 	bic.w	r3, r3, #1
 8005064:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005066:	f7fc ffa3 	bl	8001fb0 <HAL_GetTick>
 800506a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800506c:	e00a      	b.n	8005084 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800506e:	f7fc ff9f 	bl	8001fb0 <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	2b02      	cmp	r3, #2
 800507a:	d903      	bls.n	8005084 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e166      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
 8005080:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005084:	4b92      	ldr	r3, [pc, #584]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005086:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d1ee      	bne.n	800506e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0304 	and.w	r3, r3, #4
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 80a4 	beq.w	80051e6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800509e:	4b8c      	ldr	r3, [pc, #560]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80050a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d10d      	bne.n	80050c6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80050aa:	4b89      	ldr	r3, [pc, #548]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80050ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ae:	4a88      	ldr	r2, [pc, #544]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80050b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050b4:	6413      	str	r3, [r2, #64]	; 0x40
 80050b6:	4b86      	ldr	r3, [pc, #536]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050be:	60bb      	str	r3, [r7, #8]
 80050c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050c2:	2301      	movs	r3, #1
 80050c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050c6:	4b83      	ldr	r3, [pc, #524]	; (80052d4 <HAL_RCC_OscConfig+0x4d4>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d118      	bne.n	8005104 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80050d2:	4b80      	ldr	r3, [pc, #512]	; (80052d4 <HAL_RCC_OscConfig+0x4d4>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a7f      	ldr	r2, [pc, #508]	; (80052d4 <HAL_RCC_OscConfig+0x4d4>)
 80050d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050de:	f7fc ff67 	bl	8001fb0 <HAL_GetTick>
 80050e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050e4:	e008      	b.n	80050f8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050e6:	f7fc ff63 	bl	8001fb0 <HAL_GetTick>
 80050ea:	4602      	mov	r2, r0
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	2b64      	cmp	r3, #100	; 0x64
 80050f2:	d901      	bls.n	80050f8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e12a      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050f8:	4b76      	ldr	r3, [pc, #472]	; (80052d4 <HAL_RCC_OscConfig+0x4d4>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0f0      	beq.n	80050e6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d106      	bne.n	800511a <HAL_RCC_OscConfig+0x31a>
 800510c:	4b70      	ldr	r3, [pc, #448]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800510e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005110:	4a6f      	ldr	r2, [pc, #444]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005112:	f043 0301 	orr.w	r3, r3, #1
 8005116:	6713      	str	r3, [r2, #112]	; 0x70
 8005118:	e02d      	b.n	8005176 <HAL_RCC_OscConfig+0x376>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10c      	bne.n	800513c <HAL_RCC_OscConfig+0x33c>
 8005122:	4b6b      	ldr	r3, [pc, #428]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005126:	4a6a      	ldr	r2, [pc, #424]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005128:	f023 0301 	bic.w	r3, r3, #1
 800512c:	6713      	str	r3, [r2, #112]	; 0x70
 800512e:	4b68      	ldr	r3, [pc, #416]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005132:	4a67      	ldr	r2, [pc, #412]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005134:	f023 0304 	bic.w	r3, r3, #4
 8005138:	6713      	str	r3, [r2, #112]	; 0x70
 800513a:	e01c      	b.n	8005176 <HAL_RCC_OscConfig+0x376>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	2b05      	cmp	r3, #5
 8005142:	d10c      	bne.n	800515e <HAL_RCC_OscConfig+0x35e>
 8005144:	4b62      	ldr	r3, [pc, #392]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005148:	4a61      	ldr	r2, [pc, #388]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800514a:	f043 0304 	orr.w	r3, r3, #4
 800514e:	6713      	str	r3, [r2, #112]	; 0x70
 8005150:	4b5f      	ldr	r3, [pc, #380]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005154:	4a5e      	ldr	r2, [pc, #376]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005156:	f043 0301 	orr.w	r3, r3, #1
 800515a:	6713      	str	r3, [r2, #112]	; 0x70
 800515c:	e00b      	b.n	8005176 <HAL_RCC_OscConfig+0x376>
 800515e:	4b5c      	ldr	r3, [pc, #368]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005162:	4a5b      	ldr	r2, [pc, #364]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005164:	f023 0301 	bic.w	r3, r3, #1
 8005168:	6713      	str	r3, [r2, #112]	; 0x70
 800516a:	4b59      	ldr	r3, [pc, #356]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800516c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800516e:	4a58      	ldr	r2, [pc, #352]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005170:	f023 0304 	bic.w	r3, r3, #4
 8005174:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d015      	beq.n	80051aa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517e:	f7fc ff17 	bl	8001fb0 <HAL_GetTick>
 8005182:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005184:	e00a      	b.n	800519c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005186:	f7fc ff13 	bl	8001fb0 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	f241 3288 	movw	r2, #5000	; 0x1388
 8005194:	4293      	cmp	r3, r2
 8005196:	d901      	bls.n	800519c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e0d8      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800519c:	4b4c      	ldr	r3, [pc, #304]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800519e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d0ee      	beq.n	8005186 <HAL_RCC_OscConfig+0x386>
 80051a8:	e014      	b.n	80051d4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051aa:	f7fc ff01 	bl	8001fb0 <HAL_GetTick>
 80051ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051b0:	e00a      	b.n	80051c8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051b2:	f7fc fefd 	bl	8001fb0 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d901      	bls.n	80051c8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e0c2      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051c8:	4b41      	ldr	r3, [pc, #260]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80051ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1ee      	bne.n	80051b2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051d4:	7dfb      	ldrb	r3, [r7, #23]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d105      	bne.n	80051e6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051da:	4b3d      	ldr	r3, [pc, #244]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80051dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051de:	4a3c      	ldr	r2, [pc, #240]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80051e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 80ae 	beq.w	800534c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051f0:	4b37      	ldr	r3, [pc, #220]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f003 030c 	and.w	r3, r3, #12
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	d06d      	beq.n	80052d8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	2b02      	cmp	r3, #2
 8005202:	d14b      	bne.n	800529c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005204:	4b32      	ldr	r3, [pc, #200]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a31      	ldr	r2, [pc, #196]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800520a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800520e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005210:	f7fc fece 	bl	8001fb0 <HAL_GetTick>
 8005214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005216:	e008      	b.n	800522a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005218:	f7fc feca 	bl	8001fb0 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	2b02      	cmp	r3, #2
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e091      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522a:	4b29      	ldr	r3, [pc, #164]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1f0      	bne.n	8005218 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	69da      	ldr	r2, [r3, #28]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	019b      	lsls	r3, r3, #6
 8005246:	431a      	orrs	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800524c:	085b      	lsrs	r3, r3, #1
 800524e:	3b01      	subs	r3, #1
 8005250:	041b      	lsls	r3, r3, #16
 8005252:	431a      	orrs	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005258:	061b      	lsls	r3, r3, #24
 800525a:	431a      	orrs	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005260:	071b      	lsls	r3, r3, #28
 8005262:	491b      	ldr	r1, [pc, #108]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005264:	4313      	orrs	r3, r2
 8005266:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005268:	4b19      	ldr	r3, [pc, #100]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a18      	ldr	r2, [pc, #96]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800526e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005272:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005274:	f7fc fe9c 	bl	8001fb0 <HAL_GetTick>
 8005278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800527a:	e008      	b.n	800528e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800527c:	f7fc fe98 	bl	8001fb0 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e05f      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800528e:	4b10      	ldr	r3, [pc, #64]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0f0      	beq.n	800527c <HAL_RCC_OscConfig+0x47c>
 800529a:	e057      	b.n	800534c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800529c:	4b0c      	ldr	r3, [pc, #48]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a0b      	ldr	r2, [pc, #44]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80052a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a8:	f7fc fe82 	bl	8001fb0 <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052b0:	f7fc fe7e 	bl	8001fb0 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e045      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052c2:	4b03      	ldr	r3, [pc, #12]	; (80052d0 <HAL_RCC_OscConfig+0x4d0>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1f0      	bne.n	80052b0 <HAL_RCC_OscConfig+0x4b0>
 80052ce:	e03d      	b.n	800534c <HAL_RCC_OscConfig+0x54c>
 80052d0:	40023800 	.word	0x40023800
 80052d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80052d8:	4b1f      	ldr	r3, [pc, #124]	; (8005358 <HAL_RCC_OscConfig+0x558>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d030      	beq.n	8005348 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d129      	bne.n	8005348 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052fe:	429a      	cmp	r2, r3
 8005300:	d122      	bne.n	8005348 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005308:	4013      	ands	r3, r2
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800530e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005310:	4293      	cmp	r3, r2
 8005312:	d119      	bne.n	8005348 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531e:	085b      	lsrs	r3, r3, #1
 8005320:	3b01      	subs	r3, #1
 8005322:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005324:	429a      	cmp	r2, r3
 8005326:	d10f      	bne.n	8005348 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005332:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005334:	429a      	cmp	r2, r3
 8005336:	d107      	bne.n	8005348 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005342:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005344:	429a      	cmp	r2, r3
 8005346:	d001      	beq.n	800534c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e000      	b.n	800534e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3718      	adds	r7, #24
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	40023800 	.word	0x40023800

0800535c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005366:	2300      	movs	r3, #0
 8005368:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d101      	bne.n	8005374 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e0d0      	b.n	8005516 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005374:	4b6a      	ldr	r3, [pc, #424]	; (8005520 <HAL_RCC_ClockConfig+0x1c4>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 030f 	and.w	r3, r3, #15
 800537c:	683a      	ldr	r2, [r7, #0]
 800537e:	429a      	cmp	r2, r3
 8005380:	d910      	bls.n	80053a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005382:	4b67      	ldr	r3, [pc, #412]	; (8005520 <HAL_RCC_ClockConfig+0x1c4>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f023 020f 	bic.w	r2, r3, #15
 800538a:	4965      	ldr	r1, [pc, #404]	; (8005520 <HAL_RCC_ClockConfig+0x1c4>)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	4313      	orrs	r3, r2
 8005390:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005392:	4b63      	ldr	r3, [pc, #396]	; (8005520 <HAL_RCC_ClockConfig+0x1c4>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 030f 	and.w	r3, r3, #15
 800539a:	683a      	ldr	r2, [r7, #0]
 800539c:	429a      	cmp	r2, r3
 800539e:	d001      	beq.n	80053a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e0b8      	b.n	8005516 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d020      	beq.n	80053f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0304 	and.w	r3, r3, #4
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d005      	beq.n	80053c8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053bc:	4b59      	ldr	r3, [pc, #356]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	4a58      	ldr	r2, [pc, #352]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80053c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80053c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0308 	and.w	r3, r3, #8
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d005      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053d4:	4b53      	ldr	r3, [pc, #332]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	4a52      	ldr	r2, [pc, #328]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80053da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80053de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053e0:	4b50      	ldr	r3, [pc, #320]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	494d      	ldr	r1, [pc, #308]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d040      	beq.n	8005480 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d107      	bne.n	8005416 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005406:	4b47      	ldr	r3, [pc, #284]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d115      	bne.n	800543e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e07f      	b.n	8005516 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	2b02      	cmp	r3, #2
 800541c:	d107      	bne.n	800542e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800541e:	4b41      	ldr	r3, [pc, #260]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d109      	bne.n	800543e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e073      	b.n	8005516 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800542e:	4b3d      	ldr	r3, [pc, #244]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e06b      	b.n	8005516 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800543e:	4b39      	ldr	r3, [pc, #228]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f023 0203 	bic.w	r2, r3, #3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	4936      	ldr	r1, [pc, #216]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 800544c:	4313      	orrs	r3, r2
 800544e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005450:	f7fc fdae 	bl	8001fb0 <HAL_GetTick>
 8005454:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005456:	e00a      	b.n	800546e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005458:	f7fc fdaa 	bl	8001fb0 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	f241 3288 	movw	r2, #5000	; 0x1388
 8005466:	4293      	cmp	r3, r2
 8005468:	d901      	bls.n	800546e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e053      	b.n	8005516 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800546e:	4b2d      	ldr	r3, [pc, #180]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f003 020c 	and.w	r2, r3, #12
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	429a      	cmp	r2, r3
 800547e:	d1eb      	bne.n	8005458 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005480:	4b27      	ldr	r3, [pc, #156]	; (8005520 <HAL_RCC_ClockConfig+0x1c4>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 030f 	and.w	r3, r3, #15
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	429a      	cmp	r2, r3
 800548c:	d210      	bcs.n	80054b0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800548e:	4b24      	ldr	r3, [pc, #144]	; (8005520 <HAL_RCC_ClockConfig+0x1c4>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f023 020f 	bic.w	r2, r3, #15
 8005496:	4922      	ldr	r1, [pc, #136]	; (8005520 <HAL_RCC_ClockConfig+0x1c4>)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	4313      	orrs	r3, r2
 800549c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800549e:	4b20      	ldr	r3, [pc, #128]	; (8005520 <HAL_RCC_ClockConfig+0x1c4>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 030f 	and.w	r3, r3, #15
 80054a6:	683a      	ldr	r2, [r7, #0]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d001      	beq.n	80054b0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e032      	b.n	8005516 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d008      	beq.n	80054ce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054bc:	4b19      	ldr	r3, [pc, #100]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	4916      	ldr	r1, [pc, #88]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0308 	and.w	r3, r3, #8
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d009      	beq.n	80054ee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80054da:	4b12      	ldr	r3, [pc, #72]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	00db      	lsls	r3, r3, #3
 80054e8:	490e      	ldr	r1, [pc, #56]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80054ee:	f000 f821 	bl	8005534 <HAL_RCC_GetSysClockFreq>
 80054f2:	4602      	mov	r2, r0
 80054f4:	4b0b      	ldr	r3, [pc, #44]	; (8005524 <HAL_RCC_ClockConfig+0x1c8>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	091b      	lsrs	r3, r3, #4
 80054fa:	f003 030f 	and.w	r3, r3, #15
 80054fe:	490a      	ldr	r1, [pc, #40]	; (8005528 <HAL_RCC_ClockConfig+0x1cc>)
 8005500:	5ccb      	ldrb	r3, [r1, r3]
 8005502:	fa22 f303 	lsr.w	r3, r2, r3
 8005506:	4a09      	ldr	r2, [pc, #36]	; (800552c <HAL_RCC_ClockConfig+0x1d0>)
 8005508:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800550a:	4b09      	ldr	r3, [pc, #36]	; (8005530 <HAL_RCC_ClockConfig+0x1d4>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4618      	mov	r0, r3
 8005510:	f7fc fb60 	bl	8001bd4 <HAL_InitTick>

  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	40023c00 	.word	0x40023c00
 8005524:	40023800 	.word	0x40023800
 8005528:	08021bac 	.word	0x08021bac
 800552c:	20000000 	.word	0x20000000
 8005530:	20000004 	.word	0x20000004

08005534 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005534:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005538:	b084      	sub	sp, #16
 800553a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800553c:	2300      	movs	r3, #0
 800553e:	607b      	str	r3, [r7, #4]
 8005540:	2300      	movs	r3, #0
 8005542:	60fb      	str	r3, [r7, #12]
 8005544:	2300      	movs	r3, #0
 8005546:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005548:	2300      	movs	r3, #0
 800554a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800554c:	4b67      	ldr	r3, [pc, #412]	; (80056ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	f003 030c 	and.w	r3, r3, #12
 8005554:	2b08      	cmp	r3, #8
 8005556:	d00d      	beq.n	8005574 <HAL_RCC_GetSysClockFreq+0x40>
 8005558:	2b08      	cmp	r3, #8
 800555a:	f200 80bd 	bhi.w	80056d8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800555e:	2b00      	cmp	r3, #0
 8005560:	d002      	beq.n	8005568 <HAL_RCC_GetSysClockFreq+0x34>
 8005562:	2b04      	cmp	r3, #4
 8005564:	d003      	beq.n	800556e <HAL_RCC_GetSysClockFreq+0x3a>
 8005566:	e0b7      	b.n	80056d8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005568:	4b61      	ldr	r3, [pc, #388]	; (80056f0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800556a:	60bb      	str	r3, [r7, #8]
      break;
 800556c:	e0b7      	b.n	80056de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800556e:	4b61      	ldr	r3, [pc, #388]	; (80056f4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005570:	60bb      	str	r3, [r7, #8]
      break;
 8005572:	e0b4      	b.n	80056de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005574:	4b5d      	ldr	r3, [pc, #372]	; (80056ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800557c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800557e:	4b5b      	ldr	r3, [pc, #364]	; (80056ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d04d      	beq.n	8005626 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800558a:	4b58      	ldr	r3, [pc, #352]	; (80056ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	099b      	lsrs	r3, r3, #6
 8005590:	461a      	mov	r2, r3
 8005592:	f04f 0300 	mov.w	r3, #0
 8005596:	f240 10ff 	movw	r0, #511	; 0x1ff
 800559a:	f04f 0100 	mov.w	r1, #0
 800559e:	ea02 0800 	and.w	r8, r2, r0
 80055a2:	ea03 0901 	and.w	r9, r3, r1
 80055a6:	4640      	mov	r0, r8
 80055a8:	4649      	mov	r1, r9
 80055aa:	f04f 0200 	mov.w	r2, #0
 80055ae:	f04f 0300 	mov.w	r3, #0
 80055b2:	014b      	lsls	r3, r1, #5
 80055b4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80055b8:	0142      	lsls	r2, r0, #5
 80055ba:	4610      	mov	r0, r2
 80055bc:	4619      	mov	r1, r3
 80055be:	ebb0 0008 	subs.w	r0, r0, r8
 80055c2:	eb61 0109 	sbc.w	r1, r1, r9
 80055c6:	f04f 0200 	mov.w	r2, #0
 80055ca:	f04f 0300 	mov.w	r3, #0
 80055ce:	018b      	lsls	r3, r1, #6
 80055d0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80055d4:	0182      	lsls	r2, r0, #6
 80055d6:	1a12      	subs	r2, r2, r0
 80055d8:	eb63 0301 	sbc.w	r3, r3, r1
 80055dc:	f04f 0000 	mov.w	r0, #0
 80055e0:	f04f 0100 	mov.w	r1, #0
 80055e4:	00d9      	lsls	r1, r3, #3
 80055e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80055ea:	00d0      	lsls	r0, r2, #3
 80055ec:	4602      	mov	r2, r0
 80055ee:	460b      	mov	r3, r1
 80055f0:	eb12 0208 	adds.w	r2, r2, r8
 80055f4:	eb43 0309 	adc.w	r3, r3, r9
 80055f8:	f04f 0000 	mov.w	r0, #0
 80055fc:	f04f 0100 	mov.w	r1, #0
 8005600:	0259      	lsls	r1, r3, #9
 8005602:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005606:	0250      	lsls	r0, r2, #9
 8005608:	4602      	mov	r2, r0
 800560a:	460b      	mov	r3, r1
 800560c:	4610      	mov	r0, r2
 800560e:	4619      	mov	r1, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	461a      	mov	r2, r3
 8005614:	f04f 0300 	mov.w	r3, #0
 8005618:	f7fa fe6a 	bl	80002f0 <__aeabi_uldivmod>
 800561c:	4602      	mov	r2, r0
 800561e:	460b      	mov	r3, r1
 8005620:	4613      	mov	r3, r2
 8005622:	60fb      	str	r3, [r7, #12]
 8005624:	e04a      	b.n	80056bc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005626:	4b31      	ldr	r3, [pc, #196]	; (80056ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	099b      	lsrs	r3, r3, #6
 800562c:	461a      	mov	r2, r3
 800562e:	f04f 0300 	mov.w	r3, #0
 8005632:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005636:	f04f 0100 	mov.w	r1, #0
 800563a:	ea02 0400 	and.w	r4, r2, r0
 800563e:	ea03 0501 	and.w	r5, r3, r1
 8005642:	4620      	mov	r0, r4
 8005644:	4629      	mov	r1, r5
 8005646:	f04f 0200 	mov.w	r2, #0
 800564a:	f04f 0300 	mov.w	r3, #0
 800564e:	014b      	lsls	r3, r1, #5
 8005650:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005654:	0142      	lsls	r2, r0, #5
 8005656:	4610      	mov	r0, r2
 8005658:	4619      	mov	r1, r3
 800565a:	1b00      	subs	r0, r0, r4
 800565c:	eb61 0105 	sbc.w	r1, r1, r5
 8005660:	f04f 0200 	mov.w	r2, #0
 8005664:	f04f 0300 	mov.w	r3, #0
 8005668:	018b      	lsls	r3, r1, #6
 800566a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800566e:	0182      	lsls	r2, r0, #6
 8005670:	1a12      	subs	r2, r2, r0
 8005672:	eb63 0301 	sbc.w	r3, r3, r1
 8005676:	f04f 0000 	mov.w	r0, #0
 800567a:	f04f 0100 	mov.w	r1, #0
 800567e:	00d9      	lsls	r1, r3, #3
 8005680:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005684:	00d0      	lsls	r0, r2, #3
 8005686:	4602      	mov	r2, r0
 8005688:	460b      	mov	r3, r1
 800568a:	1912      	adds	r2, r2, r4
 800568c:	eb45 0303 	adc.w	r3, r5, r3
 8005690:	f04f 0000 	mov.w	r0, #0
 8005694:	f04f 0100 	mov.w	r1, #0
 8005698:	0299      	lsls	r1, r3, #10
 800569a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800569e:	0290      	lsls	r0, r2, #10
 80056a0:	4602      	mov	r2, r0
 80056a2:	460b      	mov	r3, r1
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	461a      	mov	r2, r3
 80056ac:	f04f 0300 	mov.w	r3, #0
 80056b0:	f7fa fe1e 	bl	80002f0 <__aeabi_uldivmod>
 80056b4:	4602      	mov	r2, r0
 80056b6:	460b      	mov	r3, r1
 80056b8:	4613      	mov	r3, r2
 80056ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80056bc:	4b0b      	ldr	r3, [pc, #44]	; (80056ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	0c1b      	lsrs	r3, r3, #16
 80056c2:	f003 0303 	and.w	r3, r3, #3
 80056c6:	3301      	adds	r3, #1
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d4:	60bb      	str	r3, [r7, #8]
      break;
 80056d6:	e002      	b.n	80056de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056d8:	4b05      	ldr	r3, [pc, #20]	; (80056f0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80056da:	60bb      	str	r3, [r7, #8]
      break;
 80056dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056de:	68bb      	ldr	r3, [r7, #8]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80056ea:	bf00      	nop
 80056ec:	40023800 	.word	0x40023800
 80056f0:	00f42400 	.word	0x00f42400
 80056f4:	007a1200 	.word	0x007a1200

080056f8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056f8:	b480      	push	{r7}
 80056fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056fc:	4b03      	ldr	r3, [pc, #12]	; (800570c <HAL_RCC_GetHCLKFreq+0x14>)
 80056fe:	681b      	ldr	r3, [r3, #0]
}
 8005700:	4618      	mov	r0, r3
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	20000000 	.word	0x20000000

08005710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005714:	f7ff fff0 	bl	80056f8 <HAL_RCC_GetHCLKFreq>
 8005718:	4602      	mov	r2, r0
 800571a:	4b05      	ldr	r3, [pc, #20]	; (8005730 <HAL_RCC_GetPCLK1Freq+0x20>)
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	0a9b      	lsrs	r3, r3, #10
 8005720:	f003 0307 	and.w	r3, r3, #7
 8005724:	4903      	ldr	r1, [pc, #12]	; (8005734 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005726:	5ccb      	ldrb	r3, [r1, r3]
 8005728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800572c:	4618      	mov	r0, r3
 800572e:	bd80      	pop	{r7, pc}
 8005730:	40023800 	.word	0x40023800
 8005734:	08021bbc 	.word	0x08021bbc

08005738 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800573c:	f7ff ffdc 	bl	80056f8 <HAL_RCC_GetHCLKFreq>
 8005740:	4602      	mov	r2, r0
 8005742:	4b05      	ldr	r3, [pc, #20]	; (8005758 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	0b5b      	lsrs	r3, r3, #13
 8005748:	f003 0307 	and.w	r3, r3, #7
 800574c:	4903      	ldr	r1, [pc, #12]	; (800575c <HAL_RCC_GetPCLK2Freq+0x24>)
 800574e:	5ccb      	ldrb	r3, [r1, r3]
 8005750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005754:	4618      	mov	r0, r3
 8005756:	bd80      	pop	{r7, pc}
 8005758:	40023800 	.word	0x40023800
 800575c:	08021bbc 	.word	0x08021bbc

08005760 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	220f      	movs	r2, #15
 800576e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005770:	4b12      	ldr	r3, [pc, #72]	; (80057bc <HAL_RCC_GetClockConfig+0x5c>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f003 0203 	and.w	r2, r3, #3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800577c:	4b0f      	ldr	r3, [pc, #60]	; (80057bc <HAL_RCC_GetClockConfig+0x5c>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005788:	4b0c      	ldr	r3, [pc, #48]	; (80057bc <HAL_RCC_GetClockConfig+0x5c>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005794:	4b09      	ldr	r3, [pc, #36]	; (80057bc <HAL_RCC_GetClockConfig+0x5c>)
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	08db      	lsrs	r3, r3, #3
 800579a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80057a2:	4b07      	ldr	r3, [pc, #28]	; (80057c0 <HAL_RCC_GetClockConfig+0x60>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 020f 	and.w	r2, r3, #15
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	601a      	str	r2, [r3, #0]
}
 80057ae:	bf00      	nop
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	40023800 	.word	0x40023800
 80057c0:	40023c00 	.word	0x40023c00

080057c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b088      	sub	sp, #32
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80057cc:	2300      	movs	r3, #0
 80057ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80057d0:	2300      	movs	r3, #0
 80057d2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80057d8:	2300      	movs	r3, #0
 80057da:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80057dc:	2300      	movs	r3, #0
 80057de:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d012      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80057ec:	4b69      	ldr	r3, [pc, #420]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	4a68      	ldr	r2, [pc, #416]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057f2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80057f6:	6093      	str	r3, [r2, #8]
 80057f8:	4b66      	ldr	r3, [pc, #408]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005800:	4964      	ldr	r1, [pc, #400]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005802:	4313      	orrs	r3, r2
 8005804:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580a:	2b00      	cmp	r3, #0
 800580c:	d101      	bne.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800580e:	2301      	movs	r3, #1
 8005810:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d017      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800581e:	4b5d      	ldr	r3, [pc, #372]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005820:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005824:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800582c:	4959      	ldr	r1, [pc, #356]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800582e:	4313      	orrs	r3, r2
 8005830:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005838:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800583c:	d101      	bne.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800583e:	2301      	movs	r3, #1
 8005840:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800584a:	2301      	movs	r3, #1
 800584c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d017      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800585a:	4b4e      	ldr	r3, [pc, #312]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800585c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005860:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005868:	494a      	ldr	r1, [pc, #296]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800586a:	4313      	orrs	r3, r2
 800586c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005874:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005878:	d101      	bne.n	800587e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800587a:	2301      	movs	r3, #1
 800587c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005882:	2b00      	cmp	r3, #0
 8005884:	d101      	bne.n	800588a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005886:	2301      	movs	r3, #1
 8005888:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005896:	2301      	movs	r3, #1
 8005898:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0320 	and.w	r3, r3, #32
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 808b 	beq.w	80059be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80058a8:	4b3a      	ldr	r3, [pc, #232]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ac:	4a39      	ldr	r2, [pc, #228]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058b2:	6413      	str	r3, [r2, #64]	; 0x40
 80058b4:	4b37      	ldr	r3, [pc, #220]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058bc:	60bb      	str	r3, [r7, #8]
 80058be:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80058c0:	4b35      	ldr	r3, [pc, #212]	; (8005998 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a34      	ldr	r2, [pc, #208]	; (8005998 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80058c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058cc:	f7fc fb70 	bl	8001fb0 <HAL_GetTick>
 80058d0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80058d2:	e008      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058d4:	f7fc fb6c 	bl	8001fb0 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b64      	cmp	r3, #100	; 0x64
 80058e0:	d901      	bls.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e38f      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80058e6:	4b2c      	ldr	r3, [pc, #176]	; (8005998 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d0f0      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80058f2:	4b28      	ldr	r3, [pc, #160]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058fa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d035      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800590a:	693a      	ldr	r2, [r7, #16]
 800590c:	429a      	cmp	r2, r3
 800590e:	d02e      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005910:	4b20      	ldr	r3, [pc, #128]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005914:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005918:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800591a:	4b1e      	ldr	r3, [pc, #120]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800591c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800591e:	4a1d      	ldr	r2, [pc, #116]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005924:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005926:	4b1b      	ldr	r3, [pc, #108]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800592a:	4a1a      	ldr	r2, [pc, #104]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800592c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005930:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005932:	4a18      	ldr	r2, [pc, #96]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005938:	4b16      	ldr	r3, [pc, #88]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800593a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800593c:	f003 0301 	and.w	r3, r3, #1
 8005940:	2b01      	cmp	r3, #1
 8005942:	d114      	bne.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005944:	f7fc fb34 	bl	8001fb0 <HAL_GetTick>
 8005948:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800594a:	e00a      	b.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800594c:	f7fc fb30 	bl	8001fb0 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	f241 3288 	movw	r2, #5000	; 0x1388
 800595a:	4293      	cmp	r3, r2
 800595c:	d901      	bls.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e351      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005962:	4b0c      	ldr	r3, [pc, #48]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005966:	f003 0302 	and.w	r3, r3, #2
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0ee      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005972:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005976:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800597a:	d111      	bne.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800597c:	4b05      	ldr	r3, [pc, #20]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005988:	4b04      	ldr	r3, [pc, #16]	; (800599c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800598a:	400b      	ands	r3, r1
 800598c:	4901      	ldr	r1, [pc, #4]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800598e:	4313      	orrs	r3, r2
 8005990:	608b      	str	r3, [r1, #8]
 8005992:	e00b      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005994:	40023800 	.word	0x40023800
 8005998:	40007000 	.word	0x40007000
 800599c:	0ffffcff 	.word	0x0ffffcff
 80059a0:	4bb3      	ldr	r3, [pc, #716]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	4ab2      	ldr	r2, [pc, #712]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059a6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80059aa:	6093      	str	r3, [r2, #8]
 80059ac:	4bb0      	ldr	r3, [pc, #704]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059b8:	49ad      	ldr	r1, [pc, #692]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0310 	and.w	r3, r3, #16
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d010      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80059ca:	4ba9      	ldr	r3, [pc, #676]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059d0:	4aa7      	ldr	r2, [pc, #668]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059d6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80059da:	4ba5      	ldr	r3, [pc, #660]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059dc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e4:	49a2      	ldr	r1, [pc, #648]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00a      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059f8:	4b9d      	ldr	r3, [pc, #628]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059fe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a06:	499a      	ldr	r1, [pc, #616]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a1a:	4b95      	ldr	r3, [pc, #596]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a20:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a28:	4991      	ldr	r1, [pc, #580]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00a      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a3c:	4b8c      	ldr	r3, [pc, #560]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a4a:	4989      	ldr	r1, [pc, #548]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a5e:	4b84      	ldr	r3, [pc, #528]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a64:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a6c:	4980      	ldr	r1, [pc, #512]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00a      	beq.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a80:	4b7b      	ldr	r3, [pc, #492]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a86:	f023 0203 	bic.w	r2, r3, #3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a8e:	4978      	ldr	r1, [pc, #480]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a90:	4313      	orrs	r3, r2
 8005a92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00a      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005aa2:	4b73      	ldr	r3, [pc, #460]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aa8:	f023 020c 	bic.w	r2, r3, #12
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ab0:	496f      	ldr	r1, [pc, #444]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00a      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005ac4:	4b6a      	ldr	r3, [pc, #424]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aca:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ad2:	4967      	ldr	r1, [pc, #412]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00a      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ae6:	4b62      	ldr	r3, [pc, #392]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aec:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005af4:	495e      	ldr	r1, [pc, #376]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00a      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b08:	4b59      	ldr	r3, [pc, #356]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b0e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b16:	4956      	ldr	r1, [pc, #344]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00a      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005b2a:	4b51      	ldr	r3, [pc, #324]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b30:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b38:	494d      	ldr	r1, [pc, #308]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00a      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005b4c:	4b48      	ldr	r3, [pc, #288]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b52:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b5a:	4945      	ldr	r1, [pc, #276]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00a      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005b6e:	4b40      	ldr	r3, [pc, #256]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b74:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b7c:	493c      	ldr	r1, [pc, #240]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00a      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005b90:	4b37      	ldr	r3, [pc, #220]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b96:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b9e:	4934      	ldr	r1, [pc, #208]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d011      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005bb2:	4b2f      	ldr	r3, [pc, #188]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bb8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bc0:	492b      	ldr	r1, [pc, #172]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bcc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bd0:	d101      	bne.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0308 	and.w	r3, r3, #8
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005be2:	2301      	movs	r3, #1
 8005be4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00a      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005bf2:	4b1f      	ldr	r3, [pc, #124]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bf8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c00:	491b      	ldr	r1, [pc, #108]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00b      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005c14:	4b16      	ldr	r3, [pc, #88]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c1a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c24:	4912      	ldr	r1, [pc, #72]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00b      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005c38:	4b0d      	ldr	r3, [pc, #52]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c3e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c48:	4909      	ldr	r1, [pc, #36]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00f      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c5c:	4b04      	ldr	r3, [pc, #16]	; (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005c5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c62:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c6c:	e002      	b.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005c6e:	bf00      	nop
 8005c70:	40023800 	.word	0x40023800
 8005c74:	4986      	ldr	r1, [pc, #536]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d00b      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005c88:	4b81      	ldr	r3, [pc, #516]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c8e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c98:	497d      	ldr	r1, [pc, #500]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d006      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	f000 80d6 	beq.w	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005cb4:	4b76      	ldr	r3, [pc, #472]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a75      	ldr	r2, [pc, #468]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005cbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cc0:	f7fc f976 	bl	8001fb0 <HAL_GetTick>
 8005cc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005cc6:	e008      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005cc8:	f7fc f972 	bl	8001fb0 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b64      	cmp	r3, #100	; 0x64
 8005cd4:	d901      	bls.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e195      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005cda:	4b6d      	ldr	r3, [pc, #436]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f0      	bne.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d021      	beq.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d11d      	bne.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005cfa:	4b65      	ldr	r3, [pc, #404]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d00:	0c1b      	lsrs	r3, r3, #16
 8005d02:	f003 0303 	and.w	r3, r3, #3
 8005d06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005d08:	4b61      	ldr	r3, [pc, #388]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d0e:	0e1b      	lsrs	r3, r3, #24
 8005d10:	f003 030f 	and.w	r3, r3, #15
 8005d14:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	019a      	lsls	r2, r3, #6
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	041b      	lsls	r3, r3, #16
 8005d20:	431a      	orrs	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	061b      	lsls	r3, r3, #24
 8005d26:	431a      	orrs	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	071b      	lsls	r3, r3, #28
 8005d2e:	4958      	ldr	r1, [pc, #352]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d004      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d4a:	d00a      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d02e      	beq.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d60:	d129      	bne.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005d62:	4b4b      	ldr	r3, [pc, #300]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d68:	0c1b      	lsrs	r3, r3, #16
 8005d6a:	f003 0303 	and.w	r3, r3, #3
 8005d6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005d70:	4b47      	ldr	r3, [pc, #284]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d76:	0f1b      	lsrs	r3, r3, #28
 8005d78:	f003 0307 	and.w	r3, r3, #7
 8005d7c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	019a      	lsls	r2, r3, #6
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	041b      	lsls	r3, r3, #16
 8005d88:	431a      	orrs	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	061b      	lsls	r3, r3, #24
 8005d90:	431a      	orrs	r2, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	071b      	lsls	r3, r3, #28
 8005d96:	493e      	ldr	r1, [pc, #248]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005d9e:	4b3c      	ldr	r3, [pc, #240]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005da0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005da4:	f023 021f 	bic.w	r2, r3, #31
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dac:	3b01      	subs	r3, #1
 8005dae:	4938      	ldr	r1, [pc, #224]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d01d      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005dc2:	4b33      	ldr	r3, [pc, #204]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dc8:	0e1b      	lsrs	r3, r3, #24
 8005dca:	f003 030f 	and.w	r3, r3, #15
 8005dce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005dd0:	4b2f      	ldr	r3, [pc, #188]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dd6:	0f1b      	lsrs	r3, r3, #28
 8005dd8:	f003 0307 	and.w	r3, r3, #7
 8005ddc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	019a      	lsls	r2, r3, #6
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	691b      	ldr	r3, [r3, #16]
 8005de8:	041b      	lsls	r3, r3, #16
 8005dea:	431a      	orrs	r2, r3
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	061b      	lsls	r3, r3, #24
 8005df0:	431a      	orrs	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	071b      	lsls	r3, r3, #28
 8005df6:	4926      	ldr	r1, [pc, #152]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d011      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	019a      	lsls	r2, r3, #6
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	041b      	lsls	r3, r3, #16
 8005e16:	431a      	orrs	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	061b      	lsls	r3, r3, #24
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	071b      	lsls	r3, r3, #28
 8005e26:	491a      	ldr	r1, [pc, #104]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e2e:	4b18      	ldr	r3, [pc, #96]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a17      	ldr	r2, [pc, #92]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005e38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e3a:	f7fc f8b9 	bl	8001fb0 <HAL_GetTick>
 8005e3e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e40:	e008      	b.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005e42:	f7fc f8b5 	bl	8001fb0 <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b64      	cmp	r3, #100	; 0x64
 8005e4e:	d901      	bls.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e0d8      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e54:	4b0e      	ldr	r3, [pc, #56]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d0f0      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	f040 80ce 	bne.w	8006004 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005e68:	4b09      	ldr	r3, [pc, #36]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a08      	ldr	r2, [pc, #32]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e74:	f7fc f89c 	bl	8001fb0 <HAL_GetTick>
 8005e78:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e7a:	e00b      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005e7c:	f7fc f898 	bl	8001fb0 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	2b64      	cmp	r3, #100	; 0x64
 8005e88:	d904      	bls.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e0bb      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005e8e:	bf00      	nop
 8005e90:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e94:	4b5e      	ldr	r3, [pc, #376]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ea0:	d0ec      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d009      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d02e      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d12a      	bne.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005eca:	4b51      	ldr	r3, [pc, #324]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ed0:	0c1b      	lsrs	r3, r3, #16
 8005ed2:	f003 0303 	and.w	r3, r3, #3
 8005ed6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ed8:	4b4d      	ldr	r3, [pc, #308]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ede:	0f1b      	lsrs	r3, r3, #28
 8005ee0:	f003 0307 	and.w	r3, r3, #7
 8005ee4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	019a      	lsls	r2, r3, #6
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	041b      	lsls	r3, r3, #16
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	061b      	lsls	r3, r3, #24
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	071b      	lsls	r3, r3, #28
 8005efe:	4944      	ldr	r1, [pc, #272]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f00:	4313      	orrs	r3, r2
 8005f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005f06:	4b42      	ldr	r3, [pc, #264]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f0c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f14:	3b01      	subs	r3, #1
 8005f16:	021b      	lsls	r3, r3, #8
 8005f18:	493d      	ldr	r1, [pc, #244]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d022      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f34:	d11d      	bne.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f36:	4b36      	ldr	r3, [pc, #216]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f3c:	0e1b      	lsrs	r3, r3, #24
 8005f3e:	f003 030f 	and.w	r3, r3, #15
 8005f42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005f44:	4b32      	ldr	r3, [pc, #200]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f4a:	0f1b      	lsrs	r3, r3, #28
 8005f4c:	f003 0307 	and.w	r3, r3, #7
 8005f50:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	019a      	lsls	r2, r3, #6
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a1b      	ldr	r3, [r3, #32]
 8005f5c:	041b      	lsls	r3, r3, #16
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	061b      	lsls	r3, r3, #24
 8005f64:	431a      	orrs	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	071b      	lsls	r3, r3, #28
 8005f6a:	4929      	ldr	r1, [pc, #164]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 0308 	and.w	r3, r3, #8
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d028      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f7e:	4b24      	ldr	r3, [pc, #144]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f84:	0e1b      	lsrs	r3, r3, #24
 8005f86:	f003 030f 	and.w	r3, r3, #15
 8005f8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005f8c:	4b20      	ldr	r3, [pc, #128]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f92:	0c1b      	lsrs	r3, r3, #16
 8005f94:	f003 0303 	and.w	r3, r3, #3
 8005f98:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	695b      	ldr	r3, [r3, #20]
 8005f9e:	019a      	lsls	r2, r3, #6
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	041b      	lsls	r3, r3, #16
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	061b      	lsls	r3, r3, #24
 8005faa:	431a      	orrs	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	69db      	ldr	r3, [r3, #28]
 8005fb0:	071b      	lsls	r3, r3, #28
 8005fb2:	4917      	ldr	r1, [pc, #92]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005fba:	4b15      	ldr	r3, [pc, #84]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fc0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc8:	4911      	ldr	r1, [pc, #68]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005fd0:	4b0f      	ldr	r3, [pc, #60]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a0e      	ldr	r2, [pc, #56]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fdc:	f7fb ffe8 	bl	8001fb0 <HAL_GetTick>
 8005fe0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005fe2:	e008      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005fe4:	f7fb ffe4 	bl	8001fb0 <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	2b64      	cmp	r3, #100	; 0x64
 8005ff0:	d901      	bls.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e007      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ff6:	4b06      	ldr	r3, [pc, #24]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ffe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006002:	d1ef      	bne.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	3720      	adds	r7, #32
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	40023800 	.word	0x40023800

08006014 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e049      	b.n	80060ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d106      	bne.n	8006040 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f841 	bl	80060c2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2202      	movs	r2, #2
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	3304      	adds	r3, #4
 8006050:	4619      	mov	r1, r3
 8006052:	4610      	mov	r0, r2
 8006054:	f000 fc12 	bl	800687c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3708      	adds	r7, #8
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}

080060c2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80060c2:	b480      	push	{r7}
 80060c4:	b083      	sub	sp, #12
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80060ca:	bf00      	nop
 80060cc:	370c      	adds	r7, #12
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
	...

080060d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d001      	beq.n	80060f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	e054      	b.n	800619a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2202      	movs	r2, #2
 80060f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68da      	ldr	r2, [r3, #12]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f042 0201 	orr.w	r2, r2, #1
 8006106:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a26      	ldr	r2, [pc, #152]	; (80061a8 <HAL_TIM_Base_Start_IT+0xd0>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d022      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0x80>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800611a:	d01d      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0x80>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a22      	ldr	r2, [pc, #136]	; (80061ac <HAL_TIM_Base_Start_IT+0xd4>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d018      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0x80>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a21      	ldr	r2, [pc, #132]	; (80061b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d013      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0x80>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a1f      	ldr	r2, [pc, #124]	; (80061b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d00e      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0x80>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a1e      	ldr	r2, [pc, #120]	; (80061b8 <HAL_TIM_Base_Start_IT+0xe0>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d009      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0x80>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a1c      	ldr	r2, [pc, #112]	; (80061bc <HAL_TIM_Base_Start_IT+0xe4>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d004      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0x80>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a1b      	ldr	r2, [pc, #108]	; (80061c0 <HAL_TIM_Base_Start_IT+0xe8>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d115      	bne.n	8006184 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	689a      	ldr	r2, [r3, #8]
 800615e:	4b19      	ldr	r3, [pc, #100]	; (80061c4 <HAL_TIM_Base_Start_IT+0xec>)
 8006160:	4013      	ands	r3, r2
 8006162:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2b06      	cmp	r3, #6
 8006168:	d015      	beq.n	8006196 <HAL_TIM_Base_Start_IT+0xbe>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006170:	d011      	beq.n	8006196 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f042 0201 	orr.w	r2, r2, #1
 8006180:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006182:	e008      	b.n	8006196 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f042 0201 	orr.w	r2, r2, #1
 8006192:	601a      	str	r2, [r3, #0]
 8006194:	e000      	b.n	8006198 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006196:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3714      	adds	r7, #20
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	40010000 	.word	0x40010000
 80061ac:	40000400 	.word	0x40000400
 80061b0:	40000800 	.word	0x40000800
 80061b4:	40000c00 	.word	0x40000c00
 80061b8:	40010400 	.word	0x40010400
 80061bc:	40014000 	.word	0x40014000
 80061c0:	40001800 	.word	0x40001800
 80061c4:	00010007 	.word	0x00010007

080061c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e049      	b.n	800626e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d106      	bne.n	80061f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7fb fb94 	bl	800191c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2202      	movs	r2, #2
 80061f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	3304      	adds	r3, #4
 8006204:	4619      	mov	r1, r3
 8006206:	4610      	mov	r0, r2
 8006208:	f000 fb38 	bl	800687c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
	...

08006278 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e08f      	b.n	80063ac <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b00      	cmp	r3, #0
 8006296:	d106      	bne.n	80062a6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f7fb fa91 	bl	80017c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2202      	movs	r2, #2
 80062aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6899      	ldr	r1, [r3, #8]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4b3e      	ldr	r3, [pc, #248]	; (80063b4 <HAL_TIM_Encoder_Init+0x13c>)
 80062ba:	400b      	ands	r3, r1
 80062bc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	3304      	adds	r3, #4
 80062c6:	4619      	mov	r1, r3
 80062c8:	4610      	mov	r0, r2
 80062ca:	f000 fad7 	bl	800687c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	6a1b      	ldr	r3, [r3, #32]
 80062e4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	4b31      	ldr	r3, [pc, #196]	; (80063b8 <HAL_TIM_Encoder_Init+0x140>)
 80062f4:	4013      	ands	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	689a      	ldr	r2, [r3, #8]
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	021b      	lsls	r3, r3, #8
 8006302:	4313      	orrs	r3, r2
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	4313      	orrs	r3, r2
 8006308:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	4b2b      	ldr	r3, [pc, #172]	; (80063bc <HAL_TIM_Encoder_Init+0x144>)
 800630e:	4013      	ands	r3, r2
 8006310:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006312:	693a      	ldr	r2, [r7, #16]
 8006314:	4b2a      	ldr	r3, [pc, #168]	; (80063c0 <HAL_TIM_Encoder_Init+0x148>)
 8006316:	4013      	ands	r3, r2
 8006318:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	68da      	ldr	r2, [r3, #12]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	021b      	lsls	r3, r3, #8
 8006324:	4313      	orrs	r3, r2
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4313      	orrs	r3, r2
 800632a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	011a      	lsls	r2, r3, #4
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	031b      	lsls	r3, r3, #12
 8006338:	4313      	orrs	r3, r2
 800633a:	693a      	ldr	r2, [r7, #16]
 800633c:	4313      	orrs	r3, r2
 800633e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006346:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800634e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	685a      	ldr	r2, [r3, #4]
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	695b      	ldr	r3, [r3, #20]
 8006358:	011b      	lsls	r3, r3, #4
 800635a:	4313      	orrs	r3, r2
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	4313      	orrs	r3, r2
 8006360:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3718      	adds	r7, #24
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	fffebff8 	.word	0xfffebff8
 80063b8:	fffffcfc 	.word	0xfffffcfc
 80063bc:	fffff3f3 	.word	0xfffff3f3
 80063c0:	ffff0f0f 	.word	0xffff0f0f

080063c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	f003 0302 	and.w	r3, r3, #2
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d122      	bne.n	8006420 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f003 0302 	and.w	r3, r3, #2
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d11b      	bne.n	8006420 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f06f 0202 	mvn.w	r2, #2
 80063f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2201      	movs	r2, #1
 80063f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	f003 0303 	and.w	r3, r3, #3
 8006402:	2b00      	cmp	r3, #0
 8006404:	d003      	beq.n	800640e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 fa1a 	bl	8006840 <HAL_TIM_IC_CaptureCallback>
 800640c:	e005      	b.n	800641a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 fa0c 	bl	800682c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 fa1d 	bl	8006854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	f003 0304 	and.w	r3, r3, #4
 800642a:	2b04      	cmp	r3, #4
 800642c:	d122      	bne.n	8006474 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b04      	cmp	r3, #4
 800643a:	d11b      	bne.n	8006474 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f06f 0204 	mvn.w	r2, #4
 8006444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2202      	movs	r2, #2
 800644a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f9f0 	bl	8006840 <HAL_TIM_IC_CaptureCallback>
 8006460:	e005      	b.n	800646e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 f9e2 	bl	800682c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f9f3 	bl	8006854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	f003 0308 	and.w	r3, r3, #8
 800647e:	2b08      	cmp	r3, #8
 8006480:	d122      	bne.n	80064c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f003 0308 	and.w	r3, r3, #8
 800648c:	2b08      	cmp	r3, #8
 800648e:	d11b      	bne.n	80064c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f06f 0208 	mvn.w	r2, #8
 8006498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2204      	movs	r2, #4
 800649e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	f003 0303 	and.w	r3, r3, #3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d003      	beq.n	80064b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f9c6 	bl	8006840 <HAL_TIM_IC_CaptureCallback>
 80064b4:	e005      	b.n	80064c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 f9b8 	bl	800682c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 f9c9 	bl	8006854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	f003 0310 	and.w	r3, r3, #16
 80064d2:	2b10      	cmp	r3, #16
 80064d4:	d122      	bne.n	800651c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	f003 0310 	and.w	r3, r3, #16
 80064e0:	2b10      	cmp	r3, #16
 80064e2:	d11b      	bne.n	800651c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f06f 0210 	mvn.w	r2, #16
 80064ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2208      	movs	r2, #8
 80064f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	69db      	ldr	r3, [r3, #28]
 80064fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d003      	beq.n	800650a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 f99c 	bl	8006840 <HAL_TIM_IC_CaptureCallback>
 8006508:	e005      	b.n	8006516 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 f98e 	bl	800682c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 f99f 	bl	8006854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b01      	cmp	r3, #1
 8006528:	d10e      	bne.n	8006548 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	2b01      	cmp	r3, #1
 8006536:	d107      	bne.n	8006548 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f06f 0201 	mvn.w	r2, #1
 8006540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7fa fe06 	bl	8001154 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006552:	2b80      	cmp	r3, #128	; 0x80
 8006554:	d10e      	bne.n	8006574 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006560:	2b80      	cmp	r3, #128	; 0x80
 8006562:	d107      	bne.n	8006574 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800656c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 fd1a 	bl	8006fa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800657e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006582:	d10e      	bne.n	80065a2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800658e:	2b80      	cmp	r3, #128	; 0x80
 8006590:	d107      	bne.n	80065a2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800659a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 fd0d 	bl	8006fbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	691b      	ldr	r3, [r3, #16]
 80065a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ac:	2b40      	cmp	r3, #64	; 0x40
 80065ae:	d10e      	bne.n	80065ce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ba:	2b40      	cmp	r3, #64	; 0x40
 80065bc:	d107      	bne.n	80065ce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80065c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 f94d 	bl	8006868 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	f003 0320 	and.w	r3, r3, #32
 80065d8:	2b20      	cmp	r3, #32
 80065da:	d10e      	bne.n	80065fa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f003 0320 	and.w	r3, r3, #32
 80065e6:	2b20      	cmp	r3, #32
 80065e8:	d107      	bne.n	80065fa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f06f 0220 	mvn.w	r2, #32
 80065f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 fccd 	bl	8006f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065fa:	bf00      	nop
 80065fc:	3708      	adds	r7, #8
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
	...

08006604 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006610:	2300      	movs	r3, #0
 8006612:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800661a:	2b01      	cmp	r3, #1
 800661c:	d101      	bne.n	8006622 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800661e:	2302      	movs	r3, #2
 8006620:	e0ff      	b.n	8006822 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2201      	movs	r2, #1
 8006626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2b14      	cmp	r3, #20
 800662e:	f200 80f0 	bhi.w	8006812 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006632:	a201      	add	r2, pc, #4	; (adr r2, 8006638 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006638:	0800668d 	.word	0x0800668d
 800663c:	08006813 	.word	0x08006813
 8006640:	08006813 	.word	0x08006813
 8006644:	08006813 	.word	0x08006813
 8006648:	080066cd 	.word	0x080066cd
 800664c:	08006813 	.word	0x08006813
 8006650:	08006813 	.word	0x08006813
 8006654:	08006813 	.word	0x08006813
 8006658:	0800670f 	.word	0x0800670f
 800665c:	08006813 	.word	0x08006813
 8006660:	08006813 	.word	0x08006813
 8006664:	08006813 	.word	0x08006813
 8006668:	0800674f 	.word	0x0800674f
 800666c:	08006813 	.word	0x08006813
 8006670:	08006813 	.word	0x08006813
 8006674:	08006813 	.word	0x08006813
 8006678:	08006791 	.word	0x08006791
 800667c:	08006813 	.word	0x08006813
 8006680:	08006813 	.word	0x08006813
 8006684:	08006813 	.word	0x08006813
 8006688:	080067d1 	.word	0x080067d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68b9      	ldr	r1, [r7, #8]
 8006692:	4618      	mov	r0, r3
 8006694:	f000 f992 	bl	80069bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	699a      	ldr	r2, [r3, #24]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f042 0208 	orr.w	r2, r2, #8
 80066a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	699a      	ldr	r2, [r3, #24]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f022 0204 	bic.w	r2, r2, #4
 80066b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6999      	ldr	r1, [r3, #24]
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	691a      	ldr	r2, [r3, #16]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	619a      	str	r2, [r3, #24]
      break;
 80066ca:	e0a5      	b.n	8006818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68b9      	ldr	r1, [r7, #8]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f000 f9e4 	bl	8006aa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	699a      	ldr	r2, [r3, #24]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	699a      	ldr	r2, [r3, #24]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6999      	ldr	r1, [r3, #24]
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	021a      	lsls	r2, r3, #8
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	430a      	orrs	r2, r1
 800670a:	619a      	str	r2, [r3, #24]
      break;
 800670c:	e084      	b.n	8006818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68b9      	ldr	r1, [r7, #8]
 8006714:	4618      	mov	r0, r3
 8006716:	f000 fa3b 	bl	8006b90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	69da      	ldr	r2, [r3, #28]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f042 0208 	orr.w	r2, r2, #8
 8006728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	69da      	ldr	r2, [r3, #28]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f022 0204 	bic.w	r2, r2, #4
 8006738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	69d9      	ldr	r1, [r3, #28]
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	691a      	ldr	r2, [r3, #16]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	430a      	orrs	r2, r1
 800674a:	61da      	str	r2, [r3, #28]
      break;
 800674c:	e064      	b.n	8006818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68b9      	ldr	r1, [r7, #8]
 8006754:	4618      	mov	r0, r3
 8006756:	f000 fa91 	bl	8006c7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	69da      	ldr	r2, [r3, #28]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	69da      	ldr	r2, [r3, #28]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	69d9      	ldr	r1, [r3, #28]
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	691b      	ldr	r3, [r3, #16]
 8006784:	021a      	lsls	r2, r3, #8
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	61da      	str	r2, [r3, #28]
      break;
 800678e:	e043      	b.n	8006818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	68b9      	ldr	r1, [r7, #8]
 8006796:	4618      	mov	r0, r3
 8006798:	f000 fac8 	bl	8006d2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f042 0208 	orr.w	r2, r2, #8
 80067aa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f022 0204 	bic.w	r2, r2, #4
 80067ba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	691a      	ldr	r2, [r3, #16]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	430a      	orrs	r2, r1
 80067cc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80067ce:	e023      	b.n	8006818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68b9      	ldr	r1, [r7, #8]
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 fafa 	bl	8006dd0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	021a      	lsls	r2, r3, #8
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	430a      	orrs	r2, r1
 800680e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006810:	e002      	b.n	8006818 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	75fb      	strb	r3, [r7, #23]
      break;
 8006816:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006820:	7dfb      	ldrb	r3, [r7, #23]
}
 8006822:	4618      	mov	r0, r3
 8006824:	3718      	adds	r7, #24
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop

0800682c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006834:	bf00      	nop
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006848:	bf00      	nop
 800684a:	370c      	adds	r7, #12
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800685c:	bf00      	nop
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a40      	ldr	r2, [pc, #256]	; (8006990 <TIM_Base_SetConfig+0x114>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d013      	beq.n	80068bc <TIM_Base_SetConfig+0x40>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800689a:	d00f      	beq.n	80068bc <TIM_Base_SetConfig+0x40>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a3d      	ldr	r2, [pc, #244]	; (8006994 <TIM_Base_SetConfig+0x118>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d00b      	beq.n	80068bc <TIM_Base_SetConfig+0x40>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a3c      	ldr	r2, [pc, #240]	; (8006998 <TIM_Base_SetConfig+0x11c>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d007      	beq.n	80068bc <TIM_Base_SetConfig+0x40>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a3b      	ldr	r2, [pc, #236]	; (800699c <TIM_Base_SetConfig+0x120>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d003      	beq.n	80068bc <TIM_Base_SetConfig+0x40>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a3a      	ldr	r2, [pc, #232]	; (80069a0 <TIM_Base_SetConfig+0x124>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d108      	bne.n	80068ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a2f      	ldr	r2, [pc, #188]	; (8006990 <TIM_Base_SetConfig+0x114>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d02b      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068dc:	d027      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a2c      	ldr	r2, [pc, #176]	; (8006994 <TIM_Base_SetConfig+0x118>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d023      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a2b      	ldr	r2, [pc, #172]	; (8006998 <TIM_Base_SetConfig+0x11c>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d01f      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a2a      	ldr	r2, [pc, #168]	; (800699c <TIM_Base_SetConfig+0x120>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d01b      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a29      	ldr	r2, [pc, #164]	; (80069a0 <TIM_Base_SetConfig+0x124>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d017      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a28      	ldr	r2, [pc, #160]	; (80069a4 <TIM_Base_SetConfig+0x128>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d013      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a27      	ldr	r2, [pc, #156]	; (80069a8 <TIM_Base_SetConfig+0x12c>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d00f      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a26      	ldr	r2, [pc, #152]	; (80069ac <TIM_Base_SetConfig+0x130>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00b      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a25      	ldr	r2, [pc, #148]	; (80069b0 <TIM_Base_SetConfig+0x134>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d007      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a24      	ldr	r2, [pc, #144]	; (80069b4 <TIM_Base_SetConfig+0x138>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d003      	beq.n	800692e <TIM_Base_SetConfig+0xb2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a23      	ldr	r2, [pc, #140]	; (80069b8 <TIM_Base_SetConfig+0x13c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d108      	bne.n	8006940 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	4313      	orrs	r3, r2
 800693e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	4313      	orrs	r3, r2
 800694c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	689a      	ldr	r2, [r3, #8]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a0a      	ldr	r2, [pc, #40]	; (8006990 <TIM_Base_SetConfig+0x114>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d003      	beq.n	8006974 <TIM_Base_SetConfig+0xf8>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a0c      	ldr	r2, [pc, #48]	; (80069a0 <TIM_Base_SetConfig+0x124>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d103      	bne.n	800697c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	691a      	ldr	r2, [r3, #16]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	615a      	str	r2, [r3, #20]
}
 8006982:	bf00      	nop
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	40010000 	.word	0x40010000
 8006994:	40000400 	.word	0x40000400
 8006998:	40000800 	.word	0x40000800
 800699c:	40000c00 	.word	0x40000c00
 80069a0:	40010400 	.word	0x40010400
 80069a4:	40014000 	.word	0x40014000
 80069a8:	40014400 	.word	0x40014400
 80069ac:	40014800 	.word	0x40014800
 80069b0:	40001800 	.word	0x40001800
 80069b4:	40001c00 	.word	0x40001c00
 80069b8:	40002000 	.word	0x40002000

080069bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069bc:	b480      	push	{r7}
 80069be:	b087      	sub	sp, #28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	f023 0201 	bic.w	r2, r3, #1
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	4b2b      	ldr	r3, [pc, #172]	; (8006a94 <TIM_OC1_SetConfig+0xd8>)
 80069e8:	4013      	ands	r3, r2
 80069ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f023 0303 	bic.w	r3, r3, #3
 80069f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f023 0302 	bic.w	r3, r3, #2
 8006a04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	697a      	ldr	r2, [r7, #20]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a21      	ldr	r2, [pc, #132]	; (8006a98 <TIM_OC1_SetConfig+0xdc>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d003      	beq.n	8006a20 <TIM_OC1_SetConfig+0x64>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a20      	ldr	r2, [pc, #128]	; (8006a9c <TIM_OC1_SetConfig+0xe0>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d10c      	bne.n	8006a3a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f023 0308 	bic.w	r3, r3, #8
 8006a26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f023 0304 	bic.w	r3, r3, #4
 8006a38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a16      	ldr	r2, [pc, #88]	; (8006a98 <TIM_OC1_SetConfig+0xdc>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d003      	beq.n	8006a4a <TIM_OC1_SetConfig+0x8e>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a15      	ldr	r2, [pc, #84]	; (8006a9c <TIM_OC1_SetConfig+0xe0>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d111      	bne.n	8006a6e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	685a      	ldr	r2, [r3, #4]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	621a      	str	r2, [r3, #32]
}
 8006a88:	bf00      	nop
 8006a8a:	371c      	adds	r7, #28
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	fffeff8f 	.word	0xfffeff8f
 8006a98:	40010000 	.word	0x40010000
 8006a9c:	40010400 	.word	0x40010400

08006aa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b087      	sub	sp, #28
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	f023 0210 	bic.w	r2, r3, #16
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	4b2e      	ldr	r3, [pc, #184]	; (8006b84 <TIM_OC2_SetConfig+0xe4>)
 8006acc:	4013      	ands	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ad6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	021b      	lsls	r3, r3, #8
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	f023 0320 	bic.w	r3, r3, #32
 8006aea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	011b      	lsls	r3, r3, #4
 8006af2:	697a      	ldr	r2, [r7, #20]
 8006af4:	4313      	orrs	r3, r2
 8006af6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a23      	ldr	r2, [pc, #140]	; (8006b88 <TIM_OC2_SetConfig+0xe8>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d003      	beq.n	8006b08 <TIM_OC2_SetConfig+0x68>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a22      	ldr	r2, [pc, #136]	; (8006b8c <TIM_OC2_SetConfig+0xec>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d10d      	bne.n	8006b24 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	697a      	ldr	r2, [r7, #20]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b22:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	4a18      	ldr	r2, [pc, #96]	; (8006b88 <TIM_OC2_SetConfig+0xe8>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d003      	beq.n	8006b34 <TIM_OC2_SetConfig+0x94>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a17      	ldr	r2, [pc, #92]	; (8006b8c <TIM_OC2_SetConfig+0xec>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d113      	bne.n	8006b5c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	695b      	ldr	r3, [r3, #20]
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	693a      	ldr	r2, [r7, #16]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	693a      	ldr	r2, [r7, #16]
 8006b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	621a      	str	r2, [r3, #32]
}
 8006b76:	bf00      	nop
 8006b78:	371c      	adds	r7, #28
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	feff8fff 	.word	0xfeff8fff
 8006b88:	40010000 	.word	0x40010000
 8006b8c:	40010400 	.word	0x40010400

08006b90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	69db      	ldr	r3, [r3, #28]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4b2d      	ldr	r3, [pc, #180]	; (8006c70 <TIM_OC3_SetConfig+0xe0>)
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f023 0303 	bic.w	r3, r3, #3
 8006bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	021b      	lsls	r3, r3, #8
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a22      	ldr	r2, [pc, #136]	; (8006c74 <TIM_OC3_SetConfig+0xe4>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d003      	beq.n	8006bf6 <TIM_OC3_SetConfig+0x66>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a21      	ldr	r2, [pc, #132]	; (8006c78 <TIM_OC3_SetConfig+0xe8>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d10d      	bne.n	8006c12 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	021b      	lsls	r3, r3, #8
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a17      	ldr	r2, [pc, #92]	; (8006c74 <TIM_OC3_SetConfig+0xe4>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d003      	beq.n	8006c22 <TIM_OC3_SetConfig+0x92>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a16      	ldr	r2, [pc, #88]	; (8006c78 <TIM_OC3_SetConfig+0xe8>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d113      	bne.n	8006c4a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	011b      	lsls	r3, r3, #4
 8006c38:	693a      	ldr	r2, [r7, #16]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	011b      	lsls	r3, r3, #4
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	685a      	ldr	r2, [r3, #4]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	621a      	str	r2, [r3, #32]
}
 8006c64:	bf00      	nop
 8006c66:	371c      	adds	r7, #28
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr
 8006c70:	fffeff8f 	.word	0xfffeff8f
 8006c74:	40010000 	.word	0x40010000
 8006c78:	40010400 	.word	0x40010400

08006c7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b087      	sub	sp, #28
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	4b1e      	ldr	r3, [pc, #120]	; (8006d20 <TIM_OC4_SetConfig+0xa4>)
 8006ca8:	4013      	ands	r3, r2
 8006caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	021b      	lsls	r3, r3, #8
 8006cba:	68fa      	ldr	r2, [r7, #12]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006cc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	031b      	lsls	r3, r3, #12
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a13      	ldr	r2, [pc, #76]	; (8006d24 <TIM_OC4_SetConfig+0xa8>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d003      	beq.n	8006ce4 <TIM_OC4_SetConfig+0x68>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a12      	ldr	r2, [pc, #72]	; (8006d28 <TIM_OC4_SetConfig+0xac>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d109      	bne.n	8006cf8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	695b      	ldr	r3, [r3, #20]
 8006cf0:	019b      	lsls	r3, r3, #6
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	697a      	ldr	r2, [r7, #20]
 8006cfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	693a      	ldr	r2, [r7, #16]
 8006d10:	621a      	str	r2, [r3, #32]
}
 8006d12:	bf00      	nop
 8006d14:	371c      	adds	r7, #28
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	feff8fff 	.word	0xfeff8fff
 8006d24:	40010000 	.word	0x40010000
 8006d28:	40010400 	.word	0x40010400

08006d2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a1b      	ldr	r3, [r3, #32]
 8006d3a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	4b1b      	ldr	r3, [pc, #108]	; (8006dc4 <TIM_OC5_SetConfig+0x98>)
 8006d58:	4013      	ands	r3, r2
 8006d5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006d6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	041b      	lsls	r3, r3, #16
 8006d74:	693a      	ldr	r2, [r7, #16]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a12      	ldr	r2, [pc, #72]	; (8006dc8 <TIM_OC5_SetConfig+0x9c>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d003      	beq.n	8006d8a <TIM_OC5_SetConfig+0x5e>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a11      	ldr	r2, [pc, #68]	; (8006dcc <TIM_OC5_SetConfig+0xa0>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d109      	bne.n	8006d9e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d90:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	695b      	ldr	r3, [r3, #20]
 8006d96:	021b      	lsls	r3, r3, #8
 8006d98:	697a      	ldr	r2, [r7, #20]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	621a      	str	r2, [r3, #32]
}
 8006db8:	bf00      	nop
 8006dba:	371c      	adds	r7, #28
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr
 8006dc4:	fffeff8f 	.word	0xfffeff8f
 8006dc8:	40010000 	.word	0x40010000
 8006dcc:	40010400 	.word	0x40010400

08006dd0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b087      	sub	sp, #28
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a1b      	ldr	r3, [r3, #32]
 8006dde:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a1b      	ldr	r3, [r3, #32]
 8006dea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006df8:	68fa      	ldr	r2, [r7, #12]
 8006dfa:	4b1c      	ldr	r3, [pc, #112]	; (8006e6c <TIM_OC6_SetConfig+0x9c>)
 8006dfc:	4013      	ands	r3, r2
 8006dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	051b      	lsls	r3, r3, #20
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a13      	ldr	r2, [pc, #76]	; (8006e70 <TIM_OC6_SetConfig+0xa0>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d003      	beq.n	8006e30 <TIM_OC6_SetConfig+0x60>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a12      	ldr	r2, [pc, #72]	; (8006e74 <TIM_OC6_SetConfig+0xa4>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d109      	bne.n	8006e44 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	029b      	lsls	r3, r3, #10
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	621a      	str	r2, [r3, #32]
}
 8006e5e:	bf00      	nop
 8006e60:	371c      	adds	r7, #28
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	feff8fff 	.word	0xfeff8fff
 8006e70:	40010000 	.word	0x40010000
 8006e74:	40010400 	.word	0x40010400

08006e78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d101      	bne.n	8006e90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e8c:	2302      	movs	r3, #2
 8006e8e:	e06d      	b.n	8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a30      	ldr	r2, [pc, #192]	; (8006f78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d004      	beq.n	8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a2f      	ldr	r2, [pc, #188]	; (8006f7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d108      	bne.n	8006ed6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006eca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006edc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a20      	ldr	r2, [pc, #128]	; (8006f78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d022      	beq.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f02:	d01d      	beq.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a1d      	ldr	r2, [pc, #116]	; (8006f80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d018      	beq.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a1c      	ldr	r2, [pc, #112]	; (8006f84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d013      	beq.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a1a      	ldr	r2, [pc, #104]	; (8006f88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00e      	beq.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a15      	ldr	r2, [pc, #84]	; (8006f7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d009      	beq.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a16      	ldr	r2, [pc, #88]	; (8006f8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d004      	beq.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a15      	ldr	r2, [pc, #84]	; (8006f90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d10c      	bne.n	8006f5a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	68ba      	ldr	r2, [r7, #8]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3714      	adds	r7, #20
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr
 8006f78:	40010000 	.word	0x40010000
 8006f7c:	40010400 	.word	0x40010400
 8006f80:	40000400 	.word	0x40000400
 8006f84:	40000800 	.word	0x40000800
 8006f88:	40000c00 	.word	0x40000c00
 8006f8c:	40014000 	.word	0x40014000
 8006f90:	40001800 	.word	0x40001800

08006f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006fc4:	bf00      	nop
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d101      	bne.n	8006fe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e040      	b.n	8007064 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d106      	bne.n	8006ff8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7fa fd0a 	bl	8001a0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2224      	movs	r2, #36	; 0x24
 8006ffc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f022 0201 	bic.w	r2, r2, #1
 800700c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 fbca 	bl	80077a8 <UART_SetConfig>
 8007014:	4603      	mov	r3, r0
 8007016:	2b01      	cmp	r3, #1
 8007018:	d101      	bne.n	800701e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e022      	b.n	8007064 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 fe20 	bl	8007c6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	685a      	ldr	r2, [r3, #4]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800703a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	689a      	ldr	r2, [r3, #8]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800704a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f042 0201 	orr.w	r2, r2, #1
 800705a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 fea7 	bl	8007db0 <UART_CheckIdleState>
 8007062:	4603      	mov	r3, r0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b08a      	sub	sp, #40	; 0x28
 8007070:	af02      	add	r7, sp, #8
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	603b      	str	r3, [r7, #0]
 8007078:	4613      	mov	r3, r2
 800707a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007080:	2b20      	cmp	r3, #32
 8007082:	f040 8081 	bne.w	8007188 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d002      	beq.n	8007092 <HAL_UART_Transmit+0x26>
 800708c:	88fb      	ldrh	r3, [r7, #6]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d101      	bne.n	8007096 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e079      	b.n	800718a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800709c:	2b01      	cmp	r3, #1
 800709e:	d101      	bne.n	80070a4 <HAL_UART_Transmit+0x38>
 80070a0:	2302      	movs	r3, #2
 80070a2:	e072      	b.n	800718a <HAL_UART_Transmit+0x11e>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2200      	movs	r2, #0
 80070b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2221      	movs	r2, #33	; 0x21
 80070b8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070ba:	f7fa ff79 	bl	8001fb0 <HAL_GetTick>
 80070be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	88fa      	ldrh	r2, [r7, #6]
 80070c4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	88fa      	ldrh	r2, [r7, #6]
 80070cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d8:	d108      	bne.n	80070ec <HAL_UART_Transmit+0x80>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d104      	bne.n	80070ec <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80070e2:	2300      	movs	r3, #0
 80070e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	61bb      	str	r3, [r7, #24]
 80070ea:	e003      	b.n	80070f4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070f0:	2300      	movs	r3, #0
 80070f2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80070fc:	e02c      	b.n	8007158 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	9300      	str	r3, [sp, #0]
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	2200      	movs	r2, #0
 8007106:	2180      	movs	r1, #128	; 0x80
 8007108:	68f8      	ldr	r0, [r7, #12]
 800710a:	f000 fe9a 	bl	8007e42 <UART_WaitOnFlagUntilTimeout>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d001      	beq.n	8007118 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e038      	b.n	800718a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d10b      	bne.n	8007136 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	881b      	ldrh	r3, [r3, #0]
 8007122:	461a      	mov	r2, r3
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800712c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	3302      	adds	r3, #2
 8007132:	61bb      	str	r3, [r7, #24]
 8007134:	e007      	b.n	8007146 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	781a      	ldrb	r2, [r3, #0]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	3301      	adds	r3, #1
 8007144:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800714c:	b29b      	uxth	r3, r3
 800714e:	3b01      	subs	r3, #1
 8007150:	b29a      	uxth	r2, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800715e:	b29b      	uxth	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1cc      	bne.n	80070fe <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	2200      	movs	r2, #0
 800716c:	2140      	movs	r1, #64	; 0x40
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f000 fe67 	bl	8007e42 <UART_WaitOnFlagUntilTimeout>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800717a:	2303      	movs	r3, #3
 800717c:	e005      	b.n	800718a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2220      	movs	r2, #32
 8007182:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007184:	2300      	movs	r3, #0
 8007186:	e000      	b.n	800718a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007188:	2302      	movs	r3, #2
  }
}
 800718a:	4618      	mov	r0, r3
 800718c:	3720      	adds	r7, #32
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
	...

08007194 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b0ba      	sub	sp, #232	; 0xe8
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	69db      	ldr	r3, [r3, #28]
 80071a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80071ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80071be:	f640 030f 	movw	r3, #2063	; 0x80f
 80071c2:	4013      	ands	r3, r2
 80071c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80071c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d115      	bne.n	80071fc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80071d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071d4:	f003 0320 	and.w	r3, r3, #32
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00f      	beq.n	80071fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071e0:	f003 0320 	and.w	r3, r3, #32
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d009      	beq.n	80071fc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f000 82a4 	beq.w	800773a <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	4798      	blx	r3
      }
      return;
 80071fa:	e29e      	b.n	800773a <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80071fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007200:	2b00      	cmp	r3, #0
 8007202:	f000 8117 	beq.w	8007434 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007206:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800720a:	f003 0301 	and.w	r3, r3, #1
 800720e:	2b00      	cmp	r3, #0
 8007210:	d106      	bne.n	8007220 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007212:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007216:	4b85      	ldr	r3, [pc, #532]	; (800742c <HAL_UART_IRQHandler+0x298>)
 8007218:	4013      	ands	r3, r2
 800721a:	2b00      	cmp	r3, #0
 800721c:	f000 810a 	beq.w	8007434 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	d011      	beq.n	8007250 <HAL_UART_IRQHandler+0xbc>
 800722c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00b      	beq.n	8007250 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2201      	movs	r2, #1
 800723e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007246:	f043 0201 	orr.w	r2, r3, #1
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007254:	f003 0302 	and.w	r3, r3, #2
 8007258:	2b00      	cmp	r3, #0
 800725a:	d011      	beq.n	8007280 <HAL_UART_IRQHandler+0xec>
 800725c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007260:	f003 0301 	and.w	r3, r3, #1
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00b      	beq.n	8007280 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2202      	movs	r2, #2
 800726e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007276:	f043 0204 	orr.w	r2, r3, #4
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007284:	f003 0304 	and.w	r3, r3, #4
 8007288:	2b00      	cmp	r3, #0
 800728a:	d011      	beq.n	80072b0 <HAL_UART_IRQHandler+0x11c>
 800728c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00b      	beq.n	80072b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2204      	movs	r2, #4
 800729e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072a6:	f043 0202 	orr.w	r2, r3, #2
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072b4:	f003 0308 	and.w	r3, r3, #8
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d017      	beq.n	80072ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072c0:	f003 0320 	and.w	r3, r3, #32
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d105      	bne.n	80072d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80072c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00b      	beq.n	80072ec <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2208      	movs	r2, #8
 80072da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072e2:	f043 0208 	orr.w	r2, r3, #8
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80072ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d012      	beq.n	800731e <HAL_UART_IRQHandler+0x18a>
 80072f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007300:	2b00      	cmp	r3, #0
 8007302:	d00c      	beq.n	800731e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800730c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007314:	f043 0220 	orr.w	r2, r3, #32
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007324:	2b00      	cmp	r3, #0
 8007326:	f000 820a 	beq.w	800773e <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800732a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800732e:	f003 0320 	and.w	r3, r3, #32
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00d      	beq.n	8007352 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800733a:	f003 0320 	and.w	r3, r3, #32
 800733e:	2b00      	cmp	r3, #0
 8007340:	d007      	beq.n	8007352 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007346:	2b00      	cmp	r3, #0
 8007348:	d003      	beq.n	8007352 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007358:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007366:	2b40      	cmp	r3, #64	; 0x40
 8007368:	d005      	beq.n	8007376 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800736a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800736e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007372:	2b00      	cmp	r3, #0
 8007374:	d04f      	beq.n	8007416 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 fe27 	bl	8007fca <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007386:	2b40      	cmp	r3, #64	; 0x40
 8007388:	d141      	bne.n	800740e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	3308      	adds	r3, #8
 8007390:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007394:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007398:	e853 3f00 	ldrex	r3, [r3]
 800739c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80073a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80073a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	3308      	adds	r3, #8
 80073b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80073b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80073ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80073c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80073c6:	e841 2300 	strex	r3, r2, [r1]
 80073ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80073ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1d9      	bne.n	800738a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d013      	beq.n	8007406 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073e2:	4a13      	ldr	r2, [pc, #76]	; (8007430 <HAL_UART_IRQHandler+0x29c>)
 80073e4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7fb fdd8 	bl	8002fa0 <HAL_DMA_Abort_IT>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d017      	beq.n	8007426 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007400:	4610      	mov	r0, r2
 8007402:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007404:	e00f      	b.n	8007426 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f9ae 	bl	8007768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800740c:	e00b      	b.n	8007426 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 f9aa 	bl	8007768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007414:	e007      	b.n	8007426 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f9a6 	bl	8007768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007424:	e18b      	b.n	800773e <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007426:	bf00      	nop
    return;
 8007428:	e189      	b.n	800773e <HAL_UART_IRQHandler+0x5aa>
 800742a:	bf00      	nop
 800742c:	04000120 	.word	0x04000120
 8007430:	08008091 	.word	0x08008091

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007438:	2b01      	cmp	r3, #1
 800743a:	f040 8144 	bne.w	80076c6 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800743e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007442:	f003 0310 	and.w	r3, r3, #16
 8007446:	2b00      	cmp	r3, #0
 8007448:	f000 813d 	beq.w	80076c6 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800744c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007450:	f003 0310 	and.w	r3, r3, #16
 8007454:	2b00      	cmp	r3, #0
 8007456:	f000 8136 	beq.w	80076c6 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2210      	movs	r2, #16
 8007460:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800746c:	2b40      	cmp	r3, #64	; 0x40
 800746e:	f040 80b2 	bne.w	80075d6 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800747e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007482:	2b00      	cmp	r3, #0
 8007484:	f000 815d 	beq.w	8007742 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800748e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007492:	429a      	cmp	r2, r3
 8007494:	f080 8155 	bcs.w	8007742 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800749e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074a6:	69db      	ldr	r3, [r3, #28]
 80074a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074ac:	f000 8085 	beq.w	80075ba <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80074bc:	e853 3f00 	ldrex	r3, [r3]
 80074c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80074c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80074c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	461a      	mov	r2, r3
 80074d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80074da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80074de:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80074e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80074ea:	e841 2300 	strex	r3, r2, [r1]
 80074ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80074f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1da      	bne.n	80074b0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	3308      	adds	r3, #8
 8007500:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007504:	e853 3f00 	ldrex	r3, [r3]
 8007508:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800750a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800750c:	f023 0301 	bic.w	r3, r3, #1
 8007510:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3308      	adds	r3, #8
 800751a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800751e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007522:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007524:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007526:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800752a:	e841 2300 	strex	r3, r2, [r1]
 800752e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007530:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007532:	2b00      	cmp	r3, #0
 8007534:	d1e1      	bne.n	80074fa <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3308      	adds	r3, #8
 800753c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007540:	e853 3f00 	ldrex	r3, [r3]
 8007544:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007546:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007548:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800754c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	3308      	adds	r3, #8
 8007556:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800755a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800755c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007560:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007568:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1e3      	bne.n	8007536 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2220      	movs	r2, #32
 8007572:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007580:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007582:	e853 3f00 	ldrex	r3, [r3]
 8007586:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007588:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800758a:	f023 0310 	bic.w	r3, r3, #16
 800758e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	461a      	mov	r2, r3
 8007598:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800759c:	65bb      	str	r3, [r7, #88]	; 0x58
 800759e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80075a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80075a4:	e841 2300 	strex	r3, r2, [r1]
 80075a8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80075aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1e4      	bne.n	800757a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7fb fc83 	bl	8002ec0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	1ad3      	subs	r3, r2, r3
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	4619      	mov	r1, r3
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 f8d4 	bl	800777c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80075d4:	e0b5      	b.n	8007742 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	1ad3      	subs	r3, r2, r3
 80075e6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f000 80a7 	beq.w	8007746 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 80075f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	f000 80a2 	beq.w	8007746 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007612:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007616:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	461a      	mov	r2, r3
 8007620:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007624:	647b      	str	r3, [r7, #68]	; 0x44
 8007626:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007628:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800762a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800762c:	e841 2300 	strex	r3, r2, [r1]
 8007630:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1e4      	bne.n	8007602 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	3308      	adds	r3, #8
 800763e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007642:	e853 3f00 	ldrex	r3, [r3]
 8007646:	623b      	str	r3, [r7, #32]
   return(result);
 8007648:	6a3b      	ldr	r3, [r7, #32]
 800764a:	f023 0301 	bic.w	r3, r3, #1
 800764e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3308      	adds	r3, #8
 8007658:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800765c:	633a      	str	r2, [r7, #48]	; 0x30
 800765e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007660:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007662:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007664:	e841 2300 	strex	r3, r2, [r1]
 8007668:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800766a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1e3      	bne.n	8007638 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2220      	movs	r2, #32
 8007674:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	e853 3f00 	ldrex	r3, [r3]
 800768e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f023 0310 	bic.w	r3, r3, #16
 8007696:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	461a      	mov	r2, r3
 80076a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80076a4:	61fb      	str	r3, [r7, #28]
 80076a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a8:	69b9      	ldr	r1, [r7, #24]
 80076aa:	69fa      	ldr	r2, [r7, #28]
 80076ac:	e841 2300 	strex	r3, r2, [r1]
 80076b0:	617b      	str	r3, [r7, #20]
   return(result);
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d1e4      	bne.n	8007682 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80076bc:	4619      	mov	r1, r3
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f85c 	bl	800777c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076c4:	e03f      	b.n	8007746 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80076c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00e      	beq.n	80076f0 <HAL_UART_IRQHandler+0x55c>
 80076d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d008      	beq.n	80076f0 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80076e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f000 f853 	bl	8007794 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076ee:	e02d      	b.n	800774c <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80076f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00e      	beq.n	800771a <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80076fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007704:	2b00      	cmp	r3, #0
 8007706:	d008      	beq.n	800771a <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800770c:	2b00      	cmp	r3, #0
 800770e:	d01c      	beq.n	800774a <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	4798      	blx	r3
    }
    return;
 8007718:	e017      	b.n	800774a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800771a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800771e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007722:	2b00      	cmp	r3, #0
 8007724:	d012      	beq.n	800774c <HAL_UART_IRQHandler+0x5b8>
 8007726:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800772a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800772e:	2b00      	cmp	r3, #0
 8007730:	d00c      	beq.n	800774c <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 fcc2 	bl	80080bc <UART_EndTransmit_IT>
    return;
 8007738:	e008      	b.n	800774c <HAL_UART_IRQHandler+0x5b8>
      return;
 800773a:	bf00      	nop
 800773c:	e006      	b.n	800774c <HAL_UART_IRQHandler+0x5b8>
    return;
 800773e:	bf00      	nop
 8007740:	e004      	b.n	800774c <HAL_UART_IRQHandler+0x5b8>
      return;
 8007742:	bf00      	nop
 8007744:	e002      	b.n	800774c <HAL_UART_IRQHandler+0x5b8>
      return;
 8007746:	bf00      	nop
 8007748:	e000      	b.n	800774c <HAL_UART_IRQHandler+0x5b8>
    return;
 800774a:	bf00      	nop
  }

}
 800774c:	37e8      	adds	r7, #232	; 0xe8
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop

08007754 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007770:	bf00      	nop
 8007772:	370c      	adds	r7, #12
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr

0800777c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	460b      	mov	r3, r1
 8007786:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr

08007794 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b088      	sub	sp, #32
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077b0:	2300      	movs	r3, #0
 80077b2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689a      	ldr	r2, [r3, #8]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	691b      	ldr	r3, [r3, #16]
 80077bc:	431a      	orrs	r2, r3
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	695b      	ldr	r3, [r3, #20]
 80077c2:	431a      	orrs	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	69db      	ldr	r3, [r3, #28]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	4ba7      	ldr	r3, [pc, #668]	; (8007a70 <UART_SetConfig+0x2c8>)
 80077d4:	4013      	ands	r3, r2
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	6812      	ldr	r2, [r2, #0]
 80077da:	6979      	ldr	r1, [r7, #20]
 80077dc:	430b      	orrs	r3, r1
 80077de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	68da      	ldr	r2, [r3, #12]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	430a      	orrs	r2, r1
 80077f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a1b      	ldr	r3, [r3, #32]
 8007800:	697a      	ldr	r2, [r7, #20]
 8007802:	4313      	orrs	r3, r2
 8007804:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	430a      	orrs	r2, r1
 8007818:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a95      	ldr	r2, [pc, #596]	; (8007a74 <UART_SetConfig+0x2cc>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d120      	bne.n	8007866 <UART_SetConfig+0xbe>
 8007824:	4b94      	ldr	r3, [pc, #592]	; (8007a78 <UART_SetConfig+0x2d0>)
 8007826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800782a:	f003 0303 	and.w	r3, r3, #3
 800782e:	2b03      	cmp	r3, #3
 8007830:	d816      	bhi.n	8007860 <UART_SetConfig+0xb8>
 8007832:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <UART_SetConfig+0x90>)
 8007834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007838:	08007849 	.word	0x08007849
 800783c:	08007855 	.word	0x08007855
 8007840:	0800784f 	.word	0x0800784f
 8007844:	0800785b 	.word	0x0800785b
 8007848:	2301      	movs	r3, #1
 800784a:	77fb      	strb	r3, [r7, #31]
 800784c:	e14f      	b.n	8007aee <UART_SetConfig+0x346>
 800784e:	2302      	movs	r3, #2
 8007850:	77fb      	strb	r3, [r7, #31]
 8007852:	e14c      	b.n	8007aee <UART_SetConfig+0x346>
 8007854:	2304      	movs	r3, #4
 8007856:	77fb      	strb	r3, [r7, #31]
 8007858:	e149      	b.n	8007aee <UART_SetConfig+0x346>
 800785a:	2308      	movs	r3, #8
 800785c:	77fb      	strb	r3, [r7, #31]
 800785e:	e146      	b.n	8007aee <UART_SetConfig+0x346>
 8007860:	2310      	movs	r3, #16
 8007862:	77fb      	strb	r3, [r7, #31]
 8007864:	e143      	b.n	8007aee <UART_SetConfig+0x346>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a84      	ldr	r2, [pc, #528]	; (8007a7c <UART_SetConfig+0x2d4>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d132      	bne.n	80078d6 <UART_SetConfig+0x12e>
 8007870:	4b81      	ldr	r3, [pc, #516]	; (8007a78 <UART_SetConfig+0x2d0>)
 8007872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007876:	f003 030c 	and.w	r3, r3, #12
 800787a:	2b0c      	cmp	r3, #12
 800787c:	d828      	bhi.n	80078d0 <UART_SetConfig+0x128>
 800787e:	a201      	add	r2, pc, #4	; (adr r2, 8007884 <UART_SetConfig+0xdc>)
 8007880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007884:	080078b9 	.word	0x080078b9
 8007888:	080078d1 	.word	0x080078d1
 800788c:	080078d1 	.word	0x080078d1
 8007890:	080078d1 	.word	0x080078d1
 8007894:	080078c5 	.word	0x080078c5
 8007898:	080078d1 	.word	0x080078d1
 800789c:	080078d1 	.word	0x080078d1
 80078a0:	080078d1 	.word	0x080078d1
 80078a4:	080078bf 	.word	0x080078bf
 80078a8:	080078d1 	.word	0x080078d1
 80078ac:	080078d1 	.word	0x080078d1
 80078b0:	080078d1 	.word	0x080078d1
 80078b4:	080078cb 	.word	0x080078cb
 80078b8:	2300      	movs	r3, #0
 80078ba:	77fb      	strb	r3, [r7, #31]
 80078bc:	e117      	b.n	8007aee <UART_SetConfig+0x346>
 80078be:	2302      	movs	r3, #2
 80078c0:	77fb      	strb	r3, [r7, #31]
 80078c2:	e114      	b.n	8007aee <UART_SetConfig+0x346>
 80078c4:	2304      	movs	r3, #4
 80078c6:	77fb      	strb	r3, [r7, #31]
 80078c8:	e111      	b.n	8007aee <UART_SetConfig+0x346>
 80078ca:	2308      	movs	r3, #8
 80078cc:	77fb      	strb	r3, [r7, #31]
 80078ce:	e10e      	b.n	8007aee <UART_SetConfig+0x346>
 80078d0:	2310      	movs	r3, #16
 80078d2:	77fb      	strb	r3, [r7, #31]
 80078d4:	e10b      	b.n	8007aee <UART_SetConfig+0x346>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a69      	ldr	r2, [pc, #420]	; (8007a80 <UART_SetConfig+0x2d8>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d120      	bne.n	8007922 <UART_SetConfig+0x17a>
 80078e0:	4b65      	ldr	r3, [pc, #404]	; (8007a78 <UART_SetConfig+0x2d0>)
 80078e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078e6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80078ea:	2b30      	cmp	r3, #48	; 0x30
 80078ec:	d013      	beq.n	8007916 <UART_SetConfig+0x16e>
 80078ee:	2b30      	cmp	r3, #48	; 0x30
 80078f0:	d814      	bhi.n	800791c <UART_SetConfig+0x174>
 80078f2:	2b20      	cmp	r3, #32
 80078f4:	d009      	beq.n	800790a <UART_SetConfig+0x162>
 80078f6:	2b20      	cmp	r3, #32
 80078f8:	d810      	bhi.n	800791c <UART_SetConfig+0x174>
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d002      	beq.n	8007904 <UART_SetConfig+0x15c>
 80078fe:	2b10      	cmp	r3, #16
 8007900:	d006      	beq.n	8007910 <UART_SetConfig+0x168>
 8007902:	e00b      	b.n	800791c <UART_SetConfig+0x174>
 8007904:	2300      	movs	r3, #0
 8007906:	77fb      	strb	r3, [r7, #31]
 8007908:	e0f1      	b.n	8007aee <UART_SetConfig+0x346>
 800790a:	2302      	movs	r3, #2
 800790c:	77fb      	strb	r3, [r7, #31]
 800790e:	e0ee      	b.n	8007aee <UART_SetConfig+0x346>
 8007910:	2304      	movs	r3, #4
 8007912:	77fb      	strb	r3, [r7, #31]
 8007914:	e0eb      	b.n	8007aee <UART_SetConfig+0x346>
 8007916:	2308      	movs	r3, #8
 8007918:	77fb      	strb	r3, [r7, #31]
 800791a:	e0e8      	b.n	8007aee <UART_SetConfig+0x346>
 800791c:	2310      	movs	r3, #16
 800791e:	77fb      	strb	r3, [r7, #31]
 8007920:	e0e5      	b.n	8007aee <UART_SetConfig+0x346>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a57      	ldr	r2, [pc, #348]	; (8007a84 <UART_SetConfig+0x2dc>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d120      	bne.n	800796e <UART_SetConfig+0x1c6>
 800792c:	4b52      	ldr	r3, [pc, #328]	; (8007a78 <UART_SetConfig+0x2d0>)
 800792e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007932:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007936:	2bc0      	cmp	r3, #192	; 0xc0
 8007938:	d013      	beq.n	8007962 <UART_SetConfig+0x1ba>
 800793a:	2bc0      	cmp	r3, #192	; 0xc0
 800793c:	d814      	bhi.n	8007968 <UART_SetConfig+0x1c0>
 800793e:	2b80      	cmp	r3, #128	; 0x80
 8007940:	d009      	beq.n	8007956 <UART_SetConfig+0x1ae>
 8007942:	2b80      	cmp	r3, #128	; 0x80
 8007944:	d810      	bhi.n	8007968 <UART_SetConfig+0x1c0>
 8007946:	2b00      	cmp	r3, #0
 8007948:	d002      	beq.n	8007950 <UART_SetConfig+0x1a8>
 800794a:	2b40      	cmp	r3, #64	; 0x40
 800794c:	d006      	beq.n	800795c <UART_SetConfig+0x1b4>
 800794e:	e00b      	b.n	8007968 <UART_SetConfig+0x1c0>
 8007950:	2300      	movs	r3, #0
 8007952:	77fb      	strb	r3, [r7, #31]
 8007954:	e0cb      	b.n	8007aee <UART_SetConfig+0x346>
 8007956:	2302      	movs	r3, #2
 8007958:	77fb      	strb	r3, [r7, #31]
 800795a:	e0c8      	b.n	8007aee <UART_SetConfig+0x346>
 800795c:	2304      	movs	r3, #4
 800795e:	77fb      	strb	r3, [r7, #31]
 8007960:	e0c5      	b.n	8007aee <UART_SetConfig+0x346>
 8007962:	2308      	movs	r3, #8
 8007964:	77fb      	strb	r3, [r7, #31]
 8007966:	e0c2      	b.n	8007aee <UART_SetConfig+0x346>
 8007968:	2310      	movs	r3, #16
 800796a:	77fb      	strb	r3, [r7, #31]
 800796c:	e0bf      	b.n	8007aee <UART_SetConfig+0x346>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a45      	ldr	r2, [pc, #276]	; (8007a88 <UART_SetConfig+0x2e0>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d125      	bne.n	80079c4 <UART_SetConfig+0x21c>
 8007978:	4b3f      	ldr	r3, [pc, #252]	; (8007a78 <UART_SetConfig+0x2d0>)
 800797a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800797e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007982:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007986:	d017      	beq.n	80079b8 <UART_SetConfig+0x210>
 8007988:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800798c:	d817      	bhi.n	80079be <UART_SetConfig+0x216>
 800798e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007992:	d00b      	beq.n	80079ac <UART_SetConfig+0x204>
 8007994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007998:	d811      	bhi.n	80079be <UART_SetConfig+0x216>
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <UART_SetConfig+0x1fe>
 800799e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079a2:	d006      	beq.n	80079b2 <UART_SetConfig+0x20a>
 80079a4:	e00b      	b.n	80079be <UART_SetConfig+0x216>
 80079a6:	2300      	movs	r3, #0
 80079a8:	77fb      	strb	r3, [r7, #31]
 80079aa:	e0a0      	b.n	8007aee <UART_SetConfig+0x346>
 80079ac:	2302      	movs	r3, #2
 80079ae:	77fb      	strb	r3, [r7, #31]
 80079b0:	e09d      	b.n	8007aee <UART_SetConfig+0x346>
 80079b2:	2304      	movs	r3, #4
 80079b4:	77fb      	strb	r3, [r7, #31]
 80079b6:	e09a      	b.n	8007aee <UART_SetConfig+0x346>
 80079b8:	2308      	movs	r3, #8
 80079ba:	77fb      	strb	r3, [r7, #31]
 80079bc:	e097      	b.n	8007aee <UART_SetConfig+0x346>
 80079be:	2310      	movs	r3, #16
 80079c0:	77fb      	strb	r3, [r7, #31]
 80079c2:	e094      	b.n	8007aee <UART_SetConfig+0x346>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a30      	ldr	r2, [pc, #192]	; (8007a8c <UART_SetConfig+0x2e4>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d125      	bne.n	8007a1a <UART_SetConfig+0x272>
 80079ce:	4b2a      	ldr	r3, [pc, #168]	; (8007a78 <UART_SetConfig+0x2d0>)
 80079d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80079d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80079dc:	d017      	beq.n	8007a0e <UART_SetConfig+0x266>
 80079de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80079e2:	d817      	bhi.n	8007a14 <UART_SetConfig+0x26c>
 80079e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079e8:	d00b      	beq.n	8007a02 <UART_SetConfig+0x25a>
 80079ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079ee:	d811      	bhi.n	8007a14 <UART_SetConfig+0x26c>
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d003      	beq.n	80079fc <UART_SetConfig+0x254>
 80079f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079f8:	d006      	beq.n	8007a08 <UART_SetConfig+0x260>
 80079fa:	e00b      	b.n	8007a14 <UART_SetConfig+0x26c>
 80079fc:	2301      	movs	r3, #1
 80079fe:	77fb      	strb	r3, [r7, #31]
 8007a00:	e075      	b.n	8007aee <UART_SetConfig+0x346>
 8007a02:	2302      	movs	r3, #2
 8007a04:	77fb      	strb	r3, [r7, #31]
 8007a06:	e072      	b.n	8007aee <UART_SetConfig+0x346>
 8007a08:	2304      	movs	r3, #4
 8007a0a:	77fb      	strb	r3, [r7, #31]
 8007a0c:	e06f      	b.n	8007aee <UART_SetConfig+0x346>
 8007a0e:	2308      	movs	r3, #8
 8007a10:	77fb      	strb	r3, [r7, #31]
 8007a12:	e06c      	b.n	8007aee <UART_SetConfig+0x346>
 8007a14:	2310      	movs	r3, #16
 8007a16:	77fb      	strb	r3, [r7, #31]
 8007a18:	e069      	b.n	8007aee <UART_SetConfig+0x346>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a1c      	ldr	r2, [pc, #112]	; (8007a90 <UART_SetConfig+0x2e8>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d137      	bne.n	8007a94 <UART_SetConfig+0x2ec>
 8007a24:	4b14      	ldr	r3, [pc, #80]	; (8007a78 <UART_SetConfig+0x2d0>)
 8007a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a2a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007a2e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007a32:	d017      	beq.n	8007a64 <UART_SetConfig+0x2bc>
 8007a34:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007a38:	d817      	bhi.n	8007a6a <UART_SetConfig+0x2c2>
 8007a3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a3e:	d00b      	beq.n	8007a58 <UART_SetConfig+0x2b0>
 8007a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a44:	d811      	bhi.n	8007a6a <UART_SetConfig+0x2c2>
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <UART_SetConfig+0x2aa>
 8007a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a4e:	d006      	beq.n	8007a5e <UART_SetConfig+0x2b6>
 8007a50:	e00b      	b.n	8007a6a <UART_SetConfig+0x2c2>
 8007a52:	2300      	movs	r3, #0
 8007a54:	77fb      	strb	r3, [r7, #31]
 8007a56:	e04a      	b.n	8007aee <UART_SetConfig+0x346>
 8007a58:	2302      	movs	r3, #2
 8007a5a:	77fb      	strb	r3, [r7, #31]
 8007a5c:	e047      	b.n	8007aee <UART_SetConfig+0x346>
 8007a5e:	2304      	movs	r3, #4
 8007a60:	77fb      	strb	r3, [r7, #31]
 8007a62:	e044      	b.n	8007aee <UART_SetConfig+0x346>
 8007a64:	2308      	movs	r3, #8
 8007a66:	77fb      	strb	r3, [r7, #31]
 8007a68:	e041      	b.n	8007aee <UART_SetConfig+0x346>
 8007a6a:	2310      	movs	r3, #16
 8007a6c:	77fb      	strb	r3, [r7, #31]
 8007a6e:	e03e      	b.n	8007aee <UART_SetConfig+0x346>
 8007a70:	efff69f3 	.word	0xefff69f3
 8007a74:	40011000 	.word	0x40011000
 8007a78:	40023800 	.word	0x40023800
 8007a7c:	40004400 	.word	0x40004400
 8007a80:	40004800 	.word	0x40004800
 8007a84:	40004c00 	.word	0x40004c00
 8007a88:	40005000 	.word	0x40005000
 8007a8c:	40011400 	.word	0x40011400
 8007a90:	40007800 	.word	0x40007800
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a71      	ldr	r2, [pc, #452]	; (8007c60 <UART_SetConfig+0x4b8>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d125      	bne.n	8007aea <UART_SetConfig+0x342>
 8007a9e:	4b71      	ldr	r3, [pc, #452]	; (8007c64 <UART_SetConfig+0x4bc>)
 8007aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aa4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007aa8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007aac:	d017      	beq.n	8007ade <UART_SetConfig+0x336>
 8007aae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007ab2:	d817      	bhi.n	8007ae4 <UART_SetConfig+0x33c>
 8007ab4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ab8:	d00b      	beq.n	8007ad2 <UART_SetConfig+0x32a>
 8007aba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007abe:	d811      	bhi.n	8007ae4 <UART_SetConfig+0x33c>
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d003      	beq.n	8007acc <UART_SetConfig+0x324>
 8007ac4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ac8:	d006      	beq.n	8007ad8 <UART_SetConfig+0x330>
 8007aca:	e00b      	b.n	8007ae4 <UART_SetConfig+0x33c>
 8007acc:	2300      	movs	r3, #0
 8007ace:	77fb      	strb	r3, [r7, #31]
 8007ad0:	e00d      	b.n	8007aee <UART_SetConfig+0x346>
 8007ad2:	2302      	movs	r3, #2
 8007ad4:	77fb      	strb	r3, [r7, #31]
 8007ad6:	e00a      	b.n	8007aee <UART_SetConfig+0x346>
 8007ad8:	2304      	movs	r3, #4
 8007ada:	77fb      	strb	r3, [r7, #31]
 8007adc:	e007      	b.n	8007aee <UART_SetConfig+0x346>
 8007ade:	2308      	movs	r3, #8
 8007ae0:	77fb      	strb	r3, [r7, #31]
 8007ae2:	e004      	b.n	8007aee <UART_SetConfig+0x346>
 8007ae4:	2310      	movs	r3, #16
 8007ae6:	77fb      	strb	r3, [r7, #31]
 8007ae8:	e001      	b.n	8007aee <UART_SetConfig+0x346>
 8007aea:	2310      	movs	r3, #16
 8007aec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	69db      	ldr	r3, [r3, #28]
 8007af2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007af6:	d15a      	bne.n	8007bae <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007af8:	7ffb      	ldrb	r3, [r7, #31]
 8007afa:	2b08      	cmp	r3, #8
 8007afc:	d827      	bhi.n	8007b4e <UART_SetConfig+0x3a6>
 8007afe:	a201      	add	r2, pc, #4	; (adr r2, 8007b04 <UART_SetConfig+0x35c>)
 8007b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b04:	08007b29 	.word	0x08007b29
 8007b08:	08007b31 	.word	0x08007b31
 8007b0c:	08007b39 	.word	0x08007b39
 8007b10:	08007b4f 	.word	0x08007b4f
 8007b14:	08007b3f 	.word	0x08007b3f
 8007b18:	08007b4f 	.word	0x08007b4f
 8007b1c:	08007b4f 	.word	0x08007b4f
 8007b20:	08007b4f 	.word	0x08007b4f
 8007b24:	08007b47 	.word	0x08007b47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b28:	f7fd fdf2 	bl	8005710 <HAL_RCC_GetPCLK1Freq>
 8007b2c:	61b8      	str	r0, [r7, #24]
        break;
 8007b2e:	e013      	b.n	8007b58 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b30:	f7fd fe02 	bl	8005738 <HAL_RCC_GetPCLK2Freq>
 8007b34:	61b8      	str	r0, [r7, #24]
        break;
 8007b36:	e00f      	b.n	8007b58 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b38:	4b4b      	ldr	r3, [pc, #300]	; (8007c68 <UART_SetConfig+0x4c0>)
 8007b3a:	61bb      	str	r3, [r7, #24]
        break;
 8007b3c:	e00c      	b.n	8007b58 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b3e:	f7fd fcf9 	bl	8005534 <HAL_RCC_GetSysClockFreq>
 8007b42:	61b8      	str	r0, [r7, #24]
        break;
 8007b44:	e008      	b.n	8007b58 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b4a:	61bb      	str	r3, [r7, #24]
        break;
 8007b4c:	e004      	b.n	8007b58 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	77bb      	strb	r3, [r7, #30]
        break;
 8007b56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b58:	69bb      	ldr	r3, [r7, #24]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d074      	beq.n	8007c48 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	005a      	lsls	r2, r3, #1
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	085b      	lsrs	r3, r3, #1
 8007b68:	441a      	add	r2, r3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b72:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	2b0f      	cmp	r3, #15
 8007b78:	d916      	bls.n	8007ba8 <UART_SetConfig+0x400>
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b80:	d212      	bcs.n	8007ba8 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	f023 030f 	bic.w	r3, r3, #15
 8007b8a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	085b      	lsrs	r3, r3, #1
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	f003 0307 	and.w	r3, r3, #7
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	89fb      	ldrh	r3, [r7, #14]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	89fa      	ldrh	r2, [r7, #14]
 8007ba4:	60da      	str	r2, [r3, #12]
 8007ba6:	e04f      	b.n	8007c48 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	77bb      	strb	r3, [r7, #30]
 8007bac:	e04c      	b.n	8007c48 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bae:	7ffb      	ldrb	r3, [r7, #31]
 8007bb0:	2b08      	cmp	r3, #8
 8007bb2:	d828      	bhi.n	8007c06 <UART_SetConfig+0x45e>
 8007bb4:	a201      	add	r2, pc, #4	; (adr r2, 8007bbc <UART_SetConfig+0x414>)
 8007bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bba:	bf00      	nop
 8007bbc:	08007be1 	.word	0x08007be1
 8007bc0:	08007be9 	.word	0x08007be9
 8007bc4:	08007bf1 	.word	0x08007bf1
 8007bc8:	08007c07 	.word	0x08007c07
 8007bcc:	08007bf7 	.word	0x08007bf7
 8007bd0:	08007c07 	.word	0x08007c07
 8007bd4:	08007c07 	.word	0x08007c07
 8007bd8:	08007c07 	.word	0x08007c07
 8007bdc:	08007bff 	.word	0x08007bff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007be0:	f7fd fd96 	bl	8005710 <HAL_RCC_GetPCLK1Freq>
 8007be4:	61b8      	str	r0, [r7, #24]
        break;
 8007be6:	e013      	b.n	8007c10 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007be8:	f7fd fda6 	bl	8005738 <HAL_RCC_GetPCLK2Freq>
 8007bec:	61b8      	str	r0, [r7, #24]
        break;
 8007bee:	e00f      	b.n	8007c10 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bf0:	4b1d      	ldr	r3, [pc, #116]	; (8007c68 <UART_SetConfig+0x4c0>)
 8007bf2:	61bb      	str	r3, [r7, #24]
        break;
 8007bf4:	e00c      	b.n	8007c10 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bf6:	f7fd fc9d 	bl	8005534 <HAL_RCC_GetSysClockFreq>
 8007bfa:	61b8      	str	r0, [r7, #24]
        break;
 8007bfc:	e008      	b.n	8007c10 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c02:	61bb      	str	r3, [r7, #24]
        break;
 8007c04:	e004      	b.n	8007c10 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8007c06:	2300      	movs	r3, #0
 8007c08:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	77bb      	strb	r3, [r7, #30]
        break;
 8007c0e:	bf00      	nop
    }

    if (pclk != 0U)
 8007c10:	69bb      	ldr	r3, [r7, #24]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d018      	beq.n	8007c48 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	085a      	lsrs	r2, r3, #1
 8007c1c:	69bb      	ldr	r3, [r7, #24]
 8007c1e:	441a      	add	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c28:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	2b0f      	cmp	r3, #15
 8007c2e:	d909      	bls.n	8007c44 <UART_SetConfig+0x49c>
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c36:	d205      	bcs.n	8007c44 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	60da      	str	r2, [r3, #12]
 8007c42:	e001      	b.n	8007c48 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007c54:	7fbb      	ldrb	r3, [r7, #30]
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3720      	adds	r7, #32
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	40007c00 	.word	0x40007c00
 8007c64:	40023800 	.word	0x40023800
 8007c68:	00f42400 	.word	0x00f42400

08007c6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c78:	f003 0301 	and.w	r3, r3, #1
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00a      	beq.n	8007c96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	430a      	orrs	r2, r1
 8007c94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00a      	beq.n	8007cb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	430a      	orrs	r2, r1
 8007cb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cbc:	f003 0304 	and.w	r3, r3, #4
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00a      	beq.n	8007cda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cde:	f003 0308 	and.w	r3, r3, #8
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00a      	beq.n	8007cfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d00:	f003 0310 	and.w	r3, r3, #16
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d00a      	beq.n	8007d1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d22:	f003 0320 	and.w	r3, r3, #32
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00a      	beq.n	8007d40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	430a      	orrs	r2, r1
 8007d3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d01a      	beq.n	8007d82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d6a:	d10a      	bne.n	8007d82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	430a      	orrs	r2, r1
 8007d80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d00a      	beq.n	8007da4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	430a      	orrs	r2, r1
 8007da2:	605a      	str	r2, [r3, #4]
  }
}
 8007da4:	bf00      	nop
 8007da6:	370c      	adds	r7, #12
 8007da8:	46bd      	mov	sp, r7
 8007daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dae:	4770      	bx	lr

08007db0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b086      	sub	sp, #24
 8007db4:	af02      	add	r7, sp, #8
 8007db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dc0:	f7fa f8f6 	bl	8001fb0 <HAL_GetTick>
 8007dc4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 0308 	and.w	r3, r3, #8
 8007dd0:	2b08      	cmp	r3, #8
 8007dd2:	d10e      	bne.n	8007df2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 f82d 	bl	8007e42 <UART_WaitOnFlagUntilTimeout>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d001      	beq.n	8007df2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e023      	b.n	8007e3a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0304 	and.w	r3, r3, #4
 8007dfc:	2b04      	cmp	r3, #4
 8007dfe:	d10e      	bne.n	8007e1e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e04:	9300      	str	r3, [sp, #0]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f817 	bl	8007e42 <UART_WaitOnFlagUntilTimeout>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d001      	beq.n	8007e1e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e1a:	2303      	movs	r3, #3
 8007e1c:	e00d      	b.n	8007e3a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2220      	movs	r2, #32
 8007e22:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2220      	movs	r2, #32
 8007e28:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3710      	adds	r7, #16
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}

08007e42 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e42:	b580      	push	{r7, lr}
 8007e44:	b09c      	sub	sp, #112	; 0x70
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	60f8      	str	r0, [r7, #12]
 8007e4a:	60b9      	str	r1, [r7, #8]
 8007e4c:	603b      	str	r3, [r7, #0]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e52:	e0a5      	b.n	8007fa0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e5a:	f000 80a1 	beq.w	8007fa0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e5e:	f7fa f8a7 	bl	8001fb0 <HAL_GetTick>
 8007e62:	4602      	mov	r2, r0
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d302      	bcc.n	8007e74 <UART_WaitOnFlagUntilTimeout+0x32>
 8007e6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d13e      	bne.n	8007ef2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e7c:	e853 3f00 	ldrex	r3, [r3]
 8007e80:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007e82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e88:	667b      	str	r3, [r7, #100]	; 0x64
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	461a      	mov	r2, r3
 8007e90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e94:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007e9a:	e841 2300 	strex	r3, r2, [r1]
 8007e9e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007ea0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d1e6      	bne.n	8007e74 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	3308      	adds	r3, #8
 8007eac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eb0:	e853 3f00 	ldrex	r3, [r3]
 8007eb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb8:	f023 0301 	bic.w	r3, r3, #1
 8007ebc:	663b      	str	r3, [r7, #96]	; 0x60
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	3308      	adds	r3, #8
 8007ec4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007ec6:	64ba      	str	r2, [r7, #72]	; 0x48
 8007ec8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007ecc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ece:	e841 2300 	strex	r3, r2, [r1]
 8007ed2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1e5      	bne.n	8007ea6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2220      	movs	r2, #32
 8007ede:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2220      	movs	r2, #32
 8007ee4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e067      	b.n	8007fc2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 0304 	and.w	r3, r3, #4
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d04f      	beq.n	8007fa0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	69db      	ldr	r3, [r3, #28]
 8007f06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f0e:	d147      	bne.n	8007fa0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f18:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f22:	e853 3f00 	ldrex	r3, [r3]
 8007f26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f2e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	461a      	mov	r2, r3
 8007f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f38:	637b      	str	r3, [r7, #52]	; 0x34
 8007f3a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f40:	e841 2300 	strex	r3, r2, [r1]
 8007f44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1e6      	bne.n	8007f1a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	3308      	adds	r3, #8
 8007f52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	e853 3f00 	ldrex	r3, [r3]
 8007f5a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	f023 0301 	bic.w	r3, r3, #1
 8007f62:	66bb      	str	r3, [r7, #104]	; 0x68
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	3308      	adds	r3, #8
 8007f6a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007f6c:	623a      	str	r2, [r7, #32]
 8007f6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f70:	69f9      	ldr	r1, [r7, #28]
 8007f72:	6a3a      	ldr	r2, [r7, #32]
 8007f74:	e841 2300 	strex	r3, r2, [r1]
 8007f78:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1e5      	bne.n	8007f4c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2220      	movs	r2, #32
 8007f84:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2220      	movs	r2, #32
 8007f8a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2220      	movs	r2, #32
 8007f90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	e010      	b.n	8007fc2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	69da      	ldr	r2, [r3, #28]
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	4013      	ands	r3, r2
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	429a      	cmp	r2, r3
 8007fae:	bf0c      	ite	eq
 8007fb0:	2301      	moveq	r3, #1
 8007fb2:	2300      	movne	r3, #0
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	79fb      	ldrb	r3, [r7, #7]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	f43f af4a 	beq.w	8007e54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3770      	adds	r7, #112	; 0x70
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b095      	sub	sp, #84	; 0x54
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fda:	e853 3f00 	ldrex	r3, [r3]
 8007fde:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fe6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	461a      	mov	r2, r3
 8007fee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ff0:	643b      	str	r3, [r7, #64]	; 0x40
 8007ff2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007ff6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ff8:	e841 2300 	strex	r3, r2, [r1]
 8007ffc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1e6      	bne.n	8007fd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	3308      	adds	r3, #8
 800800a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800c:	6a3b      	ldr	r3, [r7, #32]
 800800e:	e853 3f00 	ldrex	r3, [r3]
 8008012:	61fb      	str	r3, [r7, #28]
   return(result);
 8008014:	69fb      	ldr	r3, [r7, #28]
 8008016:	f023 0301 	bic.w	r3, r3, #1
 800801a:	64bb      	str	r3, [r7, #72]	; 0x48
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	3308      	adds	r3, #8
 8008022:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008024:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008026:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008028:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800802a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800802c:	e841 2300 	strex	r3, r2, [r1]
 8008030:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1e5      	bne.n	8008004 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800803c:	2b01      	cmp	r3, #1
 800803e:	d118      	bne.n	8008072 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	e853 3f00 	ldrex	r3, [r3]
 800804c:	60bb      	str	r3, [r7, #8]
   return(result);
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	f023 0310 	bic.w	r3, r3, #16
 8008054:	647b      	str	r3, [r7, #68]	; 0x44
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800805e:	61bb      	str	r3, [r7, #24]
 8008060:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008062:	6979      	ldr	r1, [r7, #20]
 8008064:	69ba      	ldr	r2, [r7, #24]
 8008066:	e841 2300 	strex	r3, r2, [r1]
 800806a:	613b      	str	r3, [r7, #16]
   return(result);
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d1e6      	bne.n	8008040 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2220      	movs	r2, #32
 8008076:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008084:	bf00      	nop
 8008086:	3754      	adds	r7, #84	; 0x54
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080ae:	68f8      	ldr	r0, [r7, #12]
 80080b0:	f7ff fb5a 	bl	8007768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080b4:	bf00      	nop
 80080b6:	3710      	adds	r7, #16
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b088      	sub	sp, #32
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	e853 3f00 	ldrex	r3, [r3]
 80080d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080d8:	61fb      	str	r3, [r7, #28]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	461a      	mov	r2, r3
 80080e0:	69fb      	ldr	r3, [r7, #28]
 80080e2:	61bb      	str	r3, [r7, #24]
 80080e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e6:	6979      	ldr	r1, [r7, #20]
 80080e8:	69ba      	ldr	r2, [r7, #24]
 80080ea:	e841 2300 	strex	r3, r2, [r1]
 80080ee:	613b      	str	r3, [r7, #16]
   return(result);
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d1e6      	bne.n	80080c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2220      	movs	r2, #32
 80080fa:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f7ff fb26 	bl	8007754 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008108:	bf00      	nop
 800810a:	3720      	adds	r7, #32
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8008110:	b5b0      	push	{r4, r5, r7, lr}
 8008112:	b08e      	sub	sp, #56	; 0x38
 8008114:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8008116:	4ba0      	ldr	r3, [pc, #640]	; (8008398 <MX_LWIP_Init+0x288>)
 8008118:	22c0      	movs	r2, #192	; 0xc0
 800811a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800811c:	4b9e      	ldr	r3, [pc, #632]	; (8008398 <MX_LWIP_Init+0x288>)
 800811e:	22a8      	movs	r2, #168	; 0xa8
 8008120:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 8008122:	4b9d      	ldr	r3, [pc, #628]	; (8008398 <MX_LWIP_Init+0x288>)
 8008124:	2200      	movs	r2, #0
 8008126:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 20;
 8008128:	4b9b      	ldr	r3, [pc, #620]	; (8008398 <MX_LWIP_Init+0x288>)
 800812a:	2214      	movs	r2, #20
 800812c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800812e:	4b9b      	ldr	r3, [pc, #620]	; (800839c <MX_LWIP_Init+0x28c>)
 8008130:	22ff      	movs	r2, #255	; 0xff
 8008132:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8008134:	4b99      	ldr	r3, [pc, #612]	; (800839c <MX_LWIP_Init+0x28c>)
 8008136:	22ff      	movs	r2, #255	; 0xff
 8008138:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800813a:	4b98      	ldr	r3, [pc, #608]	; (800839c <MX_LWIP_Init+0x28c>)
 800813c:	22ff      	movs	r2, #255	; 0xff
 800813e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8008140:	4b96      	ldr	r3, [pc, #600]	; (800839c <MX_LWIP_Init+0x28c>)
 8008142:	2200      	movs	r2, #0
 8008144:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8008146:	4b96      	ldr	r3, [pc, #600]	; (80083a0 <MX_LWIP_Init+0x290>)
 8008148:	22c0      	movs	r2, #192	; 0xc0
 800814a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800814c:	4b94      	ldr	r3, [pc, #592]	; (80083a0 <MX_LWIP_Init+0x290>)
 800814e:	22a8      	movs	r2, #168	; 0xa8
 8008150:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 8008152:	4b93      	ldr	r3, [pc, #588]	; (80083a0 <MX_LWIP_Init+0x290>)
 8008154:	2200      	movs	r2, #0
 8008156:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8008158:	4b91      	ldr	r3, [pc, #580]	; (80083a0 <MX_LWIP_Init+0x290>)
 800815a:	2201      	movs	r2, #1
 800815c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800815e:	2100      	movs	r1, #0
 8008160:	2000      	movs	r0, #0
 8008162:	f007 fe53 	bl	800fe0c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8008166:	4b8c      	ldr	r3, [pc, #560]	; (8008398 <MX_LWIP_Init+0x288>)
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	061a      	lsls	r2, r3, #24
 800816c:	4b8a      	ldr	r3, [pc, #552]	; (8008398 <MX_LWIP_Init+0x288>)
 800816e:	785b      	ldrb	r3, [r3, #1]
 8008170:	041b      	lsls	r3, r3, #16
 8008172:	431a      	orrs	r2, r3
 8008174:	4b88      	ldr	r3, [pc, #544]	; (8008398 <MX_LWIP_Init+0x288>)
 8008176:	789b      	ldrb	r3, [r3, #2]
 8008178:	021b      	lsls	r3, r3, #8
 800817a:	4313      	orrs	r3, r2
 800817c:	4a86      	ldr	r2, [pc, #536]	; (8008398 <MX_LWIP_Init+0x288>)
 800817e:	78d2      	ldrb	r2, [r2, #3]
 8008180:	4313      	orrs	r3, r2
 8008182:	061a      	lsls	r2, r3, #24
 8008184:	4b84      	ldr	r3, [pc, #528]	; (8008398 <MX_LWIP_Init+0x288>)
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	0619      	lsls	r1, r3, #24
 800818a:	4b83      	ldr	r3, [pc, #524]	; (8008398 <MX_LWIP_Init+0x288>)
 800818c:	785b      	ldrb	r3, [r3, #1]
 800818e:	041b      	lsls	r3, r3, #16
 8008190:	4319      	orrs	r1, r3
 8008192:	4b81      	ldr	r3, [pc, #516]	; (8008398 <MX_LWIP_Init+0x288>)
 8008194:	789b      	ldrb	r3, [r3, #2]
 8008196:	021b      	lsls	r3, r3, #8
 8008198:	430b      	orrs	r3, r1
 800819a:	497f      	ldr	r1, [pc, #508]	; (8008398 <MX_LWIP_Init+0x288>)
 800819c:	78c9      	ldrb	r1, [r1, #3]
 800819e:	430b      	orrs	r3, r1
 80081a0:	021b      	lsls	r3, r3, #8
 80081a2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80081a6:	431a      	orrs	r2, r3
 80081a8:	4b7b      	ldr	r3, [pc, #492]	; (8008398 <MX_LWIP_Init+0x288>)
 80081aa:	781b      	ldrb	r3, [r3, #0]
 80081ac:	0619      	lsls	r1, r3, #24
 80081ae:	4b7a      	ldr	r3, [pc, #488]	; (8008398 <MX_LWIP_Init+0x288>)
 80081b0:	785b      	ldrb	r3, [r3, #1]
 80081b2:	041b      	lsls	r3, r3, #16
 80081b4:	4319      	orrs	r1, r3
 80081b6:	4b78      	ldr	r3, [pc, #480]	; (8008398 <MX_LWIP_Init+0x288>)
 80081b8:	789b      	ldrb	r3, [r3, #2]
 80081ba:	021b      	lsls	r3, r3, #8
 80081bc:	430b      	orrs	r3, r1
 80081be:	4976      	ldr	r1, [pc, #472]	; (8008398 <MX_LWIP_Init+0x288>)
 80081c0:	78c9      	ldrb	r1, [r1, #3]
 80081c2:	430b      	orrs	r3, r1
 80081c4:	0a1b      	lsrs	r3, r3, #8
 80081c6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80081ca:	431a      	orrs	r2, r3
 80081cc:	4b72      	ldr	r3, [pc, #456]	; (8008398 <MX_LWIP_Init+0x288>)
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	0619      	lsls	r1, r3, #24
 80081d2:	4b71      	ldr	r3, [pc, #452]	; (8008398 <MX_LWIP_Init+0x288>)
 80081d4:	785b      	ldrb	r3, [r3, #1]
 80081d6:	041b      	lsls	r3, r3, #16
 80081d8:	4319      	orrs	r1, r3
 80081da:	4b6f      	ldr	r3, [pc, #444]	; (8008398 <MX_LWIP_Init+0x288>)
 80081dc:	789b      	ldrb	r3, [r3, #2]
 80081de:	021b      	lsls	r3, r3, #8
 80081e0:	430b      	orrs	r3, r1
 80081e2:	496d      	ldr	r1, [pc, #436]	; (8008398 <MX_LWIP_Init+0x288>)
 80081e4:	78c9      	ldrb	r1, [r1, #3]
 80081e6:	430b      	orrs	r3, r1
 80081e8:	0e1b      	lsrs	r3, r3, #24
 80081ea:	4313      	orrs	r3, r2
 80081ec:	4a6d      	ldr	r2, [pc, #436]	; (80083a4 <MX_LWIP_Init+0x294>)
 80081ee:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80081f0:	4b6a      	ldr	r3, [pc, #424]	; (800839c <MX_LWIP_Init+0x28c>)
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	061a      	lsls	r2, r3, #24
 80081f6:	4b69      	ldr	r3, [pc, #420]	; (800839c <MX_LWIP_Init+0x28c>)
 80081f8:	785b      	ldrb	r3, [r3, #1]
 80081fa:	041b      	lsls	r3, r3, #16
 80081fc:	431a      	orrs	r2, r3
 80081fe:	4b67      	ldr	r3, [pc, #412]	; (800839c <MX_LWIP_Init+0x28c>)
 8008200:	789b      	ldrb	r3, [r3, #2]
 8008202:	021b      	lsls	r3, r3, #8
 8008204:	4313      	orrs	r3, r2
 8008206:	4a65      	ldr	r2, [pc, #404]	; (800839c <MX_LWIP_Init+0x28c>)
 8008208:	78d2      	ldrb	r2, [r2, #3]
 800820a:	4313      	orrs	r3, r2
 800820c:	061a      	lsls	r2, r3, #24
 800820e:	4b63      	ldr	r3, [pc, #396]	; (800839c <MX_LWIP_Init+0x28c>)
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	0619      	lsls	r1, r3, #24
 8008214:	4b61      	ldr	r3, [pc, #388]	; (800839c <MX_LWIP_Init+0x28c>)
 8008216:	785b      	ldrb	r3, [r3, #1]
 8008218:	041b      	lsls	r3, r3, #16
 800821a:	4319      	orrs	r1, r3
 800821c:	4b5f      	ldr	r3, [pc, #380]	; (800839c <MX_LWIP_Init+0x28c>)
 800821e:	789b      	ldrb	r3, [r3, #2]
 8008220:	021b      	lsls	r3, r3, #8
 8008222:	430b      	orrs	r3, r1
 8008224:	495d      	ldr	r1, [pc, #372]	; (800839c <MX_LWIP_Init+0x28c>)
 8008226:	78c9      	ldrb	r1, [r1, #3]
 8008228:	430b      	orrs	r3, r1
 800822a:	021b      	lsls	r3, r3, #8
 800822c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008230:	431a      	orrs	r2, r3
 8008232:	4b5a      	ldr	r3, [pc, #360]	; (800839c <MX_LWIP_Init+0x28c>)
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	0619      	lsls	r1, r3, #24
 8008238:	4b58      	ldr	r3, [pc, #352]	; (800839c <MX_LWIP_Init+0x28c>)
 800823a:	785b      	ldrb	r3, [r3, #1]
 800823c:	041b      	lsls	r3, r3, #16
 800823e:	4319      	orrs	r1, r3
 8008240:	4b56      	ldr	r3, [pc, #344]	; (800839c <MX_LWIP_Init+0x28c>)
 8008242:	789b      	ldrb	r3, [r3, #2]
 8008244:	021b      	lsls	r3, r3, #8
 8008246:	430b      	orrs	r3, r1
 8008248:	4954      	ldr	r1, [pc, #336]	; (800839c <MX_LWIP_Init+0x28c>)
 800824a:	78c9      	ldrb	r1, [r1, #3]
 800824c:	430b      	orrs	r3, r1
 800824e:	0a1b      	lsrs	r3, r3, #8
 8008250:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008254:	431a      	orrs	r2, r3
 8008256:	4b51      	ldr	r3, [pc, #324]	; (800839c <MX_LWIP_Init+0x28c>)
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	0619      	lsls	r1, r3, #24
 800825c:	4b4f      	ldr	r3, [pc, #316]	; (800839c <MX_LWIP_Init+0x28c>)
 800825e:	785b      	ldrb	r3, [r3, #1]
 8008260:	041b      	lsls	r3, r3, #16
 8008262:	4319      	orrs	r1, r3
 8008264:	4b4d      	ldr	r3, [pc, #308]	; (800839c <MX_LWIP_Init+0x28c>)
 8008266:	789b      	ldrb	r3, [r3, #2]
 8008268:	021b      	lsls	r3, r3, #8
 800826a:	430b      	orrs	r3, r1
 800826c:	494b      	ldr	r1, [pc, #300]	; (800839c <MX_LWIP_Init+0x28c>)
 800826e:	78c9      	ldrb	r1, [r1, #3]
 8008270:	430b      	orrs	r3, r1
 8008272:	0e1b      	lsrs	r3, r3, #24
 8008274:	4313      	orrs	r3, r2
 8008276:	4a4c      	ldr	r2, [pc, #304]	; (80083a8 <MX_LWIP_Init+0x298>)
 8008278:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800827a:	4b49      	ldr	r3, [pc, #292]	; (80083a0 <MX_LWIP_Init+0x290>)
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	061a      	lsls	r2, r3, #24
 8008280:	4b47      	ldr	r3, [pc, #284]	; (80083a0 <MX_LWIP_Init+0x290>)
 8008282:	785b      	ldrb	r3, [r3, #1]
 8008284:	041b      	lsls	r3, r3, #16
 8008286:	431a      	orrs	r2, r3
 8008288:	4b45      	ldr	r3, [pc, #276]	; (80083a0 <MX_LWIP_Init+0x290>)
 800828a:	789b      	ldrb	r3, [r3, #2]
 800828c:	021b      	lsls	r3, r3, #8
 800828e:	4313      	orrs	r3, r2
 8008290:	4a43      	ldr	r2, [pc, #268]	; (80083a0 <MX_LWIP_Init+0x290>)
 8008292:	78d2      	ldrb	r2, [r2, #3]
 8008294:	4313      	orrs	r3, r2
 8008296:	061a      	lsls	r2, r3, #24
 8008298:	4b41      	ldr	r3, [pc, #260]	; (80083a0 <MX_LWIP_Init+0x290>)
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	0619      	lsls	r1, r3, #24
 800829e:	4b40      	ldr	r3, [pc, #256]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082a0:	785b      	ldrb	r3, [r3, #1]
 80082a2:	041b      	lsls	r3, r3, #16
 80082a4:	4319      	orrs	r1, r3
 80082a6:	4b3e      	ldr	r3, [pc, #248]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082a8:	789b      	ldrb	r3, [r3, #2]
 80082aa:	021b      	lsls	r3, r3, #8
 80082ac:	430b      	orrs	r3, r1
 80082ae:	493c      	ldr	r1, [pc, #240]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082b0:	78c9      	ldrb	r1, [r1, #3]
 80082b2:	430b      	orrs	r3, r1
 80082b4:	021b      	lsls	r3, r3, #8
 80082b6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80082ba:	431a      	orrs	r2, r3
 80082bc:	4b38      	ldr	r3, [pc, #224]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	0619      	lsls	r1, r3, #24
 80082c2:	4b37      	ldr	r3, [pc, #220]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082c4:	785b      	ldrb	r3, [r3, #1]
 80082c6:	041b      	lsls	r3, r3, #16
 80082c8:	4319      	orrs	r1, r3
 80082ca:	4b35      	ldr	r3, [pc, #212]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082cc:	789b      	ldrb	r3, [r3, #2]
 80082ce:	021b      	lsls	r3, r3, #8
 80082d0:	430b      	orrs	r3, r1
 80082d2:	4933      	ldr	r1, [pc, #204]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082d4:	78c9      	ldrb	r1, [r1, #3]
 80082d6:	430b      	orrs	r3, r1
 80082d8:	0a1b      	lsrs	r3, r3, #8
 80082da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80082de:	431a      	orrs	r2, r3
 80082e0:	4b2f      	ldr	r3, [pc, #188]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	0619      	lsls	r1, r3, #24
 80082e6:	4b2e      	ldr	r3, [pc, #184]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082e8:	785b      	ldrb	r3, [r3, #1]
 80082ea:	041b      	lsls	r3, r3, #16
 80082ec:	4319      	orrs	r1, r3
 80082ee:	4b2c      	ldr	r3, [pc, #176]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082f0:	789b      	ldrb	r3, [r3, #2]
 80082f2:	021b      	lsls	r3, r3, #8
 80082f4:	430b      	orrs	r3, r1
 80082f6:	492a      	ldr	r1, [pc, #168]	; (80083a0 <MX_LWIP_Init+0x290>)
 80082f8:	78c9      	ldrb	r1, [r1, #3]
 80082fa:	430b      	orrs	r3, r1
 80082fc:	0e1b      	lsrs	r3, r3, #24
 80082fe:	4313      	orrs	r3, r2
 8008300:	4a2a      	ldr	r2, [pc, #168]	; (80083ac <MX_LWIP_Init+0x29c>)
 8008302:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8008304:	4b2a      	ldr	r3, [pc, #168]	; (80083b0 <MX_LWIP_Init+0x2a0>)
 8008306:	9302      	str	r3, [sp, #8]
 8008308:	4b2a      	ldr	r3, [pc, #168]	; (80083b4 <MX_LWIP_Init+0x2a4>)
 800830a:	9301      	str	r3, [sp, #4]
 800830c:	2300      	movs	r3, #0
 800830e:	9300      	str	r3, [sp, #0]
 8008310:	4b26      	ldr	r3, [pc, #152]	; (80083ac <MX_LWIP_Init+0x29c>)
 8008312:	4a25      	ldr	r2, [pc, #148]	; (80083a8 <MX_LWIP_Init+0x298>)
 8008314:	4923      	ldr	r1, [pc, #140]	; (80083a4 <MX_LWIP_Init+0x294>)
 8008316:	4828      	ldr	r0, [pc, #160]	; (80083b8 <MX_LWIP_Init+0x2a8>)
 8008318:	f008 fafc 	bl	8010914 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800831c:	4826      	ldr	r0, [pc, #152]	; (80083b8 <MX_LWIP_Init+0x2a8>)
 800831e:	f008 fcab 	bl	8010c78 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8008322:	4b25      	ldr	r3, [pc, #148]	; (80083b8 <MX_LWIP_Init+0x2a8>)
 8008324:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008328:	089b      	lsrs	r3, r3, #2
 800832a:	f003 0301 	and.w	r3, r3, #1
 800832e:	b2db      	uxtb	r3, r3
 8008330:	2b00      	cmp	r3, #0
 8008332:	d003      	beq.n	800833c <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8008334:	4820      	ldr	r0, [pc, #128]	; (80083b8 <MX_LWIP_Init+0x2a8>)
 8008336:	f008 fcaf 	bl	8010c98 <netif_set_up>
 800833a:	e002      	b.n	8008342 <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800833c:	481e      	ldr	r0, [pc, #120]	; (80083b8 <MX_LWIP_Init+0x2a8>)
 800833e:	f008 fd17 	bl	8010d70 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8008342:	491e      	ldr	r1, [pc, #120]	; (80083bc <MX_LWIP_Init+0x2ac>)
 8008344:	481c      	ldr	r0, [pc, #112]	; (80083b8 <MX_LWIP_Init+0x2a8>)
 8008346:	f008 fda9 	bl	8010e9c <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 800834a:	2300      	movs	r3, #0
 800834c:	623b      	str	r3, [r7, #32]
 800834e:	2300      	movs	r3, #0
 8008350:	627b      	str	r3, [r7, #36]	; 0x24
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8008352:	f107 0320 	add.w	r3, r7, #32
 8008356:	2101      	movs	r1, #1
 8008358:	4618      	mov	r0, r3
 800835a:	f000 fd97 	bl	8008e8c <osSemaphoreCreate>
 800835e:	4603      	mov	r3, r0
 8008360:	4a17      	ldr	r2, [pc, #92]	; (80083c0 <MX_LWIP_Init+0x2b0>)
 8008362:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 8008364:	4b17      	ldr	r3, [pc, #92]	; (80083c4 <MX_LWIP_Init+0x2b4>)
 8008366:	4a14      	ldr	r2, [pc, #80]	; (80083b8 <MX_LWIP_Init+0x2a8>)
 8008368:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800836a:	4b15      	ldr	r3, [pc, #84]	; (80083c0 <MX_LWIP_Init+0x2b0>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a15      	ldr	r2, [pc, #84]	; (80083c4 <MX_LWIP_Init+0x2b4>)
 8008370:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8008372:	4b15      	ldr	r3, [pc, #84]	; (80083c8 <MX_LWIP_Init+0x2b8>)
 8008374:	1d3c      	adds	r4, r7, #4
 8008376:	461d      	mov	r5, r3
 8008378:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800837a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800837c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008380:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 8008384:	1d3b      	adds	r3, r7, #4
 8008386:	490f      	ldr	r1, [pc, #60]	; (80083c4 <MX_LWIP_Init+0x2b4>)
 8008388:	4618      	mov	r0, r3
 800838a:	f000 fc82 	bl	8008c92 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800838e:	bf00      	nop
 8008390:	3728      	adds	r7, #40	; 0x28
 8008392:	46bd      	mov	sp, r7
 8008394:	bdb0      	pop	{r4, r5, r7, pc}
 8008396:	bf00      	nop
 8008398:	20006f70 	.word	0x20006f70
 800839c:	20006f6c 	.word	0x20006f6c
 80083a0:	20006f30 	.word	0x20006f30
 80083a4:	20006f68 	.word	0x20006f68
 80083a8:	20006f74 	.word	0x20006f74
 80083ac:	20006f78 	.word	0x20006f78
 80083b0:	0800fd1d 	.word	0x0800fd1d
 80083b4:	08008a21 	.word	0x08008a21
 80083b8:	20006f34 	.word	0x20006f34
 80083bc:	08008b05 	.word	0x08008b05
 80083c0:	2000090c 	.word	0x2000090c
 80083c4:	20006f28 	.word	0x20006f28
 80083c8:	0801e1f0 	.word	0x0801e1f0

080083cc <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b08e      	sub	sp, #56	; 0x38
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80083d8:	2200      	movs	r2, #0
 80083da:	601a      	str	r2, [r3, #0]
 80083dc:	605a      	str	r2, [r3, #4]
 80083de:	609a      	str	r2, [r3, #8]
 80083e0:	60da      	str	r2, [r3, #12]
 80083e2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a52      	ldr	r2, [pc, #328]	; (8008534 <HAL_ETH_MspInit+0x168>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	f040 809e 	bne.w	800852c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 80083f0:	4b51      	ldr	r3, [pc, #324]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 80083f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f4:	4a50      	ldr	r2, [pc, #320]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 80083f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80083fa:	6313      	str	r3, [r2, #48]	; 0x30
 80083fc:	4b4e      	ldr	r3, [pc, #312]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 80083fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008404:	623b      	str	r3, [r7, #32]
 8008406:	6a3b      	ldr	r3, [r7, #32]
 8008408:	4b4b      	ldr	r3, [pc, #300]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800840a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800840c:	4a4a      	ldr	r2, [pc, #296]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800840e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008412:	6313      	str	r3, [r2, #48]	; 0x30
 8008414:	4b48      	ldr	r3, [pc, #288]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008418:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800841c:	61fb      	str	r3, [r7, #28]
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	4b45      	ldr	r3, [pc, #276]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008424:	4a44      	ldr	r2, [pc, #272]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008426:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800842a:	6313      	str	r3, [r2, #48]	; 0x30
 800842c:	4b42      	ldr	r3, [pc, #264]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800842e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008430:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008434:	61bb      	str	r3, [r7, #24]
 8008436:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008438:	4b3f      	ldr	r3, [pc, #252]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800843a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800843c:	4a3e      	ldr	r2, [pc, #248]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800843e:	f043 0304 	orr.w	r3, r3, #4
 8008442:	6313      	str	r3, [r2, #48]	; 0x30
 8008444:	4b3c      	ldr	r3, [pc, #240]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008448:	f003 0304 	and.w	r3, r3, #4
 800844c:	617b      	str	r3, [r7, #20]
 800844e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008450:	4b39      	ldr	r3, [pc, #228]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008454:	4a38      	ldr	r2, [pc, #224]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008456:	f043 0301 	orr.w	r3, r3, #1
 800845a:	6313      	str	r3, [r2, #48]	; 0x30
 800845c:	4b36      	ldr	r3, [pc, #216]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800845e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008460:	f003 0301 	and.w	r3, r3, #1
 8008464:	613b      	str	r3, [r7, #16]
 8008466:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008468:	4b33      	ldr	r3, [pc, #204]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800846a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800846c:	4a32      	ldr	r2, [pc, #200]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800846e:	f043 0302 	orr.w	r3, r3, #2
 8008472:	6313      	str	r3, [r2, #48]	; 0x30
 8008474:	4b30      	ldr	r3, [pc, #192]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008478:	f003 0302 	and.w	r3, r3, #2
 800847c:	60fb      	str	r3, [r7, #12]
 800847e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8008480:	4b2d      	ldr	r3, [pc, #180]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008484:	4a2c      	ldr	r2, [pc, #176]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 8008486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800848a:	6313      	str	r3, [r2, #48]	; 0x30
 800848c:	4b2a      	ldr	r3, [pc, #168]	; (8008538 <HAL_ETH_MspInit+0x16c>)
 800848e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008494:	60bb      	str	r3, [r7, #8]
 8008496:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMI_IMDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8008498:	2332      	movs	r3, #50	; 0x32
 800849a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800849c:	2302      	movs	r3, #2
 800849e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084a0:	2300      	movs	r3, #0
 80084a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084a4:	2303      	movs	r3, #3
 80084a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80084a8:	230b      	movs	r3, #11
 80084aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80084ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80084b0:	4619      	mov	r1, r3
 80084b2:	4822      	ldr	r0, [pc, #136]	; (800853c <HAL_ETH_MspInit+0x170>)
 80084b4:	f7fc f956 	bl	8004764 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80084b8:	2386      	movs	r3, #134	; 0x86
 80084ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084bc:	2302      	movs	r3, #2
 80084be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084c0:	2300      	movs	r3, #0
 80084c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084c4:	2303      	movs	r3, #3
 80084c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80084c8:	230b      	movs	r3, #11
 80084ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80084d0:	4619      	mov	r1, r3
 80084d2:	481b      	ldr	r0, [pc, #108]	; (8008540 <HAL_ETH_MspInit+0x174>)
 80084d4:	f7fc f946 	bl	8004764 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80084d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80084dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084de:	2302      	movs	r3, #2
 80084e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084e2:	2300      	movs	r3, #0
 80084e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084e6:	2303      	movs	r3, #3
 80084e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80084ea:	230b      	movs	r3, #11
 80084ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80084ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80084f2:	4619      	mov	r1, r3
 80084f4:	4813      	ldr	r0, [pc, #76]	; (8008544 <HAL_ETH_MspInit+0x178>)
 80084f6:	f7fc f935 	bl	8004764 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXDO_Pin;
 80084fa:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80084fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008500:	2302      	movs	r3, #2
 8008502:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008504:	2300      	movs	r3, #0
 8008506:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008508:	2303      	movs	r3, #3
 800850a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800850c:	230b      	movs	r3, #11
 800850e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008510:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008514:	4619      	mov	r1, r3
 8008516:	480c      	ldr	r0, [pc, #48]	; (8008548 <HAL_ETH_MspInit+0x17c>)
 8008518:	f7fc f924 	bl	8004764 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800851c:	2200      	movs	r2, #0
 800851e:	2105      	movs	r1, #5
 8008520:	203d      	movs	r0, #61	; 0x3d
 8008522:	f7fa fbf5 	bl	8002d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8008526:	203d      	movs	r0, #61	; 0x3d
 8008528:	f7fa fc0e 	bl	8002d48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800852c:	bf00      	nop
 800852e:	3738      	adds	r7, #56	; 0x38
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	40028000 	.word	0x40028000
 8008538:	40023800 	.word	0x40023800
 800853c:	40020800 	.word	0x40020800
 8008540:	40020000 	.word	0x40020000
 8008544:	40020400 	.word	0x40020400
 8008548:	40021800 	.word	0x40021800

0800854c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8008554:	4b04      	ldr	r3, [pc, #16]	; (8008568 <HAL_ETH_RxCpltCallback+0x1c>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4618      	mov	r0, r3
 800855a:	f000 fd17 	bl	8008f8c <osSemaphoreRelease>
}
 800855e:	bf00      	nop
 8008560:	3708      	adds	r7, #8
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	20000910 	.word	0x20000910

0800856c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800856c:	b5b0      	push	{r4, r5, r7, lr}
 800856e:	b090      	sub	sp, #64	; 0x40
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8008574:	2300      	movs	r3, #0
 8008576:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8008578:	4b60      	ldr	r3, [pc, #384]	; (80086fc <low_level_init+0x190>)
 800857a:	4a61      	ldr	r2, [pc, #388]	; (8008700 <low_level_init+0x194>)
 800857c:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800857e:	4b5f      	ldr	r3, [pc, #380]	; (80086fc <low_level_init+0x190>)
 8008580:	2201      	movs	r2, #1
 8008582:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8008584:	4b5d      	ldr	r3, [pc, #372]	; (80086fc <low_level_init+0x190>)
 8008586:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800858a:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800858c:	4b5b      	ldr	r3, [pc, #364]	; (80086fc <low_level_init+0x190>)
 800858e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008592:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8008594:	4b59      	ldr	r3, [pc, #356]	; (80086fc <low_level_init+0x190>)
 8008596:	2200      	movs	r2, #0
 8008598:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800859a:	2300      	movs	r3, #0
 800859c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 80085a0:	2380      	movs	r3, #128	; 0x80
 80085a2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 80085a6:	23e1      	movs	r3, #225	; 0xe1
 80085a8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 80085ac:	2300      	movs	r3, #0
 80085ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 80085b2:	2300      	movs	r3, #0
 80085b4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 80085b8:	2300      	movs	r3, #0
 80085ba:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 80085be:	4a4f      	ldr	r2, [pc, #316]	; (80086fc <low_level_init+0x190>)
 80085c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80085c4:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 80085c6:	4b4d      	ldr	r3, [pc, #308]	; (80086fc <low_level_init+0x190>)
 80085c8:	2201      	movs	r2, #1
 80085ca:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80085cc:	4b4b      	ldr	r3, [pc, #300]	; (80086fc <low_level_init+0x190>)
 80085ce:	2200      	movs	r2, #0
 80085d0:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80085d2:	4b4a      	ldr	r3, [pc, #296]	; (80086fc <low_level_init+0x190>)
 80085d4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80085d8:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80085da:	4848      	ldr	r0, [pc, #288]	; (80086fc <low_level_init+0x190>)
 80085dc:	f7fa ff3e 	bl	800345c <HAL_ETH_Init>
 80085e0:	4603      	mov	r3, r0
 80085e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 80085e6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d108      	bne.n	8008600 <low_level_init+0x94>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80085f4:	f043 0304 	orr.w	r3, r3, #4
 80085f8:	b2da      	uxtb	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8008600:	2304      	movs	r3, #4
 8008602:	4a40      	ldr	r2, [pc, #256]	; (8008704 <low_level_init+0x198>)
 8008604:	4940      	ldr	r1, [pc, #256]	; (8008708 <low_level_init+0x19c>)
 8008606:	483d      	ldr	r0, [pc, #244]	; (80086fc <low_level_init+0x190>)
 8008608:	f7fb f8c2 	bl	8003790 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800860c:	2304      	movs	r3, #4
 800860e:	4a3f      	ldr	r2, [pc, #252]	; (800870c <low_level_init+0x1a0>)
 8008610:	493f      	ldr	r1, [pc, #252]	; (8008710 <low_level_init+0x1a4>)
 8008612:	483a      	ldr	r0, [pc, #232]	; (80086fc <low_level_init+0x190>)
 8008614:	f7fb f925 	bl	8003862 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2206      	movs	r2, #6
 800861c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8008620:	4b36      	ldr	r3, [pc, #216]	; (80086fc <low_level_init+0x190>)
 8008622:	695b      	ldr	r3, [r3, #20]
 8008624:	781a      	ldrb	r2, [r3, #0]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800862c:	4b33      	ldr	r3, [pc, #204]	; (80086fc <low_level_init+0x190>)
 800862e:	695b      	ldr	r3, [r3, #20]
 8008630:	785a      	ldrb	r2, [r3, #1]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008638:	4b30      	ldr	r3, [pc, #192]	; (80086fc <low_level_init+0x190>)
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	789a      	ldrb	r2, [r3, #2]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8008644:	4b2d      	ldr	r3, [pc, #180]	; (80086fc <low_level_init+0x190>)
 8008646:	695b      	ldr	r3, [r3, #20]
 8008648:	78da      	ldrb	r2, [r3, #3]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8008650:	4b2a      	ldr	r3, [pc, #168]	; (80086fc <low_level_init+0x190>)
 8008652:	695b      	ldr	r3, [r3, #20]
 8008654:	791a      	ldrb	r2, [r3, #4]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800865c:	4b27      	ldr	r3, [pc, #156]	; (80086fc <low_level_init+0x190>)
 800865e:	695b      	ldr	r3, [r3, #20]
 8008660:	795a      	ldrb	r2, [r3, #5]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800866e:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008676:	f043 030a 	orr.w	r3, r3, #10
 800867a:	b2da      	uxtb	r2, r3
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 8008682:	2300      	movs	r3, #0
 8008684:	62bb      	str	r3, [r7, #40]	; 0x28
 8008686:	2300      	movs	r3, #0
 8008688:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800868a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800868e:	2101      	movs	r1, #1
 8008690:	4618      	mov	r0, r3
 8008692:	f000 fbfb 	bl	8008e8c <osSemaphoreCreate>
 8008696:	4603      	mov	r3, r0
 8008698:	4a1e      	ldr	r2, [pc, #120]	; (8008714 <low_level_init+0x1a8>)
 800869a:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800869c:	4b1e      	ldr	r3, [pc, #120]	; (8008718 <low_level_init+0x1ac>)
 800869e:	f107 040c 	add.w	r4, r7, #12
 80086a2:	461d      	mov	r5, r3
 80086a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80086a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80086a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80086ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 80086b0:	f107 030c 	add.w	r3, r7, #12
 80086b4:	6879      	ldr	r1, [r7, #4]
 80086b6:	4618      	mov	r0, r3
 80086b8:	f000 faeb 	bl	8008c92 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 80086bc:	480f      	ldr	r0, [pc, #60]	; (80086fc <low_level_init+0x190>)
 80086be:	f7fb fbf8 	bl	8003eb2 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 80086c2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80086c6:	461a      	mov	r2, r3
 80086c8:	211d      	movs	r1, #29
 80086ca:	480c      	ldr	r0, [pc, #48]	; (80086fc <low_level_init+0x190>)
 80086cc:	f7fb fb23 	bl	8003d16 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 80086d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d2:	f043 030b 	orr.w	r3, r3, #11
 80086d6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80086d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086da:	461a      	mov	r2, r3
 80086dc:	211d      	movs	r1, #29
 80086de:	4807      	ldr	r0, [pc, #28]	; (80086fc <low_level_init+0x190>)
 80086e0:	f7fb fb81 	bl	8003de6 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 80086e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80086e8:	461a      	mov	r2, r3
 80086ea:	211d      	movs	r1, #29
 80086ec:	4803      	ldr	r0, [pc, #12]	; (80086fc <low_level_init+0x190>)
 80086ee:	f7fb fb12 	bl	8003d16 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 80086f2:	bf00      	nop
 80086f4:	3740      	adds	r7, #64	; 0x40
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bdb0      	pop	{r4, r5, r7, pc}
 80086fa:	bf00      	nop
 80086fc:	2000884c 	.word	0x2000884c
 8008700:	40028000 	.word	0x40028000
 8008704:	20008894 	.word	0x20008894
 8008708:	20006f7c 	.word	0x20006f7c
 800870c:	20006ffc 	.word	0x20006ffc
 8008710:	200087cc 	.word	0x200087cc
 8008714:	20000910 	.word	0x20000910
 8008718:	0801e214 	.word	0x0801e214

0800871c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b08a      	sub	sp, #40	; 0x28
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8008726:	4b4b      	ldr	r3, [pc, #300]	; (8008854 <low_level_output+0x138>)
 8008728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800872e:	2300      	movs	r3, #0
 8008730:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8008732:	2300      	movs	r3, #0
 8008734:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8008736:	2300      	movs	r3, #0
 8008738:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800873a:	2300      	movs	r3, #0
 800873c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800873e:	4b45      	ldr	r3, [pc, #276]	; (8008854 <low_level_output+0x138>)
 8008740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008742:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8008744:	2300      	movs	r3, #0
 8008746:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	623b      	str	r3, [r7, #32]
 800874c:	e05a      	b.n	8008804 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	2b00      	cmp	r3, #0
 8008754:	da03      	bge.n	800875e <low_level_output+0x42>
      {
        errval = ERR_USE;
 8008756:	23f8      	movs	r3, #248	; 0xf8
 8008758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800875c:	e05c      	b.n	8008818 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800875e:	6a3b      	ldr	r3, [r7, #32]
 8008760:	895b      	ldrh	r3, [r3, #10]
 8008762:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8008764:	2300      	movs	r3, #0
 8008766:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8008768:	e02f      	b.n	80087ca <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800876a:	69fa      	ldr	r2, [r7, #28]
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	18d0      	adds	r0, r2, r3
 8008770:	6a3b      	ldr	r3, [r7, #32]
 8008772:	685a      	ldr	r2, [r3, #4]
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	18d1      	adds	r1, r2, r3
 8008778:	693a      	ldr	r2, [r7, #16]
 800877a:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800877e:	1a9b      	subs	r3, r3, r2
 8008780:	461a      	mov	r2, r3
 8008782:	f012 fe43 	bl	801b40c <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800878c:	69bb      	ldr	r3, [r7, #24]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	2b00      	cmp	r3, #0
 8008792:	da03      	bge.n	800879c <low_level_output+0x80>
        {
          errval = ERR_USE;
 8008794:	23f8      	movs	r3, #248	; 0xf8
 8008796:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800879a:	e03d      	b.n	8008818 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80087a2:	693a      	ldr	r2, [r7, #16]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	4413      	add	r3, r2
 80087a8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80087ac:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80087ae:	68ba      	ldr	r2, [r7, #8]
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	1ad3      	subs	r3, r2, r3
 80087b4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80087b8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80087ba:	697a      	ldr	r2, [r7, #20]
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80087c4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 80087c6:	2300      	movs	r3, #0
 80087c8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	4413      	add	r3, r2
 80087d0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d8c8      	bhi.n	800876a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 80087d8:	69fa      	ldr	r2, [r7, #28]
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	18d0      	adds	r0, r2, r3
 80087de:	6a3b      	ldr	r3, [r7, #32]
 80087e0:	685a      	ldr	r2, [r3, #4]
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	4413      	add	r3, r2
 80087e6:	68fa      	ldr	r2, [r7, #12]
 80087e8:	4619      	mov	r1, r3
 80087ea:	f012 fe0f 	bl	801b40c <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 80087ee:	693a      	ldr	r2, [r7, #16]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	4413      	add	r3, r2
 80087f4:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 80087f6:	697a      	ldr	r2, [r7, #20]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	4413      	add	r3, r2
 80087fc:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 80087fe:	6a3b      	ldr	r3, [r7, #32]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	623b      	str	r3, [r7, #32]
 8008804:	6a3b      	ldr	r3, [r7, #32]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1a1      	bne.n	800874e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800880a:	6979      	ldr	r1, [r7, #20]
 800880c:	4811      	ldr	r0, [pc, #68]	; (8008854 <low_level_output+0x138>)
 800880e:	f7fb f895 	bl	800393c <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8008812:	2300      	movs	r3, #0
 8008814:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8008818:	4b0e      	ldr	r3, [pc, #56]	; (8008854 <low_level_output+0x138>)
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	f241 0314 	movw	r3, #4116	; 0x1014
 8008820:	4413      	add	r3, r2
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f003 0320 	and.w	r3, r3, #32
 8008828:	2b00      	cmp	r3, #0
 800882a:	d00d      	beq.n	8008848 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800882c:	4b09      	ldr	r3, [pc, #36]	; (8008854 <low_level_output+0x138>)
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	f241 0314 	movw	r3, #4116	; 0x1014
 8008834:	4413      	add	r3, r2
 8008836:	2220      	movs	r2, #32
 8008838:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800883a:	4b06      	ldr	r3, [pc, #24]	; (8008854 <low_level_output+0x138>)
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	f241 0304 	movw	r3, #4100	; 0x1004
 8008842:	4413      	add	r3, r2
 8008844:	2200      	movs	r2, #0
 8008846:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8008848:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800884c:	4618      	mov	r0, r3
 800884e:	3728      	adds	r7, #40	; 0x28
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}
 8008854:	2000884c 	.word	0x2000884c

08008858 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b08c      	sub	sp, #48	; 0x30
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8008860:	2300      	movs	r3, #0
 8008862:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8008864:	2300      	movs	r3, #0
 8008866:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8008868:	2300      	movs	r3, #0
 800886a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800886c:	2300      	movs	r3, #0
 800886e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8008870:	2300      	movs	r3, #0
 8008872:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8008874:	2300      	movs	r3, #0
 8008876:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8008878:	2300      	movs	r3, #0
 800887a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800887c:	484f      	ldr	r0, [pc, #316]	; (80089bc <low_level_input+0x164>)
 800887e:	f7fb f947 	bl	8003b10 <HAL_ETH_GetReceivedFrame_IT>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d001      	beq.n	800888c <low_level_input+0x34>

    return NULL;
 8008888:	2300      	movs	r3, #0
 800888a:	e092      	b.n	80089b2 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800888c:	4b4b      	ldr	r3, [pc, #300]	; (80089bc <low_level_input+0x164>)
 800888e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008890:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8008892:	4b4a      	ldr	r3, [pc, #296]	; (80089bc <low_level_input+0x164>)
 8008894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008896:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8008898:	89fb      	ldrh	r3, [r7, #14]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d007      	beq.n	80088ae <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800889e:	89fb      	ldrh	r3, [r7, #14]
 80088a0:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80088a4:	4619      	mov	r1, r3
 80088a6:	2000      	movs	r0, #0
 80088a8:	f008 fbc2 	bl	8011030 <pbuf_alloc>
 80088ac:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 80088ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d04b      	beq.n	800894c <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80088b4:	4b41      	ldr	r3, [pc, #260]	; (80089bc <low_level_input+0x164>)
 80088b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088b8:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 80088ba:	2300      	movs	r3, #0
 80088bc:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80088be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80088c2:	e040      	b.n	8008946 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 80088c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c6:	895b      	ldrh	r3, [r3, #10]
 80088c8:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 80088ca:	2300      	movs	r3, #0
 80088cc:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80088ce:	e021      	b.n	8008914 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 80088d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088d2:	685a      	ldr	r2, [r3, #4]
 80088d4:	69bb      	ldr	r3, [r7, #24]
 80088d6:	18d0      	adds	r0, r2, r3
 80088d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088da:	69fb      	ldr	r3, [r7, #28]
 80088dc:	18d1      	adds	r1, r2, r3
 80088de:	69fa      	ldr	r2, [r7, #28]
 80088e0:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80088e4:	1a9b      	subs	r3, r3, r2
 80088e6:	461a      	mov	r2, r3
 80088e8:	f012 fd90 	bl	801b40c <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80088ec:	6a3b      	ldr	r3, [r7, #32]
 80088ee:	68db      	ldr	r3, [r3, #12]
 80088f0:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 80088f2:	6a3b      	ldr	r3, [r7, #32]
 80088f4:	689b      	ldr	r3, [r3, #8]
 80088f6:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 80088f8:	69fa      	ldr	r2, [r7, #28]
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	4413      	add	r3, r2
 80088fe:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8008902:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8008904:	69ba      	ldr	r2, [r7, #24]
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	1ad3      	subs	r3, r2, r3
 800890a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800890e:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8008910:	2300      	movs	r3, #0
 8008912:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8008914:	697a      	ldr	r2, [r7, #20]
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	4413      	add	r3, r2
 800891a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800891e:	4293      	cmp	r3, r2
 8008920:	d8d6      	bhi.n	80088d0 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8008922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008924:	685a      	ldr	r2, [r3, #4]
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	18d0      	adds	r0, r2, r3
 800892a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	4413      	add	r3, r2
 8008930:	697a      	ldr	r2, [r7, #20]
 8008932:	4619      	mov	r1, r3
 8008934:	f012 fd6a 	bl	801b40c <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8008938:	69fa      	ldr	r2, [r7, #28]
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	4413      	add	r3, r2
 800893e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8008940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	62bb      	str	r3, [r7, #40]	; 0x28
 8008946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008948:	2b00      	cmp	r3, #0
 800894a:	d1bb      	bne.n	80088c4 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800894c:	4b1b      	ldr	r3, [pc, #108]	; (80089bc <low_level_input+0x164>)
 800894e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008950:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8008952:	2300      	movs	r3, #0
 8008954:	613b      	str	r3, [r7, #16]
 8008956:	e00b      	b.n	8008970 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8008958:	6a3b      	ldr	r3, [r7, #32]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008960:	6a3b      	ldr	r3, [r7, #32]
 8008962:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8008964:	6a3b      	ldr	r3, [r7, #32]
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	3301      	adds	r3, #1
 800896e:	613b      	str	r3, [r7, #16]
 8008970:	4b12      	ldr	r3, [pc, #72]	; (80089bc <low_level_input+0x164>)
 8008972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	429a      	cmp	r2, r3
 8008978:	d3ee      	bcc.n	8008958 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800897a:	4b10      	ldr	r3, [pc, #64]	; (80089bc <low_level_input+0x164>)
 800897c:	2200      	movs	r2, #0
 800897e:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8008980:	4b0e      	ldr	r3, [pc, #56]	; (80089bc <low_level_input+0x164>)
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	f241 0314 	movw	r3, #4116	; 0x1014
 8008988:	4413      	add	r3, r2
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00d      	beq.n	80089b0 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8008994:	4b09      	ldr	r3, [pc, #36]	; (80089bc <low_level_input+0x164>)
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	f241 0314 	movw	r3, #4116	; 0x1014
 800899c:	4413      	add	r3, r2
 800899e:	2280      	movs	r2, #128	; 0x80
 80089a0:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80089a2:	4b06      	ldr	r3, [pc, #24]	; (80089bc <low_level_input+0x164>)
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	f241 0308 	movw	r3, #4104	; 0x1008
 80089aa:	4413      	add	r3, r2
 80089ac:	2200      	movs	r2, #0
 80089ae:	601a      	str	r2, [r3, #0]
  }
  return p;
 80089b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3730      	adds	r7, #48	; 0x30
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	2000884c 	.word	0x2000884c

080089c0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b084      	sub	sp, #16
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80089cc:	4b12      	ldr	r3, [pc, #72]	; (8008a18 <ethernetif_input+0x58>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f04f 31ff 	mov.w	r1, #4294967295
 80089d4:	4618      	mov	r0, r3
 80089d6:	f000 fa8b 	bl	8008ef0 <osSemaphoreWait>
 80089da:	4603      	mov	r3, r0
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d1f5      	bne.n	80089cc <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 80089e0:	480e      	ldr	r0, [pc, #56]	; (8008a1c <ethernetif_input+0x5c>)
 80089e2:	f012 fc81 	bl	801b2e8 <sys_mutex_lock>
        p = low_level_input( netif );
 80089e6:	68f8      	ldr	r0, [r7, #12]
 80089e8:	f7ff ff36 	bl	8008858 <low_level_input>
 80089ec:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d00a      	beq.n	8008a0a <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	691b      	ldr	r3, [r3, #16]
 80089f8:	68f9      	ldr	r1, [r7, #12]
 80089fa:	68b8      	ldr	r0, [r7, #8]
 80089fc:	4798      	blx	r3
 80089fe:	4603      	mov	r3, r0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d002      	beq.n	8008a0a <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8008a04:	68b8      	ldr	r0, [r7, #8]
 8008a06:	f008 fe29 	bl	801165c <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8008a0a:	4804      	ldr	r0, [pc, #16]	; (8008a1c <ethernetif_input+0x5c>)
 8008a0c:	f012 fc7b 	bl	801b306 <sys_mutex_unlock>
      } while(p!=NULL);
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d1e4      	bne.n	80089e0 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8008a16:	e7d9      	b.n	80089cc <ethernetif_input+0xc>
 8008a18:	20000910 	.word	0x20000910
 8008a1c:	2000a0a4 	.word	0x2000a0a4

08008a20 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b082      	sub	sp, #8
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d106      	bne.n	8008a3c <ethernetif_init+0x1c>
 8008a2e:	4b0e      	ldr	r3, [pc, #56]	; (8008a68 <ethernetif_init+0x48>)
 8008a30:	f240 2235 	movw	r2, #565	; 0x235
 8008a34:	490d      	ldr	r1, [pc, #52]	; (8008a6c <ethernetif_init+0x4c>)
 8008a36:	480e      	ldr	r0, [pc, #56]	; (8008a70 <ethernetif_init+0x50>)
 8008a38:	f013 f940 	bl	801bcbc <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2273      	movs	r2, #115	; 0x73
 8008a40:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2274      	movs	r2, #116	; 0x74
 8008a48:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a09      	ldr	r2, [pc, #36]	; (8008a74 <ethernetif_init+0x54>)
 8008a50:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	4a08      	ldr	r2, [pc, #32]	; (8008a78 <ethernetif_init+0x58>)
 8008a56:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f7ff fd87 	bl	800856c <low_level_init>

  return ERR_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3708      	adds	r7, #8
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	0801e230 	.word	0x0801e230
 8008a6c:	0801e24c 	.word	0x0801e24c
 8008a70:	0801e25c 	.word	0x0801e25c
 8008a74:	08019081 	.word	0x08019081
 8008a78:	0800871d 	.word	0x0800871d

08008a7c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008a80:	f7f9 fa96 	bl	8001fb0 <HAL_GetTick>
 8008a84:	4603      	mov	r3, r0
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	bd80      	pop	{r7, pc}
	...

08008a8c <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8008a94:	2300      	movs	r3, #0
 8008a96:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008a9c:	f107 0308 	add.w	r3, r7, #8
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	2101      	movs	r1, #1
 8008aa4:	4816      	ldr	r0, [pc, #88]	; (8008b00 <ethernetif_set_link+0x74>)
 8008aa6:	f7fb f936 	bl	8003d16 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	f003 0304 	and.w	r3, r3, #4
 8008ab0:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008aba:	f003 0304 	and.w	r3, r3, #4
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d108      	bne.n	8008ad4 <ethernetif_set_link+0x48>
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d005      	beq.n	8008ad4 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4618      	mov	r0, r3
 8008ace:	f008 f981 	bl	8010dd4 <netif_set_link_up>
 8008ad2:	e011      	b.n	8008af8 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008adc:	089b      	lsrs	r3, r3, #2
 8008ade:	f003 0301 	and.w	r3, r3, #1
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d007      	beq.n	8008af8 <ethernetif_set_link+0x6c>
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d104      	bne.n	8008af8 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4618      	mov	r0, r3
 8008af4:	f008 f9a2 	bl	8010e3c <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8008af8:	20c8      	movs	r0, #200	; 0xc8
 8008afa:	f000 f916 	bl	8008d2a <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008afe:	e7cd      	b.n	8008a9c <ethernetif_set_link+0x10>
 8008b00:	2000884c 	.word	0x2000884c

08008b04 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b084      	sub	sp, #16
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8008b10:	2300      	movs	r3, #0
 8008b12:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008b1a:	089b      	lsrs	r3, r3, #2
 8008b1c:	f003 0301 	and.w	r3, r3, #1
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d05d      	beq.n	8008be2 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8008b26:	4b34      	ldr	r3, [pc, #208]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d03f      	beq.n	8008bae <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8008b2e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008b32:	2100      	movs	r1, #0
 8008b34:	4830      	ldr	r0, [pc, #192]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008b36:	f7fb f956 	bl	8003de6 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8008b3a:	f7f9 fa39 	bl	8001fb0 <HAL_GetTick>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008b42:	f107 0308 	add.w	r3, r7, #8
 8008b46:	461a      	mov	r2, r3
 8008b48:	2101      	movs	r1, #1
 8008b4a:	482b      	ldr	r0, [pc, #172]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008b4c:	f7fb f8e3 	bl	8003d16 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8008b50:	f7f9 fa2e 	bl	8001fb0 <HAL_GetTick>
 8008b54:	4602      	mov	r2, r0
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	1ad3      	subs	r3, r2, r3
 8008b5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b5e:	d828      	bhi.n	8008bb2 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	f003 0320 	and.w	r3, r3, #32
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d0eb      	beq.n	8008b42 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8008b6a:	f107 0308 	add.w	r3, r7, #8
 8008b6e:	461a      	mov	r2, r3
 8008b70:	2110      	movs	r1, #16
 8008b72:	4821      	ldr	r0, [pc, #132]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008b74:	f7fb f8cf 	bl	8003d16 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	f003 0304 	and.w	r3, r3, #4
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d004      	beq.n	8008b8c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8008b82:	4b1d      	ldr	r3, [pc, #116]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008b84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b88:	60da      	str	r2, [r3, #12]
 8008b8a:	e002      	b.n	8008b92 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8008b8c:	4b1a      	ldr	r3, [pc, #104]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008b8e:	2200      	movs	r2, #0
 8008b90:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	f003 0302 	and.w	r3, r3, #2
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d003      	beq.n	8008ba4 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8008b9c:	4b16      	ldr	r3, [pc, #88]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	609a      	str	r2, [r3, #8]
 8008ba2:	e016      	b.n	8008bd2 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8008ba4:	4b14      	ldr	r3, [pc, #80]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008ba6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008baa:	609a      	str	r2, [r3, #8]
 8008bac:	e011      	b.n	8008bd2 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8008bae:	bf00      	nop
 8008bb0:	e000      	b.n	8008bb4 <ethernetif_update_config+0xb0>
          goto error;
 8008bb2:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8008bb4:	4b10      	ldr	r3, [pc, #64]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008bb6:	68db      	ldr	r3, [r3, #12]
 8008bb8:	08db      	lsrs	r3, r3, #3
 8008bba:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8008bbc:	4b0e      	ldr	r3, [pc, #56]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	085b      	lsrs	r3, r3, #1
 8008bc2:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	461a      	mov	r2, r3
 8008bca:	2100      	movs	r1, #0
 8008bcc:	480a      	ldr	r0, [pc, #40]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008bce:	f7fb f90a 	bl	8003de6 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8008bd2:	2100      	movs	r1, #0
 8008bd4:	4808      	ldr	r0, [pc, #32]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008bd6:	f7fb f9cb 	bl	8003f70 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8008bda:	4807      	ldr	r0, [pc, #28]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008bdc:	f7fb f969 	bl	8003eb2 <HAL_ETH_Start>
 8008be0:	e002      	b.n	8008be8 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8008be2:	4805      	ldr	r0, [pc, #20]	; (8008bf8 <ethernetif_update_config+0xf4>)
 8008be4:	f7fb f994 	bl	8003f10 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f807 	bl	8008bfc <ethernetif_notify_conn_changed>
}
 8008bee:	bf00      	nop
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	2000884c 	.word	0x2000884c

08008bfc <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8008c04:	bf00      	nop
 8008c06:	370c      	adds	r7, #12
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	4603      	mov	r3, r0
 8008c18:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008c1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c22:	2b84      	cmp	r3, #132	; 0x84
 8008c24:	d005      	beq.n	8008c32 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008c26:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	4413      	add	r3, r2
 8008c2e:	3303      	adds	r3, #3
 8008c30:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008c32:	68fb      	ldr	r3, [r7, #12]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3714      	adds	r7, #20
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr

08008c40 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b083      	sub	sp, #12
 8008c44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c46:	f3ef 8305 	mrs	r3, IPSR
 8008c4a:	607b      	str	r3, [r7, #4]
  return(result);
 8008c4c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	bf14      	ite	ne
 8008c52:	2301      	movne	r3, #1
 8008c54:	2300      	moveq	r3, #0
 8008c56:	b2db      	uxtb	r3, r3
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	370c      	adds	r7, #12
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c62:	4770      	bx	lr

08008c64 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008c68:	f001 fdd2 	bl	800a810 <vTaskStartScheduler>
  
  return osOK;
 8008c6c:	2300      	movs	r3, #0
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8008c76:	f7ff ffe3 	bl	8008c40 <inHandlerMode>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d003      	beq.n	8008c88 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8008c80:	f001 feec 	bl	800aa5c <xTaskGetTickCountFromISR>
 8008c84:	4603      	mov	r3, r0
 8008c86:	e002      	b.n	8008c8e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8008c88:	f001 fed8 	bl	800aa3c <xTaskGetTickCount>
 8008c8c:	4603      	mov	r3, r0
  }
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008c92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c94:	b089      	sub	sp, #36	; 0x24
 8008c96:	af04      	add	r7, sp, #16
 8008c98:	6078      	str	r0, [r7, #4]
 8008c9a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	695b      	ldr	r3, [r3, #20]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d020      	beq.n	8008ce6 <osThreadCreate+0x54>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	699b      	ldr	r3, [r3, #24]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d01c      	beq.n	8008ce6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685c      	ldr	r4, [r3, #4]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681d      	ldr	r5, [r3, #0]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	691e      	ldr	r6, [r3, #16]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7ff ffa6 	bl	8008c10 <makeFreeRtosPriority>
 8008cc4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	695b      	ldr	r3, [r3, #20]
 8008cca:	687a      	ldr	r2, [r7, #4]
 8008ccc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cce:	9202      	str	r2, [sp, #8]
 8008cd0:	9301      	str	r3, [sp, #4]
 8008cd2:	9100      	str	r1, [sp, #0]
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	4632      	mov	r2, r6
 8008cd8:	4629      	mov	r1, r5
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f001 fbc6 	bl	800a46c <xTaskCreateStatic>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	60fb      	str	r3, [r7, #12]
 8008ce4:	e01c      	b.n	8008d20 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685c      	ldr	r4, [r3, #4]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cf2:	b29e      	uxth	r6, r3
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7ff ff88 	bl	8008c10 <makeFreeRtosPriority>
 8008d00:	4602      	mov	r2, r0
 8008d02:	f107 030c 	add.w	r3, r7, #12
 8008d06:	9301      	str	r3, [sp, #4]
 8008d08:	9200      	str	r2, [sp, #0]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	4632      	mov	r2, r6
 8008d0e:	4629      	mov	r1, r5
 8008d10:	4620      	mov	r0, r4
 8008d12:	f001 fc0e 	bl	800a532 <xTaskCreate>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d001      	beq.n	8008d20 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	e000      	b.n	8008d22 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008d20:	68fb      	ldr	r3, [r7, #12]
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3714      	adds	r7, #20
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008d2a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008d2a:	b580      	push	{r7, lr}
 8008d2c:	b084      	sub	sp, #16
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d001      	beq.n	8008d40 <osDelay+0x16>
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	e000      	b.n	8008d42 <osDelay+0x18>
 8008d40:	2301      	movs	r3, #1
 8008d42:	4618      	mov	r0, r3
 8008d44:	f001 fd2e 	bl	800a7a4 <vTaskDelay>
  
  return osOK;
 8008d48:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b082      	sub	sp, #8
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d007      	beq.n	8008d72 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	4619      	mov	r1, r3
 8008d68:	2001      	movs	r0, #1
 8008d6a:	f000 fc92 	bl	8009692 <xQueueCreateMutexStatic>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	e003      	b.n	8008d7a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8008d72:	2001      	movs	r0, #1
 8008d74:	f000 fc75 	bl	8009662 <xQueueCreateMutex>
 8008d78:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3708      	adds	r7, #8
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
	...

08008d84 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b084      	sub	sp, #16
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008d8e:	2300      	movs	r3, #0
 8008d90:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d101      	bne.n	8008d9c <osMutexWait+0x18>
    return osErrorParameter;
 8008d98:	2380      	movs	r3, #128	; 0x80
 8008d9a:	e03a      	b.n	8008e12 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008da6:	d103      	bne.n	8008db0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8008da8:	f04f 33ff 	mov.w	r3, #4294967295
 8008dac:	60fb      	str	r3, [r7, #12]
 8008dae:	e009      	b.n	8008dc4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d006      	beq.n	8008dc4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d101      	bne.n	8008dc4 <osMutexWait+0x40>
      ticks = 1;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8008dc4:	f7ff ff3c 	bl	8008c40 <inHandlerMode>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d017      	beq.n	8008dfe <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8008dce:	f107 0308 	add.w	r3, r7, #8
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	2100      	movs	r1, #0
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f001 f8ac 	bl	8009f34 <xQueueReceiveFromISR>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d001      	beq.n	8008de6 <osMutexWait+0x62>
      return osErrorOS;
 8008de2:	23ff      	movs	r3, #255	; 0xff
 8008de4:	e015      	b.n	8008e12 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d011      	beq.n	8008e10 <osMutexWait+0x8c>
 8008dec:	4b0b      	ldr	r3, [pc, #44]	; (8008e1c <osMutexWait+0x98>)
 8008dee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008df2:	601a      	str	r2, [r3, #0]
 8008df4:	f3bf 8f4f 	dsb	sy
 8008df8:	f3bf 8f6f 	isb	sy
 8008dfc:	e008      	b.n	8008e10 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8008dfe:	68f9      	ldr	r1, [r7, #12]
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f000 ff83 	bl	8009d0c <xQueueSemaphoreTake>
 8008e06:	4603      	mov	r3, r0
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d001      	beq.n	8008e10 <osMutexWait+0x8c>
    return osErrorOS;
 8008e0c:	23ff      	movs	r3, #255	; 0xff
 8008e0e:	e000      	b.n	8008e12 <osMutexWait+0x8e>
  }
  
  return osOK;
 8008e10:	2300      	movs	r3, #0
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3710      	adds	r7, #16
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	e000ed04 	.word	0xe000ed04

08008e20 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b084      	sub	sp, #16
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8008e30:	f7ff ff06 	bl	8008c40 <inHandlerMode>
 8008e34:	4603      	mov	r3, r0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d016      	beq.n	8008e68 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8008e3a:	f107 0308 	add.w	r3, r7, #8
 8008e3e:	4619      	mov	r1, r3
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 fde7 	bl	8009a14 <xQueueGiveFromISR>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d001      	beq.n	8008e50 <osMutexRelease+0x30>
      return osErrorOS;
 8008e4c:	23ff      	movs	r3, #255	; 0xff
 8008e4e:	e017      	b.n	8008e80 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d013      	beq.n	8008e7e <osMutexRelease+0x5e>
 8008e56:	4b0c      	ldr	r3, [pc, #48]	; (8008e88 <osMutexRelease+0x68>)
 8008e58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e5c:	601a      	str	r2, [r3, #0]
 8008e5e:	f3bf 8f4f 	dsb	sy
 8008e62:	f3bf 8f6f 	isb	sy
 8008e66:	e00a      	b.n	8008e7e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8008e68:	2300      	movs	r3, #0
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	2100      	movs	r1, #0
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fc2a 	bl	80096c8 <xQueueGenericSend>
 8008e74:	4603      	mov	r3, r0
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d001      	beq.n	8008e7e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8008e7a:	23ff      	movs	r3, #255	; 0xff
 8008e7c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3710      	adds	r7, #16
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}
 8008e88:	e000ed04 	.word	0xe000ed04

08008e8c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b086      	sub	sp, #24
 8008e90:	af02      	add	r7, sp, #8
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00f      	beq.n	8008ebe <osSemaphoreCreate+0x32>
    if (count == 1) {
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d10a      	bne.n	8008eba <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	2203      	movs	r2, #3
 8008eaa:	9200      	str	r2, [sp, #0]
 8008eac:	2200      	movs	r2, #0
 8008eae:	2100      	movs	r1, #0
 8008eb0:	2001      	movs	r0, #1
 8008eb2:	f000 fad9 	bl	8009468 <xQueueGenericCreateStatic>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	e016      	b.n	8008ee8 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	e014      	b.n	8008ee8 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d110      	bne.n	8008ee6 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8008ec4:	2203      	movs	r2, #3
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	2001      	movs	r0, #1
 8008eca:	f000 fb4f 	bl	800956c <xQueueGenericCreate>
 8008ece:	60f8      	str	r0, [r7, #12]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d005      	beq.n	8008ee2 <osSemaphoreCreate+0x56>
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	2200      	movs	r2, #0
 8008eda:	2100      	movs	r1, #0
 8008edc:	68f8      	ldr	r0, [r7, #12]
 8008ede:	f000 fbf3 	bl	80096c8 <xQueueGenericSend>
      return sema;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	e000      	b.n	8008ee8 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8008ee6:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3710      	adds	r7, #16
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b084      	sub	sp, #16
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
 8008ef8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008efa:	2300      	movs	r3, #0
 8008efc:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d101      	bne.n	8008f08 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8008f04:	2380      	movs	r3, #128	; 0x80
 8008f06:	e03a      	b.n	8008f7e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f12:	d103      	bne.n	8008f1c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8008f14:	f04f 33ff 	mov.w	r3, #4294967295
 8008f18:	60fb      	str	r3, [r7, #12]
 8008f1a:	e009      	b.n	8008f30 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d006      	beq.n	8008f30 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d101      	bne.n	8008f30 <osSemaphoreWait+0x40>
      ticks = 1;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8008f30:	f7ff fe86 	bl	8008c40 <inHandlerMode>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d017      	beq.n	8008f6a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008f3a:	f107 0308 	add.w	r3, r7, #8
 8008f3e:	461a      	mov	r2, r3
 8008f40:	2100      	movs	r1, #0
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 fff6 	bl	8009f34 <xQueueReceiveFromISR>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	2b01      	cmp	r3, #1
 8008f4c:	d001      	beq.n	8008f52 <osSemaphoreWait+0x62>
      return osErrorOS;
 8008f4e:	23ff      	movs	r3, #255	; 0xff
 8008f50:	e015      	b.n	8008f7e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d011      	beq.n	8008f7c <osSemaphoreWait+0x8c>
 8008f58:	4b0b      	ldr	r3, [pc, #44]	; (8008f88 <osSemaphoreWait+0x98>)
 8008f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f5e:	601a      	str	r2, [r3, #0]
 8008f60:	f3bf 8f4f 	dsb	sy
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	e008      	b.n	8008f7c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8008f6a:	68f9      	ldr	r1, [r7, #12]
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f000 fecd 	bl	8009d0c <xQueueSemaphoreTake>
 8008f72:	4603      	mov	r3, r0
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d001      	beq.n	8008f7c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8008f78:	23ff      	movs	r3, #255	; 0xff
 8008f7a:	e000      	b.n	8008f7e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8008f7c:	2300      	movs	r3, #0
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3710      	adds	r7, #16
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
 8008f86:	bf00      	nop
 8008f88:	e000ed04 	.word	0xe000ed04

08008f8c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8008f94:	2300      	movs	r3, #0
 8008f96:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8008f9c:	f7ff fe50 	bl	8008c40 <inHandlerMode>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d016      	beq.n	8008fd4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008fa6:	f107 0308 	add.w	r3, r7, #8
 8008faa:	4619      	mov	r1, r3
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 fd31 	bl	8009a14 <xQueueGiveFromISR>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d001      	beq.n	8008fbc <osSemaphoreRelease+0x30>
      return osErrorOS;
 8008fb8:	23ff      	movs	r3, #255	; 0xff
 8008fba:	e017      	b.n	8008fec <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d013      	beq.n	8008fea <osSemaphoreRelease+0x5e>
 8008fc2:	4b0c      	ldr	r3, [pc, #48]	; (8008ff4 <osSemaphoreRelease+0x68>)
 8008fc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fc8:	601a      	str	r2, [r3, #0]
 8008fca:	f3bf 8f4f 	dsb	sy
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	e00a      	b.n	8008fea <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	2100      	movs	r1, #0
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 fb74 	bl	80096c8 <xQueueGenericSend>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d001      	beq.n	8008fea <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8008fe6:	23ff      	movs	r3, #255	; 0xff
 8008fe8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8008fea:	68fb      	ldr	r3, [r7, #12]
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3710      	adds	r7, #16
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	e000ed04 	.word	0xe000ed04

08008ff8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009000:	f7ff fe1e 	bl	8008c40 <inHandlerMode>
 8009004:	4603      	mov	r3, r0
 8009006:	2b00      	cmp	r3, #0
 8009008:	d001      	beq.n	800900e <osSemaphoreDelete+0x16>
    return osErrorISR;
 800900a:	2382      	movs	r3, #130	; 0x82
 800900c:	e003      	b.n	8009016 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f001 f856 	bl	800a0c0 <vQueueDelete>

  return osOK; 
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3708      	adds	r7, #8
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}

0800901e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800901e:	b590      	push	{r4, r7, lr}
 8009020:	b085      	sub	sp, #20
 8009022:	af02      	add	r7, sp, #8
 8009024:	6078      	str	r0, [r7, #4]
 8009026:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d011      	beq.n	8009054 <osMessageCreate+0x36>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d00d      	beq.n	8009054 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6818      	ldr	r0, [r3, #0]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6859      	ldr	r1, [r3, #4]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	689a      	ldr	r2, [r3, #8]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	2400      	movs	r4, #0
 800904a:	9400      	str	r4, [sp, #0]
 800904c:	f000 fa0c 	bl	8009468 <xQueueGenericCreateStatic>
 8009050:	4603      	mov	r3, r0
 8009052:	e008      	b.n	8009066 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6818      	ldr	r0, [r3, #0]
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	4619      	mov	r1, r3
 8009060:	f000 fa84 	bl	800956c <xQueueGenericCreate>
 8009064:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009066:	4618      	mov	r0, r3
 8009068:	370c      	adds	r7, #12
 800906a:	46bd      	mov	sp, r7
 800906c:	bd90      	pop	{r4, r7, pc}
	...

08009070 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b086      	sub	sp, #24
 8009074:	af00      	add	r7, sp, #0
 8009076:	60f8      	str	r0, [r7, #12]
 8009078:	60b9      	str	r1, [r7, #8]
 800907a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800907c:	2300      	movs	r3, #0
 800907e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d101      	bne.n	800908e <osMessagePut+0x1e>
    ticks = 1;
 800908a:	2301      	movs	r3, #1
 800908c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800908e:	f7ff fdd7 	bl	8008c40 <inHandlerMode>
 8009092:	4603      	mov	r3, r0
 8009094:	2b00      	cmp	r3, #0
 8009096:	d018      	beq.n	80090ca <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009098:	f107 0210 	add.w	r2, r7, #16
 800909c:	f107 0108 	add.w	r1, r7, #8
 80090a0:	2300      	movs	r3, #0
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	f000 fc16 	bl	80098d4 <xQueueGenericSendFromISR>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b01      	cmp	r3, #1
 80090ac:	d001      	beq.n	80090b2 <osMessagePut+0x42>
      return osErrorOS;
 80090ae:	23ff      	movs	r3, #255	; 0xff
 80090b0:	e018      	b.n	80090e4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d014      	beq.n	80090e2 <osMessagePut+0x72>
 80090b8:	4b0c      	ldr	r3, [pc, #48]	; (80090ec <osMessagePut+0x7c>)
 80090ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090be:	601a      	str	r2, [r3, #0]
 80090c0:	f3bf 8f4f 	dsb	sy
 80090c4:	f3bf 8f6f 	isb	sy
 80090c8:	e00b      	b.n	80090e2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80090ca:	f107 0108 	add.w	r1, r7, #8
 80090ce:	2300      	movs	r3, #0
 80090d0:	697a      	ldr	r2, [r7, #20]
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f000 faf8 	bl	80096c8 <xQueueGenericSend>
 80090d8:	4603      	mov	r3, r0
 80090da:	2b01      	cmp	r3, #1
 80090dc:	d001      	beq.n	80090e2 <osMessagePut+0x72>
      return osErrorOS;
 80090de:	23ff      	movs	r3, #255	; 0xff
 80090e0:	e000      	b.n	80090e4 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80090e2:	2300      	movs	r3, #0
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	3718      	adds	r7, #24
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	e000ed04 	.word	0xe000ed04

080090f0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80090f0:	b590      	push	{r4, r7, lr}
 80090f2:	b08b      	sub	sp, #44	; 0x2c
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	60f8      	str	r0, [r7, #12]
 80090f8:	60b9      	str	r1, [r7, #8]
 80090fa:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009100:	2300      	movs	r3, #0
 8009102:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d10a      	bne.n	8009120 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800910a:	2380      	movs	r3, #128	; 0x80
 800910c:	617b      	str	r3, [r7, #20]
    return event;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	461c      	mov	r4, r3
 8009112:	f107 0314 	add.w	r3, r7, #20
 8009116:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800911a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800911e:	e054      	b.n	80091ca <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009120:	2300      	movs	r3, #0
 8009122:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009124:	2300      	movs	r3, #0
 8009126:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800912e:	d103      	bne.n	8009138 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009130:	f04f 33ff 	mov.w	r3, #4294967295
 8009134:	627b      	str	r3, [r7, #36]	; 0x24
 8009136:	e009      	b.n	800914c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d006      	beq.n	800914c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8009142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009144:	2b00      	cmp	r3, #0
 8009146:	d101      	bne.n	800914c <osMessageGet+0x5c>
      ticks = 1;
 8009148:	2301      	movs	r3, #1
 800914a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800914c:	f7ff fd78 	bl	8008c40 <inHandlerMode>
 8009150:	4603      	mov	r3, r0
 8009152:	2b00      	cmp	r3, #0
 8009154:	d01c      	beq.n	8009190 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8009156:	f107 0220 	add.w	r2, r7, #32
 800915a:	f107 0314 	add.w	r3, r7, #20
 800915e:	3304      	adds	r3, #4
 8009160:	4619      	mov	r1, r3
 8009162:	68b8      	ldr	r0, [r7, #8]
 8009164:	f000 fee6 	bl	8009f34 <xQueueReceiveFromISR>
 8009168:	4603      	mov	r3, r0
 800916a:	2b01      	cmp	r3, #1
 800916c:	d102      	bne.n	8009174 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800916e:	2310      	movs	r3, #16
 8009170:	617b      	str	r3, [r7, #20]
 8009172:	e001      	b.n	8009178 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009174:	2300      	movs	r3, #0
 8009176:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009178:	6a3b      	ldr	r3, [r7, #32]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d01d      	beq.n	80091ba <osMessageGet+0xca>
 800917e:	4b15      	ldr	r3, [pc, #84]	; (80091d4 <osMessageGet+0xe4>)
 8009180:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009184:	601a      	str	r2, [r3, #0]
 8009186:	f3bf 8f4f 	dsb	sy
 800918a:	f3bf 8f6f 	isb	sy
 800918e:	e014      	b.n	80091ba <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009190:	f107 0314 	add.w	r3, r7, #20
 8009194:	3304      	adds	r3, #4
 8009196:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009198:	4619      	mov	r1, r3
 800919a:	68b8      	ldr	r0, [r7, #8]
 800919c:	f000 fcd0 	bl	8009b40 <xQueueReceive>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d102      	bne.n	80091ac <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80091a6:	2310      	movs	r3, #16
 80091a8:	617b      	str	r3, [r7, #20]
 80091aa:	e006      	b.n	80091ba <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80091ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d101      	bne.n	80091b6 <osMessageGet+0xc6>
 80091b2:	2300      	movs	r3, #0
 80091b4:	e000      	b.n	80091b8 <osMessageGet+0xc8>
 80091b6:	2340      	movs	r3, #64	; 0x40
 80091b8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	461c      	mov	r4, r3
 80091be:	f107 0314 	add.w	r3, r7, #20
 80091c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80091c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80091ca:	68f8      	ldr	r0, [r7, #12]
 80091cc:	372c      	adds	r7, #44	; 0x2c
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd90      	pop	{r4, r7, pc}
 80091d2:	bf00      	nop
 80091d4:	e000ed04 	.word	0xe000ed04

080091d8 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80091e0:	f7ff fd2e 	bl	8008c40 <inHandlerMode>
 80091e4:	4603      	mov	r3, r0
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d004      	beq.n	80091f4 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80091ea:	6878      	ldr	r0, [r7, #4]
 80091ec:	f000 ff48 	bl	800a080 <uxQueueMessagesWaitingFromISR>
 80091f0:	4603      	mov	r3, r0
 80091f2:	e003      	b.n	80091fc <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f000 ff23 	bl	800a040 <uxQueueMessagesWaiting>
 80091fa:	4603      	mov	r3, r0
  }
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3708      	adds	r7, #8
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}

08009204 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800920c:	f7ff fd18 	bl	8008c40 <inHandlerMode>
 8009210:	4603      	mov	r3, r0
 8009212:	2b00      	cmp	r3, #0
 8009214:	d001      	beq.n	800921a <osMessageDelete+0x16>
    return osErrorISR;
 8009216:	2382      	movs	r3, #130	; 0x82
 8009218:	e003      	b.n	8009222 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 ff50 	bl	800a0c0 <vQueueDelete>

  return osOK; 
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	3708      	adds	r7, #8
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}

0800922a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800922a:	b480      	push	{r7}
 800922c:	b083      	sub	sp, #12
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f103 0208 	add.w	r2, r3, #8
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f04f 32ff 	mov.w	r2, #4294967295
 8009242:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f103 0208 	add.w	r2, r3, #8
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f103 0208 	add.w	r2, r3, #8
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2200      	movs	r2, #0
 800925c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800925e:	bf00      	nop
 8009260:	370c      	adds	r7, #12
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr

0800926a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800926a:	b480      	push	{r7}
 800926c:	b083      	sub	sp, #12
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2200      	movs	r2, #0
 8009276:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009278:	bf00      	nop
 800927a:	370c      	adds	r7, #12
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr

08009284 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009284:	b480      	push	{r7}
 8009286:	b085      	sub	sp, #20
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	689a      	ldr	r2, [r3, #8]
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	683a      	ldr	r2, [r7, #0]
 80092a8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	683a      	ldr	r2, [r7, #0]
 80092ae:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	687a      	ldr	r2, [r7, #4]
 80092b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	1c5a      	adds	r2, r3, #1
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	601a      	str	r2, [r3, #0]
}
 80092c0:	bf00      	nop
 80092c2:	3714      	adds	r7, #20
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr

080092cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80092cc:	b480      	push	{r7}
 80092ce:	b085      	sub	sp, #20
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
 80092d4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092e2:	d103      	bne.n	80092ec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	60fb      	str	r3, [r7, #12]
 80092ea:	e00c      	b.n	8009306 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	3308      	adds	r3, #8
 80092f0:	60fb      	str	r3, [r7, #12]
 80092f2:	e002      	b.n	80092fa <vListInsert+0x2e>
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	60fb      	str	r3, [r7, #12]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	68ba      	ldr	r2, [r7, #8]
 8009302:	429a      	cmp	r2, r3
 8009304:	d2f6      	bcs.n	80092f4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	685a      	ldr	r2, [r3, #4]
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	683a      	ldr	r2, [r7, #0]
 8009314:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	68fa      	ldr	r2, [r7, #12]
 800931a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	683a      	ldr	r2, [r7, #0]
 8009320:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	1c5a      	adds	r2, r3, #1
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	601a      	str	r2, [r3, #0]
}
 8009332:	bf00      	nop
 8009334:	3714      	adds	r7, #20
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr

0800933e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800933e:	b480      	push	{r7}
 8009340:	b085      	sub	sp, #20
 8009342:	af00      	add	r7, sp, #0
 8009344:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	6892      	ldr	r2, [r2, #8]
 8009354:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	6852      	ldr	r2, [r2, #4]
 800935e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	687a      	ldr	r2, [r7, #4]
 8009366:	429a      	cmp	r2, r3
 8009368:	d103      	bne.n	8009372 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	689a      	ldr	r2, [r3, #8]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2200      	movs	r2, #0
 8009376:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	1e5a      	subs	r2, r3, #1
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
}
 8009386:	4618      	mov	r0, r3
 8009388:	3714      	adds	r7, #20
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr
	...

08009394 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b084      	sub	sp, #16
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d10c      	bne.n	80093c2 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80093a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ac:	b672      	cpsid	i
 80093ae:	f383 8811 	msr	BASEPRI, r3
 80093b2:	f3bf 8f6f 	isb	sy
 80093b6:	f3bf 8f4f 	dsb	sy
 80093ba:	b662      	cpsie	i
 80093bc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80093be:	bf00      	nop
 80093c0:	e7fe      	b.n	80093c0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80093c2:	f002 fd1b 	bl	800bdfc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681a      	ldr	r2, [r3, #0]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093ce:	68f9      	ldr	r1, [r7, #12]
 80093d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80093d2:	fb01 f303 	mul.w	r3, r1, r3
 80093d6:	441a      	add	r2, r3
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2200      	movs	r2, #0
 80093e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681a      	ldr	r2, [r3, #0]
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093f2:	3b01      	subs	r3, #1
 80093f4:	68f9      	ldr	r1, [r7, #12]
 80093f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80093f8:	fb01 f303 	mul.w	r3, r1, r3
 80093fc:	441a      	add	r2, r3
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	22ff      	movs	r2, #255	; 0xff
 8009406:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	22ff      	movs	r2, #255	; 0xff
 800940e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d114      	bne.n	8009442 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d01a      	beq.n	8009456 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	3310      	adds	r3, #16
 8009424:	4618      	mov	r0, r3
 8009426:	f001 fc97 	bl	800ad58 <xTaskRemoveFromEventList>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d012      	beq.n	8009456 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009430:	4b0c      	ldr	r3, [pc, #48]	; (8009464 <xQueueGenericReset+0xd0>)
 8009432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009436:	601a      	str	r2, [r3, #0]
 8009438:	f3bf 8f4f 	dsb	sy
 800943c:	f3bf 8f6f 	isb	sy
 8009440:	e009      	b.n	8009456 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	3310      	adds	r3, #16
 8009446:	4618      	mov	r0, r3
 8009448:	f7ff feef 	bl	800922a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	3324      	adds	r3, #36	; 0x24
 8009450:	4618      	mov	r0, r3
 8009452:	f7ff feea 	bl	800922a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009456:	f002 fd05 	bl	800be64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800945a:	2301      	movs	r3, #1
}
 800945c:	4618      	mov	r0, r3
 800945e:	3710      	adds	r7, #16
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}
 8009464:	e000ed04 	.word	0xe000ed04

08009468 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009468:	b580      	push	{r7, lr}
 800946a:	b08e      	sub	sp, #56	; 0x38
 800946c:	af02      	add	r7, sp, #8
 800946e:	60f8      	str	r0, [r7, #12]
 8009470:	60b9      	str	r1, [r7, #8]
 8009472:	607a      	str	r2, [r7, #4]
 8009474:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d10c      	bne.n	8009496 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800947c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009480:	b672      	cpsid	i
 8009482:	f383 8811 	msr	BASEPRI, r3
 8009486:	f3bf 8f6f 	isb	sy
 800948a:	f3bf 8f4f 	dsb	sy
 800948e:	b662      	cpsie	i
 8009490:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009492:	bf00      	nop
 8009494:	e7fe      	b.n	8009494 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d10c      	bne.n	80094b6 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800949c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a0:	b672      	cpsid	i
 80094a2:	f383 8811 	msr	BASEPRI, r3
 80094a6:	f3bf 8f6f 	isb	sy
 80094aa:	f3bf 8f4f 	dsb	sy
 80094ae:	b662      	cpsie	i
 80094b0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80094b2:	bf00      	nop
 80094b4:	e7fe      	b.n	80094b4 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d002      	beq.n	80094c2 <xQueueGenericCreateStatic+0x5a>
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d001      	beq.n	80094c6 <xQueueGenericCreateStatic+0x5e>
 80094c2:	2301      	movs	r3, #1
 80094c4:	e000      	b.n	80094c8 <xQueueGenericCreateStatic+0x60>
 80094c6:	2300      	movs	r3, #0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d10c      	bne.n	80094e6 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 80094cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094d0:	b672      	cpsid	i
 80094d2:	f383 8811 	msr	BASEPRI, r3
 80094d6:	f3bf 8f6f 	isb	sy
 80094da:	f3bf 8f4f 	dsb	sy
 80094de:	b662      	cpsie	i
 80094e0:	623b      	str	r3, [r7, #32]
}
 80094e2:	bf00      	nop
 80094e4:	e7fe      	b.n	80094e4 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d102      	bne.n	80094f2 <xQueueGenericCreateStatic+0x8a>
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d101      	bne.n	80094f6 <xQueueGenericCreateStatic+0x8e>
 80094f2:	2301      	movs	r3, #1
 80094f4:	e000      	b.n	80094f8 <xQueueGenericCreateStatic+0x90>
 80094f6:	2300      	movs	r3, #0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10c      	bne.n	8009516 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009500:	b672      	cpsid	i
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	b662      	cpsie	i
 8009510:	61fb      	str	r3, [r7, #28]
}
 8009512:	bf00      	nop
 8009514:	e7fe      	b.n	8009514 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009516:	2348      	movs	r3, #72	; 0x48
 8009518:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	2b48      	cmp	r3, #72	; 0x48
 800951e:	d00c      	beq.n	800953a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8009520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009524:	b672      	cpsid	i
 8009526:	f383 8811 	msr	BASEPRI, r3
 800952a:	f3bf 8f6f 	isb	sy
 800952e:	f3bf 8f4f 	dsb	sy
 8009532:	b662      	cpsie	i
 8009534:	61bb      	str	r3, [r7, #24]
}
 8009536:	bf00      	nop
 8009538:	e7fe      	b.n	8009538 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800953a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009542:	2b00      	cmp	r3, #0
 8009544:	d00d      	beq.n	8009562 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009548:	2201      	movs	r2, #1
 800954a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800954e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009554:	9300      	str	r3, [sp, #0]
 8009556:	4613      	mov	r3, r2
 8009558:	687a      	ldr	r2, [r7, #4]
 800955a:	68b9      	ldr	r1, [r7, #8]
 800955c:	68f8      	ldr	r0, [r7, #12]
 800955e:	f000 f847 	bl	80095f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009564:	4618      	mov	r0, r3
 8009566:	3730      	adds	r7, #48	; 0x30
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800956c:	b580      	push	{r7, lr}
 800956e:	b08a      	sub	sp, #40	; 0x28
 8009570:	af02      	add	r7, sp, #8
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	4613      	mov	r3, r2
 8009578:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d10c      	bne.n	800959a <xQueueGenericCreate+0x2e>
	__asm volatile
 8009580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009584:	b672      	cpsid	i
 8009586:	f383 8811 	msr	BASEPRI, r3
 800958a:	f3bf 8f6f 	isb	sy
 800958e:	f3bf 8f4f 	dsb	sy
 8009592:	b662      	cpsie	i
 8009594:	613b      	str	r3, [r7, #16]
}
 8009596:	bf00      	nop
 8009598:	e7fe      	b.n	8009598 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d102      	bne.n	80095a6 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80095a0:	2300      	movs	r3, #0
 80095a2:	61fb      	str	r3, [r7, #28]
 80095a4:	e004      	b.n	80095b0 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	68ba      	ldr	r2, [r7, #8]
 80095aa:	fb02 f303 	mul.w	r3, r2, r3
 80095ae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80095b0:	69fb      	ldr	r3, [r7, #28]
 80095b2:	3348      	adds	r3, #72	; 0x48
 80095b4:	4618      	mov	r0, r3
 80095b6:	f002 fd4d 	bl	800c054 <pvPortMalloc>
 80095ba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d011      	beq.n	80095e6 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80095c2:	69bb      	ldr	r3, [r7, #24]
 80095c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	3348      	adds	r3, #72	; 0x48
 80095ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80095cc:	69bb      	ldr	r3, [r7, #24]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80095d4:	79fa      	ldrb	r2, [r7, #7]
 80095d6:	69bb      	ldr	r3, [r7, #24]
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	4613      	mov	r3, r2
 80095dc:	697a      	ldr	r2, [r7, #20]
 80095de:	68b9      	ldr	r1, [r7, #8]
 80095e0:	68f8      	ldr	r0, [r7, #12]
 80095e2:	f000 f805 	bl	80095f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80095e6:	69bb      	ldr	r3, [r7, #24]
	}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3720      	adds	r7, #32
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	607a      	str	r2, [r7, #4]
 80095fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d103      	bne.n	800960c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009604:	69bb      	ldr	r3, [r7, #24]
 8009606:	69ba      	ldr	r2, [r7, #24]
 8009608:	601a      	str	r2, [r3, #0]
 800960a:	e002      	b.n	8009612 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800960c:	69bb      	ldr	r3, [r7, #24]
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009612:	69bb      	ldr	r3, [r7, #24]
 8009614:	68fa      	ldr	r2, [r7, #12]
 8009616:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009618:	69bb      	ldr	r3, [r7, #24]
 800961a:	68ba      	ldr	r2, [r7, #8]
 800961c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800961e:	2101      	movs	r1, #1
 8009620:	69b8      	ldr	r0, [r7, #24]
 8009622:	f7ff feb7 	bl	8009394 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009626:	bf00      	nop
 8009628:	3710      	adds	r7, #16
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800962e:	b580      	push	{r7, lr}
 8009630:	b082      	sub	sp, #8
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00e      	beq.n	800965a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2200      	movs	r2, #0
 8009646:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2200      	movs	r2, #0
 800964c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800964e:	2300      	movs	r3, #0
 8009650:	2200      	movs	r2, #0
 8009652:	2100      	movs	r1, #0
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 f837 	bl	80096c8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800965a:	bf00      	nop
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009662:	b580      	push	{r7, lr}
 8009664:	b086      	sub	sp, #24
 8009666:	af00      	add	r7, sp, #0
 8009668:	4603      	mov	r3, r0
 800966a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800966c:	2301      	movs	r3, #1
 800966e:	617b      	str	r3, [r7, #20]
 8009670:	2300      	movs	r3, #0
 8009672:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009674:	79fb      	ldrb	r3, [r7, #7]
 8009676:	461a      	mov	r2, r3
 8009678:	6939      	ldr	r1, [r7, #16]
 800967a:	6978      	ldr	r0, [r7, #20]
 800967c:	f7ff ff76 	bl	800956c <xQueueGenericCreate>
 8009680:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009682:	68f8      	ldr	r0, [r7, #12]
 8009684:	f7ff ffd3 	bl	800962e <prvInitialiseMutex>

		return xNewQueue;
 8009688:	68fb      	ldr	r3, [r7, #12]
	}
 800968a:	4618      	mov	r0, r3
 800968c:	3718      	adds	r7, #24
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}

08009692 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009692:	b580      	push	{r7, lr}
 8009694:	b088      	sub	sp, #32
 8009696:	af02      	add	r7, sp, #8
 8009698:	4603      	mov	r3, r0
 800969a:	6039      	str	r1, [r7, #0]
 800969c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800969e:	2301      	movs	r3, #1
 80096a0:	617b      	str	r3, [r7, #20]
 80096a2:	2300      	movs	r3, #0
 80096a4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80096a6:	79fb      	ldrb	r3, [r7, #7]
 80096a8:	9300      	str	r3, [sp, #0]
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	2200      	movs	r2, #0
 80096ae:	6939      	ldr	r1, [r7, #16]
 80096b0:	6978      	ldr	r0, [r7, #20]
 80096b2:	f7ff fed9 	bl	8009468 <xQueueGenericCreateStatic>
 80096b6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80096b8:	68f8      	ldr	r0, [r7, #12]
 80096ba:	f7ff ffb8 	bl	800962e <prvInitialiseMutex>

		return xNewQueue;
 80096be:	68fb      	ldr	r3, [r7, #12]
	}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3718      	adds	r7, #24
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b08e      	sub	sp, #56	; 0x38
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	607a      	str	r2, [r7, #4]
 80096d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80096d6:	2300      	movs	r3, #0
 80096d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80096de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d10c      	bne.n	80096fe <xQueueGenericSend+0x36>
	__asm volatile
 80096e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e8:	b672      	cpsid	i
 80096ea:	f383 8811 	msr	BASEPRI, r3
 80096ee:	f3bf 8f6f 	isb	sy
 80096f2:	f3bf 8f4f 	dsb	sy
 80096f6:	b662      	cpsie	i
 80096f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80096fa:	bf00      	nop
 80096fc:	e7fe      	b.n	80096fc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d103      	bne.n	800970c <xQueueGenericSend+0x44>
 8009704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009708:	2b00      	cmp	r3, #0
 800970a:	d101      	bne.n	8009710 <xQueueGenericSend+0x48>
 800970c:	2301      	movs	r3, #1
 800970e:	e000      	b.n	8009712 <xQueueGenericSend+0x4a>
 8009710:	2300      	movs	r3, #0
 8009712:	2b00      	cmp	r3, #0
 8009714:	d10c      	bne.n	8009730 <xQueueGenericSend+0x68>
	__asm volatile
 8009716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800971a:	b672      	cpsid	i
 800971c:	f383 8811 	msr	BASEPRI, r3
 8009720:	f3bf 8f6f 	isb	sy
 8009724:	f3bf 8f4f 	dsb	sy
 8009728:	b662      	cpsie	i
 800972a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800972c:	bf00      	nop
 800972e:	e7fe      	b.n	800972e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	2b02      	cmp	r3, #2
 8009734:	d103      	bne.n	800973e <xQueueGenericSend+0x76>
 8009736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800973a:	2b01      	cmp	r3, #1
 800973c:	d101      	bne.n	8009742 <xQueueGenericSend+0x7a>
 800973e:	2301      	movs	r3, #1
 8009740:	e000      	b.n	8009744 <xQueueGenericSend+0x7c>
 8009742:	2300      	movs	r3, #0
 8009744:	2b00      	cmp	r3, #0
 8009746:	d10c      	bne.n	8009762 <xQueueGenericSend+0x9a>
	__asm volatile
 8009748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800974c:	b672      	cpsid	i
 800974e:	f383 8811 	msr	BASEPRI, r3
 8009752:	f3bf 8f6f 	isb	sy
 8009756:	f3bf 8f4f 	dsb	sy
 800975a:	b662      	cpsie	i
 800975c:	623b      	str	r3, [r7, #32]
}
 800975e:	bf00      	nop
 8009760:	e7fe      	b.n	8009760 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009762:	f001 fcbd 	bl	800b0e0 <xTaskGetSchedulerState>
 8009766:	4603      	mov	r3, r0
 8009768:	2b00      	cmp	r3, #0
 800976a:	d102      	bne.n	8009772 <xQueueGenericSend+0xaa>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d101      	bne.n	8009776 <xQueueGenericSend+0xae>
 8009772:	2301      	movs	r3, #1
 8009774:	e000      	b.n	8009778 <xQueueGenericSend+0xb0>
 8009776:	2300      	movs	r3, #0
 8009778:	2b00      	cmp	r3, #0
 800977a:	d10c      	bne.n	8009796 <xQueueGenericSend+0xce>
	__asm volatile
 800977c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009780:	b672      	cpsid	i
 8009782:	f383 8811 	msr	BASEPRI, r3
 8009786:	f3bf 8f6f 	isb	sy
 800978a:	f3bf 8f4f 	dsb	sy
 800978e:	b662      	cpsie	i
 8009790:	61fb      	str	r3, [r7, #28]
}
 8009792:	bf00      	nop
 8009794:	e7fe      	b.n	8009794 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009796:	f002 fb31 	bl	800bdfc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800979a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800979c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800979e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d302      	bcc.n	80097ac <xQueueGenericSend+0xe4>
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	2b02      	cmp	r3, #2
 80097aa:	d129      	bne.n	8009800 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80097ac:	683a      	ldr	r2, [r7, #0]
 80097ae:	68b9      	ldr	r1, [r7, #8]
 80097b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80097b2:	f000 fcc2 	bl	800a13a <prvCopyDataToQueue>
 80097b6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d010      	beq.n	80097e2 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097c2:	3324      	adds	r3, #36	; 0x24
 80097c4:	4618      	mov	r0, r3
 80097c6:	f001 fac7 	bl	800ad58 <xTaskRemoveFromEventList>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d013      	beq.n	80097f8 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80097d0:	4b3f      	ldr	r3, [pc, #252]	; (80098d0 <xQueueGenericSend+0x208>)
 80097d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097d6:	601a      	str	r2, [r3, #0]
 80097d8:	f3bf 8f4f 	dsb	sy
 80097dc:	f3bf 8f6f 	isb	sy
 80097e0:	e00a      	b.n	80097f8 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80097e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d007      	beq.n	80097f8 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80097e8:	4b39      	ldr	r3, [pc, #228]	; (80098d0 <xQueueGenericSend+0x208>)
 80097ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097ee:	601a      	str	r2, [r3, #0]
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80097f8:	f002 fb34 	bl	800be64 <vPortExitCritical>
				return pdPASS;
 80097fc:	2301      	movs	r3, #1
 80097fe:	e063      	b.n	80098c8 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d103      	bne.n	800980e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009806:	f002 fb2d 	bl	800be64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800980a:	2300      	movs	r3, #0
 800980c:	e05c      	b.n	80098c8 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800980e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009810:	2b00      	cmp	r3, #0
 8009812:	d106      	bne.n	8009822 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009814:	f107 0314 	add.w	r3, r7, #20
 8009818:	4618      	mov	r0, r3
 800981a:	f001 fb01 	bl	800ae20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800981e:	2301      	movs	r3, #1
 8009820:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009822:	f002 fb1f 	bl	800be64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009826:	f001 f85d 	bl	800a8e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800982a:	f002 fae7 	bl	800bdfc <vPortEnterCritical>
 800982e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009830:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009834:	b25b      	sxtb	r3, r3
 8009836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800983a:	d103      	bne.n	8009844 <xQueueGenericSend+0x17c>
 800983c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800983e:	2200      	movs	r2, #0
 8009840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009846:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800984a:	b25b      	sxtb	r3, r3
 800984c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009850:	d103      	bne.n	800985a <xQueueGenericSend+0x192>
 8009852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009854:	2200      	movs	r2, #0
 8009856:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800985a:	f002 fb03 	bl	800be64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800985e:	1d3a      	adds	r2, r7, #4
 8009860:	f107 0314 	add.w	r3, r7, #20
 8009864:	4611      	mov	r1, r2
 8009866:	4618      	mov	r0, r3
 8009868:	f001 faf0 	bl	800ae4c <xTaskCheckForTimeOut>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d124      	bne.n	80098bc <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009872:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009874:	f000 fd59 	bl	800a32a <prvIsQueueFull>
 8009878:	4603      	mov	r3, r0
 800987a:	2b00      	cmp	r3, #0
 800987c:	d018      	beq.n	80098b0 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800987e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009880:	3310      	adds	r3, #16
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	4611      	mov	r1, r2
 8009886:	4618      	mov	r0, r3
 8009888:	f001 fa12 	bl	800acb0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800988c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800988e:	f000 fce4 	bl	800a25a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009892:	f001 f835 	bl	800a900 <xTaskResumeAll>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	f47f af7c 	bne.w	8009796 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800989e:	4b0c      	ldr	r3, [pc, #48]	; (80098d0 <xQueueGenericSend+0x208>)
 80098a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098a4:	601a      	str	r2, [r3, #0]
 80098a6:	f3bf 8f4f 	dsb	sy
 80098aa:	f3bf 8f6f 	isb	sy
 80098ae:	e772      	b.n	8009796 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80098b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098b2:	f000 fcd2 	bl	800a25a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80098b6:	f001 f823 	bl	800a900 <xTaskResumeAll>
 80098ba:	e76c      	b.n	8009796 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80098bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098be:	f000 fccc 	bl	800a25a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80098c2:	f001 f81d 	bl	800a900 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80098c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3738      	adds	r7, #56	; 0x38
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}
 80098d0:	e000ed04 	.word	0xe000ed04

080098d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b08e      	sub	sp, #56	; 0x38
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	607a      	str	r2, [r7, #4]
 80098e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80098e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d10c      	bne.n	8009906 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 80098ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098f0:	b672      	cpsid	i
 80098f2:	f383 8811 	msr	BASEPRI, r3
 80098f6:	f3bf 8f6f 	isb	sy
 80098fa:	f3bf 8f4f 	dsb	sy
 80098fe:	b662      	cpsie	i
 8009900:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009902:	bf00      	nop
 8009904:	e7fe      	b.n	8009904 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d103      	bne.n	8009914 <xQueueGenericSendFromISR+0x40>
 800990c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009910:	2b00      	cmp	r3, #0
 8009912:	d101      	bne.n	8009918 <xQueueGenericSendFromISR+0x44>
 8009914:	2301      	movs	r3, #1
 8009916:	e000      	b.n	800991a <xQueueGenericSendFromISR+0x46>
 8009918:	2300      	movs	r3, #0
 800991a:	2b00      	cmp	r3, #0
 800991c:	d10c      	bne.n	8009938 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800991e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009922:	b672      	cpsid	i
 8009924:	f383 8811 	msr	BASEPRI, r3
 8009928:	f3bf 8f6f 	isb	sy
 800992c:	f3bf 8f4f 	dsb	sy
 8009930:	b662      	cpsie	i
 8009932:	623b      	str	r3, [r7, #32]
}
 8009934:	bf00      	nop
 8009936:	e7fe      	b.n	8009936 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	2b02      	cmp	r3, #2
 800993c:	d103      	bne.n	8009946 <xQueueGenericSendFromISR+0x72>
 800993e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009942:	2b01      	cmp	r3, #1
 8009944:	d101      	bne.n	800994a <xQueueGenericSendFromISR+0x76>
 8009946:	2301      	movs	r3, #1
 8009948:	e000      	b.n	800994c <xQueueGenericSendFromISR+0x78>
 800994a:	2300      	movs	r3, #0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d10c      	bne.n	800996a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8009950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009954:	b672      	cpsid	i
 8009956:	f383 8811 	msr	BASEPRI, r3
 800995a:	f3bf 8f6f 	isb	sy
 800995e:	f3bf 8f4f 	dsb	sy
 8009962:	b662      	cpsie	i
 8009964:	61fb      	str	r3, [r7, #28]
}
 8009966:	bf00      	nop
 8009968:	e7fe      	b.n	8009968 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800996a:	f002 fb2f 	bl	800bfcc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800996e:	f3ef 8211 	mrs	r2, BASEPRI
 8009972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009976:	b672      	cpsid	i
 8009978:	f383 8811 	msr	BASEPRI, r3
 800997c:	f3bf 8f6f 	isb	sy
 8009980:	f3bf 8f4f 	dsb	sy
 8009984:	b662      	cpsie	i
 8009986:	61ba      	str	r2, [r7, #24]
 8009988:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800998a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800998c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800998e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009990:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009996:	429a      	cmp	r2, r3
 8009998:	d302      	bcc.n	80099a0 <xQueueGenericSendFromISR+0xcc>
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	2b02      	cmp	r3, #2
 800999e:	d12c      	bne.n	80099fa <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80099a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80099a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80099aa:	683a      	ldr	r2, [r7, #0]
 80099ac:	68b9      	ldr	r1, [r7, #8]
 80099ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80099b0:	f000 fbc3 	bl	800a13a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80099b4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80099b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099bc:	d112      	bne.n	80099e4 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d016      	beq.n	80099f4 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099c8:	3324      	adds	r3, #36	; 0x24
 80099ca:	4618      	mov	r0, r3
 80099cc:	f001 f9c4 	bl	800ad58 <xTaskRemoveFromEventList>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00e      	beq.n	80099f4 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00b      	beq.n	80099f4 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2201      	movs	r2, #1
 80099e0:	601a      	str	r2, [r3, #0]
 80099e2:	e007      	b.n	80099f4 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80099e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80099e8:	3301      	adds	r3, #1
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	b25a      	sxtb	r2, r3
 80099ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80099f4:	2301      	movs	r3, #1
 80099f6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80099f8:	e001      	b.n	80099fe <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80099fa:	2300      	movs	r3, #0
 80099fc:	637b      	str	r3, [r7, #52]	; 0x34
 80099fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a00:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009a08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3738      	adds	r7, #56	; 0x38
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b08e      	sub	sp, #56	; 0x38
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d10c      	bne.n	8009a42 <xQueueGiveFromISR+0x2e>
	__asm volatile
 8009a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a2c:	b672      	cpsid	i
 8009a2e:	f383 8811 	msr	BASEPRI, r3
 8009a32:	f3bf 8f6f 	isb	sy
 8009a36:	f3bf 8f4f 	dsb	sy
 8009a3a:	b662      	cpsie	i
 8009a3c:	623b      	str	r3, [r7, #32]
}
 8009a3e:	bf00      	nop
 8009a40:	e7fe      	b.n	8009a40 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d00c      	beq.n	8009a64 <xQueueGiveFromISR+0x50>
	__asm volatile
 8009a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a4e:	b672      	cpsid	i
 8009a50:	f383 8811 	msr	BASEPRI, r3
 8009a54:	f3bf 8f6f 	isb	sy
 8009a58:	f3bf 8f4f 	dsb	sy
 8009a5c:	b662      	cpsie	i
 8009a5e:	61fb      	str	r3, [r7, #28]
}
 8009a60:	bf00      	nop
 8009a62:	e7fe      	b.n	8009a62 <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d103      	bne.n	8009a74 <xQueueGiveFromISR+0x60>
 8009a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a6e:	689b      	ldr	r3, [r3, #8]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d101      	bne.n	8009a78 <xQueueGiveFromISR+0x64>
 8009a74:	2301      	movs	r3, #1
 8009a76:	e000      	b.n	8009a7a <xQueueGiveFromISR+0x66>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d10c      	bne.n	8009a98 <xQueueGiveFromISR+0x84>
	__asm volatile
 8009a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a82:	b672      	cpsid	i
 8009a84:	f383 8811 	msr	BASEPRI, r3
 8009a88:	f3bf 8f6f 	isb	sy
 8009a8c:	f3bf 8f4f 	dsb	sy
 8009a90:	b662      	cpsie	i
 8009a92:	61bb      	str	r3, [r7, #24]
}
 8009a94:	bf00      	nop
 8009a96:	e7fe      	b.n	8009a96 <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009a98:	f002 fa98 	bl	800bfcc <vPortValidateInterruptPriority>
	__asm volatile
 8009a9c:	f3ef 8211 	mrs	r2, BASEPRI
 8009aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa4:	b672      	cpsid	i
 8009aa6:	f383 8811 	msr	BASEPRI, r3
 8009aaa:	f3bf 8f6f 	isb	sy
 8009aae:	f3bf 8f4f 	dsb	sy
 8009ab2:	b662      	cpsie	i
 8009ab4:	617a      	str	r2, [r7, #20]
 8009ab6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009ab8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009aba:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ac0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ac6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d22b      	bcs.n	8009b24 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ace:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ad2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ad8:	1c5a      	adds	r2, r3, #1
 8009ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009adc:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009ade:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ae6:	d112      	bne.n	8009b0e <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d016      	beq.n	8009b1e <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af2:	3324      	adds	r3, #36	; 0x24
 8009af4:	4618      	mov	r0, r3
 8009af6:	f001 f92f 	bl	800ad58 <xTaskRemoveFromEventList>
 8009afa:	4603      	mov	r3, r0
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d00e      	beq.n	8009b1e <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d00b      	beq.n	8009b1e <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	2201      	movs	r2, #1
 8009b0a:	601a      	str	r2, [r3, #0]
 8009b0c:	e007      	b.n	8009b1e <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009b0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b12:	3301      	adds	r3, #1
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	b25a      	sxtb	r2, r3
 8009b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	637b      	str	r3, [r7, #52]	; 0x34
 8009b22:	e001      	b.n	8009b28 <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009b24:	2300      	movs	r3, #0
 8009b26:	637b      	str	r3, [r7, #52]	; 0x34
 8009b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b2a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f383 8811 	msr	BASEPRI, r3
}
 8009b32:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3738      	adds	r7, #56	; 0x38
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
	...

08009b40 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b08c      	sub	sp, #48	; 0x30
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	60f8      	str	r0, [r7, #12]
 8009b48:	60b9      	str	r1, [r7, #8]
 8009b4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d10c      	bne.n	8009b74 <xQueueReceive+0x34>
	__asm volatile
 8009b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5e:	b672      	cpsid	i
 8009b60:	f383 8811 	msr	BASEPRI, r3
 8009b64:	f3bf 8f6f 	isb	sy
 8009b68:	f3bf 8f4f 	dsb	sy
 8009b6c:	b662      	cpsie	i
 8009b6e:	623b      	str	r3, [r7, #32]
}
 8009b70:	bf00      	nop
 8009b72:	e7fe      	b.n	8009b72 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d103      	bne.n	8009b82 <xQueueReceive+0x42>
 8009b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d101      	bne.n	8009b86 <xQueueReceive+0x46>
 8009b82:	2301      	movs	r3, #1
 8009b84:	e000      	b.n	8009b88 <xQueueReceive+0x48>
 8009b86:	2300      	movs	r3, #0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10c      	bne.n	8009ba6 <xQueueReceive+0x66>
	__asm volatile
 8009b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b90:	b672      	cpsid	i
 8009b92:	f383 8811 	msr	BASEPRI, r3
 8009b96:	f3bf 8f6f 	isb	sy
 8009b9a:	f3bf 8f4f 	dsb	sy
 8009b9e:	b662      	cpsie	i
 8009ba0:	61fb      	str	r3, [r7, #28]
}
 8009ba2:	bf00      	nop
 8009ba4:	e7fe      	b.n	8009ba4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009ba6:	f001 fa9b 	bl	800b0e0 <xTaskGetSchedulerState>
 8009baa:	4603      	mov	r3, r0
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d102      	bne.n	8009bb6 <xQueueReceive+0x76>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d101      	bne.n	8009bba <xQueueReceive+0x7a>
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	e000      	b.n	8009bbc <xQueueReceive+0x7c>
 8009bba:	2300      	movs	r3, #0
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d10c      	bne.n	8009bda <xQueueReceive+0x9a>
	__asm volatile
 8009bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc4:	b672      	cpsid	i
 8009bc6:	f383 8811 	msr	BASEPRI, r3
 8009bca:	f3bf 8f6f 	isb	sy
 8009bce:	f3bf 8f4f 	dsb	sy
 8009bd2:	b662      	cpsie	i
 8009bd4:	61bb      	str	r3, [r7, #24]
}
 8009bd6:	bf00      	nop
 8009bd8:	e7fe      	b.n	8009bd8 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009bda:	f002 f90f 	bl	800bdfc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d01f      	beq.n	8009c2a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009bea:	68b9      	ldr	r1, [r7, #8]
 8009bec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009bee:	f000 fb0e 	bl	800a20e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf4:	1e5a      	subs	r2, r3, #1
 8009bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bfc:	691b      	ldr	r3, [r3, #16]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d00f      	beq.n	8009c22 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c04:	3310      	adds	r3, #16
 8009c06:	4618      	mov	r0, r3
 8009c08:	f001 f8a6 	bl	800ad58 <xTaskRemoveFromEventList>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d007      	beq.n	8009c22 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009c12:	4b3d      	ldr	r3, [pc, #244]	; (8009d08 <xQueueReceive+0x1c8>)
 8009c14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c18:	601a      	str	r2, [r3, #0]
 8009c1a:	f3bf 8f4f 	dsb	sy
 8009c1e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009c22:	f002 f91f 	bl	800be64 <vPortExitCritical>
				return pdPASS;
 8009c26:	2301      	movs	r3, #1
 8009c28:	e069      	b.n	8009cfe <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d103      	bne.n	8009c38 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009c30:	f002 f918 	bl	800be64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009c34:	2300      	movs	r3, #0
 8009c36:	e062      	b.n	8009cfe <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d106      	bne.n	8009c4c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c3e:	f107 0310 	add.w	r3, r7, #16
 8009c42:	4618      	mov	r0, r3
 8009c44:	f001 f8ec 	bl	800ae20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c4c:	f002 f90a 	bl	800be64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c50:	f000 fe48 	bl	800a8e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c54:	f002 f8d2 	bl	800bdfc <vPortEnterCritical>
 8009c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009c5e:	b25b      	sxtb	r3, r3
 8009c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c64:	d103      	bne.n	8009c6e <xQueueReceive+0x12e>
 8009c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009c74:	b25b      	sxtb	r3, r3
 8009c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c7a:	d103      	bne.n	8009c84 <xQueueReceive+0x144>
 8009c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009c84:	f002 f8ee 	bl	800be64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009c88:	1d3a      	adds	r2, r7, #4
 8009c8a:	f107 0310 	add.w	r3, r7, #16
 8009c8e:	4611      	mov	r1, r2
 8009c90:	4618      	mov	r0, r3
 8009c92:	f001 f8db 	bl	800ae4c <xTaskCheckForTimeOut>
 8009c96:	4603      	mov	r3, r0
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d123      	bne.n	8009ce4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009c9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c9e:	f000 fb2e 	bl	800a2fe <prvIsQueueEmpty>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d017      	beq.n	8009cd8 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009caa:	3324      	adds	r3, #36	; 0x24
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	4611      	mov	r1, r2
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f000 fffd 	bl	800acb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cb8:	f000 facf 	bl	800a25a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009cbc:	f000 fe20 	bl	800a900 <xTaskResumeAll>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d189      	bne.n	8009bda <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8009cc6:	4b10      	ldr	r3, [pc, #64]	; (8009d08 <xQueueReceive+0x1c8>)
 8009cc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ccc:	601a      	str	r2, [r3, #0]
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	f3bf 8f6f 	isb	sy
 8009cd6:	e780      	b.n	8009bda <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009cd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cda:	f000 fabe 	bl	800a25a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009cde:	f000 fe0f 	bl	800a900 <xTaskResumeAll>
 8009ce2:	e77a      	b.n	8009bda <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009ce4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ce6:	f000 fab8 	bl	800a25a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009cea:	f000 fe09 	bl	800a900 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009cee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cf0:	f000 fb05 	bl	800a2fe <prvIsQueueEmpty>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f43f af6f 	beq.w	8009bda <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009cfc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3730      	adds	r7, #48	; 0x30
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	e000ed04 	.word	0xe000ed04

08009d0c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b08e      	sub	sp, #56	; 0x38
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009d16:	2300      	movs	r3, #0
 8009d18:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d10c      	bne.n	8009d42 <xQueueSemaphoreTake+0x36>
	__asm volatile
 8009d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d2c:	b672      	cpsid	i
 8009d2e:	f383 8811 	msr	BASEPRI, r3
 8009d32:	f3bf 8f6f 	isb	sy
 8009d36:	f3bf 8f4f 	dsb	sy
 8009d3a:	b662      	cpsie	i
 8009d3c:	623b      	str	r3, [r7, #32]
}
 8009d3e:	bf00      	nop
 8009d40:	e7fe      	b.n	8009d40 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d00c      	beq.n	8009d64 <xQueueSemaphoreTake+0x58>
	__asm volatile
 8009d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d4e:	b672      	cpsid	i
 8009d50:	f383 8811 	msr	BASEPRI, r3
 8009d54:	f3bf 8f6f 	isb	sy
 8009d58:	f3bf 8f4f 	dsb	sy
 8009d5c:	b662      	cpsie	i
 8009d5e:	61fb      	str	r3, [r7, #28]
}
 8009d60:	bf00      	nop
 8009d62:	e7fe      	b.n	8009d62 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d64:	f001 f9bc 	bl	800b0e0 <xTaskGetSchedulerState>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d102      	bne.n	8009d74 <xQueueSemaphoreTake+0x68>
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d101      	bne.n	8009d78 <xQueueSemaphoreTake+0x6c>
 8009d74:	2301      	movs	r3, #1
 8009d76:	e000      	b.n	8009d7a <xQueueSemaphoreTake+0x6e>
 8009d78:	2300      	movs	r3, #0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d10c      	bne.n	8009d98 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 8009d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d82:	b672      	cpsid	i
 8009d84:	f383 8811 	msr	BASEPRI, r3
 8009d88:	f3bf 8f6f 	isb	sy
 8009d8c:	f3bf 8f4f 	dsb	sy
 8009d90:	b662      	cpsie	i
 8009d92:	61bb      	str	r3, [r7, #24]
}
 8009d94:	bf00      	nop
 8009d96:	e7fe      	b.n	8009d96 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d98:	f002 f830 	bl	800bdfc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d024      	beq.n	8009df2 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009daa:	1e5a      	subs	r2, r3, #1
 8009dac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dae:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d104      	bne.n	8009dc2 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009db8:	f001 fb58 	bl	800b46c <pvTaskIncrementMutexHeldCount>
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dc0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dc4:	691b      	ldr	r3, [r3, #16]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d00f      	beq.n	8009dea <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009dca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dcc:	3310      	adds	r3, #16
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f000 ffc2 	bl	800ad58 <xTaskRemoveFromEventList>
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d007      	beq.n	8009dea <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009dda:	4b55      	ldr	r3, [pc, #340]	; (8009f30 <xQueueSemaphoreTake+0x224>)
 8009ddc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009de0:	601a      	str	r2, [r3, #0]
 8009de2:	f3bf 8f4f 	dsb	sy
 8009de6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009dea:	f002 f83b 	bl	800be64 <vPortExitCritical>
				return pdPASS;
 8009dee:	2301      	movs	r3, #1
 8009df0:	e099      	b.n	8009f26 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d113      	bne.n	8009e20 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d00c      	beq.n	8009e18 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 8009dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e02:	b672      	cpsid	i
 8009e04:	f383 8811 	msr	BASEPRI, r3
 8009e08:	f3bf 8f6f 	isb	sy
 8009e0c:	f3bf 8f4f 	dsb	sy
 8009e10:	b662      	cpsie	i
 8009e12:	617b      	str	r3, [r7, #20]
}
 8009e14:	bf00      	nop
 8009e16:	e7fe      	b.n	8009e16 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009e18:	f002 f824 	bl	800be64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	e082      	b.n	8009f26 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d106      	bne.n	8009e34 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e26:	f107 030c 	add.w	r3, r7, #12
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f000 fff8 	bl	800ae20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e30:	2301      	movs	r3, #1
 8009e32:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e34:	f002 f816 	bl	800be64 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e38:	f000 fd54 	bl	800a8e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e3c:	f001 ffde 	bl	800bdfc <vPortEnterCritical>
 8009e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e46:	b25b      	sxtb	r3, r3
 8009e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e4c:	d103      	bne.n	8009e56 <xQueueSemaphoreTake+0x14a>
 8009e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e50:	2200      	movs	r2, #0
 8009e52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e5c:	b25b      	sxtb	r3, r3
 8009e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e62:	d103      	bne.n	8009e6c <xQueueSemaphoreTake+0x160>
 8009e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e66:	2200      	movs	r2, #0
 8009e68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e6c:	f001 fffa 	bl	800be64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e70:	463a      	mov	r2, r7
 8009e72:	f107 030c 	add.w	r3, r7, #12
 8009e76:	4611      	mov	r1, r2
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f000 ffe7 	bl	800ae4c <xTaskCheckForTimeOut>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d132      	bne.n	8009eea <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009e86:	f000 fa3a 	bl	800a2fe <prvIsQueueEmpty>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d026      	beq.n	8009ede <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d109      	bne.n	8009eac <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 8009e98:	f001 ffb0 	bl	800bdfc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e9e:	689b      	ldr	r3, [r3, #8]
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f001 f93b 	bl	800b11c <xTaskPriorityInherit>
 8009ea6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009ea8:	f001 ffdc 	bl	800be64 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009eae:	3324      	adds	r3, #36	; 0x24
 8009eb0:	683a      	ldr	r2, [r7, #0]
 8009eb2:	4611      	mov	r1, r2
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f000 fefb 	bl	800acb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009eba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ebc:	f000 f9cd 	bl	800a25a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009ec0:	f000 fd1e 	bl	800a900 <xTaskResumeAll>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	f47f af66 	bne.w	8009d98 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 8009ecc:	4b18      	ldr	r3, [pc, #96]	; (8009f30 <xQueueSemaphoreTake+0x224>)
 8009ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ed2:	601a      	str	r2, [r3, #0]
 8009ed4:	f3bf 8f4f 	dsb	sy
 8009ed8:	f3bf 8f6f 	isb	sy
 8009edc:	e75c      	b.n	8009d98 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009ede:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ee0:	f000 f9bb 	bl	800a25a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009ee4:	f000 fd0c 	bl	800a900 <xTaskResumeAll>
 8009ee8:	e756      	b.n	8009d98 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009eea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009eec:	f000 f9b5 	bl	800a25a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009ef0:	f000 fd06 	bl	800a900 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ef4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ef6:	f000 fa02 	bl	800a2fe <prvIsQueueEmpty>
 8009efa:	4603      	mov	r3, r0
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	f43f af4b 	beq.w	8009d98 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d00d      	beq.n	8009f24 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 8009f08:	f001 ff78 	bl	800bdfc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009f0c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009f0e:	f000 f8fc 	bl	800a10a <prvGetDisinheritPriorityAfterTimeout>
 8009f12:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f001 fa08 	bl	800b330 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009f20:	f001 ffa0 	bl	800be64 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009f24:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3738      	adds	r7, #56	; 0x38
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
 8009f2e:	bf00      	nop
 8009f30:	e000ed04 	.word	0xe000ed04

08009f34 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b08e      	sub	sp, #56	; 0x38
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	60f8      	str	r0, [r7, #12]
 8009f3c:	60b9      	str	r1, [r7, #8]
 8009f3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d10c      	bne.n	8009f64 <xQueueReceiveFromISR+0x30>
	__asm volatile
 8009f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4e:	b672      	cpsid	i
 8009f50:	f383 8811 	msr	BASEPRI, r3
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	b662      	cpsie	i
 8009f5e:	623b      	str	r3, [r7, #32]
}
 8009f60:	bf00      	nop
 8009f62:	e7fe      	b.n	8009f62 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d103      	bne.n	8009f72 <xQueueReceiveFromISR+0x3e>
 8009f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d101      	bne.n	8009f76 <xQueueReceiveFromISR+0x42>
 8009f72:	2301      	movs	r3, #1
 8009f74:	e000      	b.n	8009f78 <xQueueReceiveFromISR+0x44>
 8009f76:	2300      	movs	r3, #0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d10c      	bne.n	8009f96 <xQueueReceiveFromISR+0x62>
	__asm volatile
 8009f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f80:	b672      	cpsid	i
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	b662      	cpsie	i
 8009f90:	61fb      	str	r3, [r7, #28]
}
 8009f92:	bf00      	nop
 8009f94:	e7fe      	b.n	8009f94 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009f96:	f002 f819 	bl	800bfcc <vPortValidateInterruptPriority>
	__asm volatile
 8009f9a:	f3ef 8211 	mrs	r2, BASEPRI
 8009f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fa2:	b672      	cpsid	i
 8009fa4:	f383 8811 	msr	BASEPRI, r3
 8009fa8:	f3bf 8f6f 	isb	sy
 8009fac:	f3bf 8f4f 	dsb	sy
 8009fb0:	b662      	cpsie	i
 8009fb2:	61ba      	str	r2, [r7, #24]
 8009fb4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009fb6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fbe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d02f      	beq.n	800a026 <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009fcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009fd0:	68b9      	ldr	r1, [r7, #8]
 8009fd2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009fd4:	f000 f91b 	bl	800a20e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fda:	1e5a      	subs	r2, r3, #1
 8009fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fde:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009fe0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fe8:	d112      	bne.n	800a010 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fec:	691b      	ldr	r3, [r3, #16]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d016      	beq.n	800a020 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff4:	3310      	adds	r3, #16
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f000 feae 	bl	800ad58 <xTaskRemoveFromEventList>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d00e      	beq.n	800a020 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d00b      	beq.n	800a020 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2201      	movs	r2, #1
 800a00c:	601a      	str	r2, [r3, #0]
 800a00e:	e007      	b.n	800a020 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a010:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a014:	3301      	adds	r3, #1
 800a016:	b2db      	uxtb	r3, r3
 800a018:	b25a      	sxtb	r2, r3
 800a01a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a01c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a020:	2301      	movs	r3, #1
 800a022:	637b      	str	r3, [r7, #52]	; 0x34
 800a024:	e001      	b.n	800a02a <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800a026:	2300      	movs	r3, #0
 800a028:	637b      	str	r3, [r7, #52]	; 0x34
 800a02a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a02c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	f383 8811 	msr	BASEPRI, r3
}
 800a034:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a036:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3738      	adds	r7, #56	; 0x38
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b084      	sub	sp, #16
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d10c      	bne.n	800a068 <uxQueueMessagesWaiting+0x28>
	__asm volatile
 800a04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a052:	b672      	cpsid	i
 800a054:	f383 8811 	msr	BASEPRI, r3
 800a058:	f3bf 8f6f 	isb	sy
 800a05c:	f3bf 8f4f 	dsb	sy
 800a060:	b662      	cpsie	i
 800a062:	60bb      	str	r3, [r7, #8]
}
 800a064:	bf00      	nop
 800a066:	e7fe      	b.n	800a066 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800a068:	f001 fec8 	bl	800bdfc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a070:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800a072:	f001 fef7 	bl	800be64 <vPortExitCritical>

	return uxReturn;
 800a076:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a078:	4618      	mov	r0, r3
 800a07a:	3710      	adds	r7, #16
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800a080:	b480      	push	{r7}
 800a082:	b087      	sub	sp, #28
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d10c      	bne.n	800a0ac <uxQueueMessagesWaitingFromISR+0x2c>
	__asm volatile
 800a092:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a096:	b672      	cpsid	i
 800a098:	f383 8811 	msr	BASEPRI, r3
 800a09c:	f3bf 8f6f 	isb	sy
 800a0a0:	f3bf 8f4f 	dsb	sy
 800a0a4:	b662      	cpsie	i
 800a0a6:	60fb      	str	r3, [r7, #12]
}
 800a0a8:	bf00      	nop
 800a0aa:	e7fe      	b.n	800a0aa <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0b0:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800a0b2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	371c      	adds	r7, #28
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr

0800a0c0 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d10c      	bne.n	800a0ec <vQueueDelete+0x2c>
	__asm volatile
 800a0d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d6:	b672      	cpsid	i
 800a0d8:	f383 8811 	msr	BASEPRI, r3
 800a0dc:	f3bf 8f6f 	isb	sy
 800a0e0:	f3bf 8f4f 	dsb	sy
 800a0e4:	b662      	cpsie	i
 800a0e6:	60bb      	str	r3, [r7, #8]
}
 800a0e8:	bf00      	nop
 800a0ea:	e7fe      	b.n	800a0ea <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a0ec:	68f8      	ldr	r0, [r7, #12]
 800a0ee:	f000 f95f 	bl	800a3b0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d102      	bne.n	800a102 <vQueueDelete+0x42>
		{
			vPortFree( pxQueue );
 800a0fc:	68f8      	ldr	r0, [r7, #12]
 800a0fe:	f002 f873 	bl	800c1e8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a102:	bf00      	nop
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a10a:	b480      	push	{r7}
 800a10c:	b085      	sub	sp, #20
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a116:	2b00      	cmp	r3, #0
 800a118:	d006      	beq.n	800a128 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f1c3 0307 	rsb	r3, r3, #7
 800a124:	60fb      	str	r3, [r7, #12]
 800a126:	e001      	b.n	800a12c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a128:	2300      	movs	r3, #0
 800a12a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a12c:	68fb      	ldr	r3, [r7, #12]
	}
 800a12e:	4618      	mov	r0, r3
 800a130:	3714      	adds	r7, #20
 800a132:	46bd      	mov	sp, r7
 800a134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a138:	4770      	bx	lr

0800a13a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a13a:	b580      	push	{r7, lr}
 800a13c:	b086      	sub	sp, #24
 800a13e:	af00      	add	r7, sp, #0
 800a140:	60f8      	str	r0, [r7, #12]
 800a142:	60b9      	str	r1, [r7, #8]
 800a144:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a146:	2300      	movs	r3, #0
 800a148:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a14e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a154:	2b00      	cmp	r3, #0
 800a156:	d10d      	bne.n	800a174 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d14d      	bne.n	800a1fc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	689b      	ldr	r3, [r3, #8]
 800a164:	4618      	mov	r0, r3
 800a166:	f001 f859 	bl	800b21c <xTaskPriorityDisinherit>
 800a16a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2200      	movs	r2, #0
 800a170:	609a      	str	r2, [r3, #8]
 800a172:	e043      	b.n	800a1fc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d119      	bne.n	800a1ae <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6858      	ldr	r0, [r3, #4]
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a182:	461a      	mov	r2, r3
 800a184:	68b9      	ldr	r1, [r7, #8]
 800a186:	f011 f941 	bl	801b40c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	685a      	ldr	r2, [r3, #4]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a192:	441a      	add	r2, r3
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	685a      	ldr	r2, [r3, #4]
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d32b      	bcc.n	800a1fc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	605a      	str	r2, [r3, #4]
 800a1ac:	e026      	b.n	800a1fc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	68d8      	ldr	r0, [r3, #12]
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	68b9      	ldr	r1, [r7, #8]
 800a1ba:	f011 f927 	bl	801b40c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	68da      	ldr	r2, [r3, #12]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c6:	425b      	negs	r3, r3
 800a1c8:	441a      	add	r2, r3
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	68da      	ldr	r2, [r3, #12]
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	d207      	bcs.n	800a1ea <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	689a      	ldr	r2, [r3, #8]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1e2:	425b      	negs	r3, r3
 800a1e4:	441a      	add	r2, r3
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2b02      	cmp	r3, #2
 800a1ee:	d105      	bne.n	800a1fc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a1f0:	693b      	ldr	r3, [r7, #16]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d002      	beq.n	800a1fc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a1f6:	693b      	ldr	r3, [r7, #16]
 800a1f8:	3b01      	subs	r3, #1
 800a1fa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	1c5a      	adds	r2, r3, #1
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a204:	697b      	ldr	r3, [r7, #20]
}
 800a206:	4618      	mov	r0, r3
 800a208:	3718      	adds	r7, #24
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a20e:	b580      	push	{r7, lr}
 800a210:	b082      	sub	sp, #8
 800a212:	af00      	add	r7, sp, #0
 800a214:	6078      	str	r0, [r7, #4]
 800a216:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d018      	beq.n	800a252 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	68da      	ldr	r2, [r3, #12]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a228:	441a      	add	r2, r3
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	68da      	ldr	r2, [r3, #12]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	689b      	ldr	r3, [r3, #8]
 800a236:	429a      	cmp	r2, r3
 800a238:	d303      	bcc.n	800a242 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	68d9      	ldr	r1, [r3, #12]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a24a:	461a      	mov	r2, r3
 800a24c:	6838      	ldr	r0, [r7, #0]
 800a24e:	f011 f8dd 	bl	801b40c <memcpy>
	}
}
 800a252:	bf00      	nop
 800a254:	3708      	adds	r7, #8
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a25a:	b580      	push	{r7, lr}
 800a25c:	b084      	sub	sp, #16
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a262:	f001 fdcb 	bl	800bdfc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a26c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a26e:	e011      	b.n	800a294 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a274:	2b00      	cmp	r3, #0
 800a276:	d012      	beq.n	800a29e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	3324      	adds	r3, #36	; 0x24
 800a27c:	4618      	mov	r0, r3
 800a27e:	f000 fd6b 	bl	800ad58 <xTaskRemoveFromEventList>
 800a282:	4603      	mov	r3, r0
 800a284:	2b00      	cmp	r3, #0
 800a286:	d001      	beq.n	800a28c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a288:	f000 fe46 	bl	800af18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a28c:	7bfb      	ldrb	r3, [r7, #15]
 800a28e:	3b01      	subs	r3, #1
 800a290:	b2db      	uxtb	r3, r3
 800a292:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	dce9      	bgt.n	800a270 <prvUnlockQueue+0x16>
 800a29c:	e000      	b.n	800a2a0 <prvUnlockQueue+0x46>
					break;
 800a29e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	22ff      	movs	r2, #255	; 0xff
 800a2a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a2a8:	f001 fddc 	bl	800be64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a2ac:	f001 fda6 	bl	800bdfc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a2b6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a2b8:	e011      	b.n	800a2de <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	691b      	ldr	r3, [r3, #16]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d012      	beq.n	800a2e8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	3310      	adds	r3, #16
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f000 fd46 	bl	800ad58 <xTaskRemoveFromEventList>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d001      	beq.n	800a2d6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a2d2:	f000 fe21 	bl	800af18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a2d6:	7bbb      	ldrb	r3, [r7, #14]
 800a2d8:	3b01      	subs	r3, #1
 800a2da:	b2db      	uxtb	r3, r3
 800a2dc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a2de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	dce9      	bgt.n	800a2ba <prvUnlockQueue+0x60>
 800a2e6:	e000      	b.n	800a2ea <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a2e8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	22ff      	movs	r2, #255	; 0xff
 800a2ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a2f2:	f001 fdb7 	bl	800be64 <vPortExitCritical>
}
 800a2f6:	bf00      	nop
 800a2f8:	3710      	adds	r7, #16
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b084      	sub	sp, #16
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a306:	f001 fd79 	bl	800bdfc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d102      	bne.n	800a318 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a312:	2301      	movs	r3, #1
 800a314:	60fb      	str	r3, [r7, #12]
 800a316:	e001      	b.n	800a31c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a318:	2300      	movs	r3, #0
 800a31a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a31c:	f001 fda2 	bl	800be64 <vPortExitCritical>

	return xReturn;
 800a320:	68fb      	ldr	r3, [r7, #12]
}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a32a:	b580      	push	{r7, lr}
 800a32c:	b084      	sub	sp, #16
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a332:	f001 fd63 	bl	800bdfc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a33e:	429a      	cmp	r2, r3
 800a340:	d102      	bne.n	800a348 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a342:	2301      	movs	r3, #1
 800a344:	60fb      	str	r3, [r7, #12]
 800a346:	e001      	b.n	800a34c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a348:	2300      	movs	r3, #0
 800a34a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a34c:	f001 fd8a 	bl	800be64 <vPortExitCritical>

	return xReturn;
 800a350:	68fb      	ldr	r3, [r7, #12]
}
 800a352:	4618      	mov	r0, r3
 800a354:	3710      	adds	r7, #16
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
	...

0800a35c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a35c:	b480      	push	{r7}
 800a35e:	b085      	sub	sp, #20
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
 800a364:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a366:	2300      	movs	r3, #0
 800a368:	60fb      	str	r3, [r7, #12]
 800a36a:	e014      	b.n	800a396 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a36c:	4a0f      	ldr	r2, [pc, #60]	; (800a3ac <vQueueAddToRegistry+0x50>)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10b      	bne.n	800a390 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a378:	490c      	ldr	r1, [pc, #48]	; (800a3ac <vQueueAddToRegistry+0x50>)
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	683a      	ldr	r2, [r7, #0]
 800a37e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a382:	4a0a      	ldr	r2, [pc, #40]	; (800a3ac <vQueueAddToRegistry+0x50>)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	00db      	lsls	r3, r3, #3
 800a388:	4413      	add	r3, r2
 800a38a:	687a      	ldr	r2, [r7, #4]
 800a38c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a38e:	e006      	b.n	800a39e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	3301      	adds	r3, #1
 800a394:	60fb      	str	r3, [r7, #12]
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	2b07      	cmp	r3, #7
 800a39a:	d9e7      	bls.n	800a36c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a39c:	bf00      	nop
 800a39e:	bf00      	nop
 800a3a0:	3714      	adds	r7, #20
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr
 800a3aa:	bf00      	nop
 800a3ac:	2000a064 	.word	0x2000a064

0800a3b0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b085      	sub	sp, #20
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	60fb      	str	r3, [r7, #12]
 800a3bc:	e016      	b.n	800a3ec <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a3be:	4a10      	ldr	r2, [pc, #64]	; (800a400 <vQueueUnregisterQueue+0x50>)
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	00db      	lsls	r3, r3, #3
 800a3c4:	4413      	add	r3, r2
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	687a      	ldr	r2, [r7, #4]
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d10b      	bne.n	800a3e6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a3ce:	4a0c      	ldr	r2, [pc, #48]	; (800a400 <vQueueUnregisterQueue+0x50>)
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2100      	movs	r1, #0
 800a3d4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a3d8:	4a09      	ldr	r2, [pc, #36]	; (800a400 <vQueueUnregisterQueue+0x50>)
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	00db      	lsls	r3, r3, #3
 800a3de:	4413      	add	r3, r2
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	605a      	str	r2, [r3, #4]
				break;
 800a3e4:	e006      	b.n	800a3f4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	60fb      	str	r3, [r7, #12]
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2b07      	cmp	r3, #7
 800a3f0:	d9e5      	bls.n	800a3be <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a3f2:	bf00      	nop
 800a3f4:	bf00      	nop
 800a3f6:	3714      	adds	r7, #20
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	2000a064 	.word	0x2000a064

0800a404 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a404:	b580      	push	{r7, lr}
 800a406:	b086      	sub	sp, #24
 800a408:	af00      	add	r7, sp, #0
 800a40a:	60f8      	str	r0, [r7, #12]
 800a40c:	60b9      	str	r1, [r7, #8]
 800a40e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a414:	f001 fcf2 	bl	800bdfc <vPortEnterCritical>
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a41e:	b25b      	sxtb	r3, r3
 800a420:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a424:	d103      	bne.n	800a42e <vQueueWaitForMessageRestricted+0x2a>
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	2200      	movs	r2, #0
 800a42a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a434:	b25b      	sxtb	r3, r3
 800a436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a43a:	d103      	bne.n	800a444 <vQueueWaitForMessageRestricted+0x40>
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a444:	f001 fd0e 	bl	800be64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d106      	bne.n	800a45e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	3324      	adds	r3, #36	; 0x24
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	68b9      	ldr	r1, [r7, #8]
 800a458:	4618      	mov	r0, r3
 800a45a:	f000 fc4f 	bl	800acfc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a45e:	6978      	ldr	r0, [r7, #20]
 800a460:	f7ff fefb 	bl	800a25a <prvUnlockQueue>
	}
 800a464:	bf00      	nop
 800a466:	3718      	adds	r7, #24
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b08e      	sub	sp, #56	; 0x38
 800a470:	af04      	add	r7, sp, #16
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	607a      	str	r2, [r7, #4]
 800a478:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a47a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d10c      	bne.n	800a49a <xTaskCreateStatic+0x2e>
	__asm volatile
 800a480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a484:	b672      	cpsid	i
 800a486:	f383 8811 	msr	BASEPRI, r3
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	b662      	cpsie	i
 800a494:	623b      	str	r3, [r7, #32]
}
 800a496:	bf00      	nop
 800a498:	e7fe      	b.n	800a498 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800a49a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d10c      	bne.n	800a4ba <xTaskCreateStatic+0x4e>
	__asm volatile
 800a4a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a4:	b672      	cpsid	i
 800a4a6:	f383 8811 	msr	BASEPRI, r3
 800a4aa:	f3bf 8f6f 	isb	sy
 800a4ae:	f3bf 8f4f 	dsb	sy
 800a4b2:	b662      	cpsie	i
 800a4b4:	61fb      	str	r3, [r7, #28]
}
 800a4b6:	bf00      	nop
 800a4b8:	e7fe      	b.n	800a4b8 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a4ba:	2354      	movs	r3, #84	; 0x54
 800a4bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	2b54      	cmp	r3, #84	; 0x54
 800a4c2:	d00c      	beq.n	800a4de <xTaskCreateStatic+0x72>
	__asm volatile
 800a4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c8:	b672      	cpsid	i
 800a4ca:	f383 8811 	msr	BASEPRI, r3
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	f3bf 8f4f 	dsb	sy
 800a4d6:	b662      	cpsie	i
 800a4d8:	61bb      	str	r3, [r7, #24]
}
 800a4da:	bf00      	nop
 800a4dc:	e7fe      	b.n	800a4dc <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a4de:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a4e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d01e      	beq.n	800a524 <xTaskCreateStatic+0xb8>
 800a4e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d01b      	beq.n	800a524 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a4ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4ee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a4f4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f8:	2202      	movs	r2, #2
 800a4fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a4fe:	2300      	movs	r3, #0
 800a500:	9303      	str	r3, [sp, #12]
 800a502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a504:	9302      	str	r3, [sp, #8]
 800a506:	f107 0314 	add.w	r3, r7, #20
 800a50a:	9301      	str	r3, [sp, #4]
 800a50c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a50e:	9300      	str	r3, [sp, #0]
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	687a      	ldr	r2, [r7, #4]
 800a514:	68b9      	ldr	r1, [r7, #8]
 800a516:	68f8      	ldr	r0, [r7, #12]
 800a518:	f000 f850 	bl	800a5bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a51c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a51e:	f000 f8d7 	bl	800a6d0 <prvAddNewTaskToReadyList>
 800a522:	e001      	b.n	800a528 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800a524:	2300      	movs	r3, #0
 800a526:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a528:	697b      	ldr	r3, [r7, #20]
	}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3728      	adds	r7, #40	; 0x28
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}

0800a532 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a532:	b580      	push	{r7, lr}
 800a534:	b08c      	sub	sp, #48	; 0x30
 800a536:	af04      	add	r7, sp, #16
 800a538:	60f8      	str	r0, [r7, #12]
 800a53a:	60b9      	str	r1, [r7, #8]
 800a53c:	603b      	str	r3, [r7, #0]
 800a53e:	4613      	mov	r3, r2
 800a540:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a542:	88fb      	ldrh	r3, [r7, #6]
 800a544:	009b      	lsls	r3, r3, #2
 800a546:	4618      	mov	r0, r3
 800a548:	f001 fd84 	bl	800c054 <pvPortMalloc>
 800a54c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d00e      	beq.n	800a572 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a554:	2054      	movs	r0, #84	; 0x54
 800a556:	f001 fd7d 	bl	800c054 <pvPortMalloc>
 800a55a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a55c:	69fb      	ldr	r3, [r7, #28]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d003      	beq.n	800a56a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a562:	69fb      	ldr	r3, [r7, #28]
 800a564:	697a      	ldr	r2, [r7, #20]
 800a566:	631a      	str	r2, [r3, #48]	; 0x30
 800a568:	e005      	b.n	800a576 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a56a:	6978      	ldr	r0, [r7, #20]
 800a56c:	f001 fe3c 	bl	800c1e8 <vPortFree>
 800a570:	e001      	b.n	800a576 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a572:	2300      	movs	r3, #0
 800a574:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a576:	69fb      	ldr	r3, [r7, #28]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d017      	beq.n	800a5ac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a57c:	69fb      	ldr	r3, [r7, #28]
 800a57e:	2200      	movs	r2, #0
 800a580:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a584:	88fa      	ldrh	r2, [r7, #6]
 800a586:	2300      	movs	r3, #0
 800a588:	9303      	str	r3, [sp, #12]
 800a58a:	69fb      	ldr	r3, [r7, #28]
 800a58c:	9302      	str	r3, [sp, #8]
 800a58e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a590:	9301      	str	r3, [sp, #4]
 800a592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	68b9      	ldr	r1, [r7, #8]
 800a59a:	68f8      	ldr	r0, [r7, #12]
 800a59c:	f000 f80e 	bl	800a5bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a5a0:	69f8      	ldr	r0, [r7, #28]
 800a5a2:	f000 f895 	bl	800a6d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	61bb      	str	r3, [r7, #24]
 800a5aa:	e002      	b.n	800a5b2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a5ac:	f04f 33ff 	mov.w	r3, #4294967295
 800a5b0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a5b2:	69bb      	ldr	r3, [r7, #24]
	}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3720      	adds	r7, #32
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}

0800a5bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b088      	sub	sp, #32
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	607a      	str	r2, [r7, #4]
 800a5c8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a5ce:	6879      	ldr	r1, [r7, #4]
 800a5d0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800a5d4:	440b      	add	r3, r1
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	4413      	add	r3, r2
 800a5da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a5dc:	69bb      	ldr	r3, [r7, #24]
 800a5de:	f023 0307 	bic.w	r3, r3, #7
 800a5e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a5e4:	69bb      	ldr	r3, [r7, #24]
 800a5e6:	f003 0307 	and.w	r3, r3, #7
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00c      	beq.n	800a608 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800a5ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f2:	b672      	cpsid	i
 800a5f4:	f383 8811 	msr	BASEPRI, r3
 800a5f8:	f3bf 8f6f 	isb	sy
 800a5fc:	f3bf 8f4f 	dsb	sy
 800a600:	b662      	cpsie	i
 800a602:	617b      	str	r3, [r7, #20]
}
 800a604:	bf00      	nop
 800a606:	e7fe      	b.n	800a606 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d01f      	beq.n	800a64e <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a60e:	2300      	movs	r3, #0
 800a610:	61fb      	str	r3, [r7, #28]
 800a612:	e012      	b.n	800a63a <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a614:	68ba      	ldr	r2, [r7, #8]
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	4413      	add	r3, r2
 800a61a:	7819      	ldrb	r1, [r3, #0]
 800a61c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a61e:	69fb      	ldr	r3, [r7, #28]
 800a620:	4413      	add	r3, r2
 800a622:	3334      	adds	r3, #52	; 0x34
 800a624:	460a      	mov	r2, r1
 800a626:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a628:	68ba      	ldr	r2, [r7, #8]
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	4413      	add	r3, r2
 800a62e:	781b      	ldrb	r3, [r3, #0]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d006      	beq.n	800a642 <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a634:	69fb      	ldr	r3, [r7, #28]
 800a636:	3301      	adds	r3, #1
 800a638:	61fb      	str	r3, [r7, #28]
 800a63a:	69fb      	ldr	r3, [r7, #28]
 800a63c:	2b0f      	cmp	r3, #15
 800a63e:	d9e9      	bls.n	800a614 <prvInitialiseNewTask+0x58>
 800a640:	e000      	b.n	800a644 <prvInitialiseNewTask+0x88>
			{
				break;
 800a642:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a646:	2200      	movs	r2, #0
 800a648:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a64c:	e003      	b.n	800a656 <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a650:	2200      	movs	r2, #0
 800a652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a658:	2b06      	cmp	r3, #6
 800a65a:	d901      	bls.n	800a660 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a65c:	2306      	movs	r3, #6
 800a65e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a662:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a664:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a668:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a66a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a66e:	2200      	movs	r2, #0
 800a670:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a674:	3304      	adds	r3, #4
 800a676:	4618      	mov	r0, r3
 800a678:	f7fe fdf7 	bl	800926a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a67c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a67e:	3318      	adds	r3, #24
 800a680:	4618      	mov	r0, r3
 800a682:	f7fe fdf2 	bl	800926a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a688:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a68a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a68e:	f1c3 0207 	rsb	r2, r3, #7
 800a692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a694:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a698:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a69a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a69e:	2200      	movs	r2, #0
 800a6a0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a6aa:	683a      	ldr	r2, [r7, #0]
 800a6ac:	68f9      	ldr	r1, [r7, #12]
 800a6ae:	69b8      	ldr	r0, [r7, #24]
 800a6b0:	f001 fa94 	bl	800bbdc <pxPortInitialiseStack>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a6ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d002      	beq.n	800a6c6 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a6c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6c6:	bf00      	nop
 800a6c8:	3720      	adds	r7, #32
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}
	...

0800a6d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b082      	sub	sp, #8
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a6d8:	f001 fb90 	bl	800bdfc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a6dc:	4b2a      	ldr	r3, [pc, #168]	; (800a788 <prvAddNewTaskToReadyList+0xb8>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	4a29      	ldr	r2, [pc, #164]	; (800a788 <prvAddNewTaskToReadyList+0xb8>)
 800a6e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a6e6:	4b29      	ldr	r3, [pc, #164]	; (800a78c <prvAddNewTaskToReadyList+0xbc>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d109      	bne.n	800a702 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a6ee:	4a27      	ldr	r2, [pc, #156]	; (800a78c <prvAddNewTaskToReadyList+0xbc>)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a6f4:	4b24      	ldr	r3, [pc, #144]	; (800a788 <prvAddNewTaskToReadyList+0xb8>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	d110      	bne.n	800a71e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a6fc:	f000 fc30 	bl	800af60 <prvInitialiseTaskLists>
 800a700:	e00d      	b.n	800a71e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a702:	4b23      	ldr	r3, [pc, #140]	; (800a790 <prvAddNewTaskToReadyList+0xc0>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d109      	bne.n	800a71e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a70a:	4b20      	ldr	r3, [pc, #128]	; (800a78c <prvAddNewTaskToReadyList+0xbc>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a714:	429a      	cmp	r2, r3
 800a716:	d802      	bhi.n	800a71e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a718:	4a1c      	ldr	r2, [pc, #112]	; (800a78c <prvAddNewTaskToReadyList+0xbc>)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a71e:	4b1d      	ldr	r3, [pc, #116]	; (800a794 <prvAddNewTaskToReadyList+0xc4>)
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	3301      	adds	r3, #1
 800a724:	4a1b      	ldr	r2, [pc, #108]	; (800a794 <prvAddNewTaskToReadyList+0xc4>)
 800a726:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a72c:	2201      	movs	r2, #1
 800a72e:	409a      	lsls	r2, r3
 800a730:	4b19      	ldr	r3, [pc, #100]	; (800a798 <prvAddNewTaskToReadyList+0xc8>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4313      	orrs	r3, r2
 800a736:	4a18      	ldr	r2, [pc, #96]	; (800a798 <prvAddNewTaskToReadyList+0xc8>)
 800a738:	6013      	str	r3, [r2, #0]
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a73e:	4613      	mov	r3, r2
 800a740:	009b      	lsls	r3, r3, #2
 800a742:	4413      	add	r3, r2
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	4a15      	ldr	r2, [pc, #84]	; (800a79c <prvAddNewTaskToReadyList+0xcc>)
 800a748:	441a      	add	r2, r3
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	3304      	adds	r3, #4
 800a74e:	4619      	mov	r1, r3
 800a750:	4610      	mov	r0, r2
 800a752:	f7fe fd97 	bl	8009284 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a756:	f001 fb85 	bl	800be64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a75a:	4b0d      	ldr	r3, [pc, #52]	; (800a790 <prvAddNewTaskToReadyList+0xc0>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d00e      	beq.n	800a780 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a762:	4b0a      	ldr	r3, [pc, #40]	; (800a78c <prvAddNewTaskToReadyList+0xbc>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a76c:	429a      	cmp	r2, r3
 800a76e:	d207      	bcs.n	800a780 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a770:	4b0b      	ldr	r3, [pc, #44]	; (800a7a0 <prvAddNewTaskToReadyList+0xd0>)
 800a772:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a776:	601a      	str	r2, [r3, #0]
 800a778:	f3bf 8f4f 	dsb	sy
 800a77c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a780:	bf00      	nop
 800a782:	3708      	adds	r7, #8
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	20000a14 	.word	0x20000a14
 800a78c:	20000914 	.word	0x20000914
 800a790:	20000a20 	.word	0x20000a20
 800a794:	20000a30 	.word	0x20000a30
 800a798:	20000a1c 	.word	0x20000a1c
 800a79c:	20000918 	.word	0x20000918
 800a7a0:	e000ed04 	.word	0xe000ed04

0800a7a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b084      	sub	sp, #16
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d019      	beq.n	800a7ea <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a7b6:	4b14      	ldr	r3, [pc, #80]	; (800a808 <vTaskDelay+0x64>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d00c      	beq.n	800a7d8 <vTaskDelay+0x34>
	__asm volatile
 800a7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c2:	b672      	cpsid	i
 800a7c4:	f383 8811 	msr	BASEPRI, r3
 800a7c8:	f3bf 8f6f 	isb	sy
 800a7cc:	f3bf 8f4f 	dsb	sy
 800a7d0:	b662      	cpsie	i
 800a7d2:	60bb      	str	r3, [r7, #8]
}
 800a7d4:	bf00      	nop
 800a7d6:	e7fe      	b.n	800a7d6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800a7d8:	f000 f884 	bl	800a8e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a7dc:	2100      	movs	r1, #0
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f000 fe58 	bl	800b494 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a7e4:	f000 f88c 	bl	800a900 <xTaskResumeAll>
 800a7e8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d107      	bne.n	800a800 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800a7f0:	4b06      	ldr	r3, [pc, #24]	; (800a80c <vTaskDelay+0x68>)
 800a7f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7f6:	601a      	str	r2, [r3, #0]
 800a7f8:	f3bf 8f4f 	dsb	sy
 800a7fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a800:	bf00      	nop
 800a802:	3710      	adds	r7, #16
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}
 800a808:	20000a3c 	.word	0x20000a3c
 800a80c:	e000ed04 	.word	0xe000ed04

0800a810 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b08a      	sub	sp, #40	; 0x28
 800a814:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a816:	2300      	movs	r3, #0
 800a818:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a81a:	2300      	movs	r3, #0
 800a81c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a81e:	463a      	mov	r2, r7
 800a820:	1d39      	adds	r1, r7, #4
 800a822:	f107 0308 	add.w	r3, r7, #8
 800a826:	4618      	mov	r0, r3
 800a828:	f7f5 ff18 	bl	800065c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a82c:	6839      	ldr	r1, [r7, #0]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	68ba      	ldr	r2, [r7, #8]
 800a832:	9202      	str	r2, [sp, #8]
 800a834:	9301      	str	r3, [sp, #4]
 800a836:	2300      	movs	r3, #0
 800a838:	9300      	str	r3, [sp, #0]
 800a83a:	2300      	movs	r3, #0
 800a83c:	460a      	mov	r2, r1
 800a83e:	4923      	ldr	r1, [pc, #140]	; (800a8cc <vTaskStartScheduler+0xbc>)
 800a840:	4823      	ldr	r0, [pc, #140]	; (800a8d0 <vTaskStartScheduler+0xc0>)
 800a842:	f7ff fe13 	bl	800a46c <xTaskCreateStatic>
 800a846:	4603      	mov	r3, r0
 800a848:	4a22      	ldr	r2, [pc, #136]	; (800a8d4 <vTaskStartScheduler+0xc4>)
 800a84a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a84c:	4b21      	ldr	r3, [pc, #132]	; (800a8d4 <vTaskStartScheduler+0xc4>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d002      	beq.n	800a85a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a854:	2301      	movs	r3, #1
 800a856:	617b      	str	r3, [r7, #20]
 800a858:	e001      	b.n	800a85e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a85a:	2300      	movs	r3, #0
 800a85c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	2b01      	cmp	r3, #1
 800a862:	d102      	bne.n	800a86a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a864:	f000 fe7c 	bl	800b560 <xTimerCreateTimerTask>
 800a868:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d118      	bne.n	800a8a2 <vTaskStartScheduler+0x92>
	__asm volatile
 800a870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a874:	b672      	cpsid	i
 800a876:	f383 8811 	msr	BASEPRI, r3
 800a87a:	f3bf 8f6f 	isb	sy
 800a87e:	f3bf 8f4f 	dsb	sy
 800a882:	b662      	cpsie	i
 800a884:	613b      	str	r3, [r7, #16]
}
 800a886:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a888:	4b13      	ldr	r3, [pc, #76]	; (800a8d8 <vTaskStartScheduler+0xc8>)
 800a88a:	f04f 32ff 	mov.w	r2, #4294967295
 800a88e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a890:	4b12      	ldr	r3, [pc, #72]	; (800a8dc <vTaskStartScheduler+0xcc>)
 800a892:	2201      	movs	r2, #1
 800a894:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a896:	4b12      	ldr	r3, [pc, #72]	; (800a8e0 <vTaskStartScheduler+0xd0>)
 800a898:	2200      	movs	r2, #0
 800a89a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a89c:	f001 fa30 	bl	800bd00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a8a0:	e010      	b.n	800a8c4 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8a8:	d10c      	bne.n	800a8c4 <vTaskStartScheduler+0xb4>
	__asm volatile
 800a8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ae:	b672      	cpsid	i
 800a8b0:	f383 8811 	msr	BASEPRI, r3
 800a8b4:	f3bf 8f6f 	isb	sy
 800a8b8:	f3bf 8f4f 	dsb	sy
 800a8bc:	b662      	cpsie	i
 800a8be:	60fb      	str	r3, [r7, #12]
}
 800a8c0:	bf00      	nop
 800a8c2:	e7fe      	b.n	800a8c2 <vTaskStartScheduler+0xb2>
}
 800a8c4:	bf00      	nop
 800a8c6:	3718      	adds	r7, #24
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}
 800a8cc:	0801e284 	.word	0x0801e284
 800a8d0:	0800af31 	.word	0x0800af31
 800a8d4:	20000a38 	.word	0x20000a38
 800a8d8:	20000a34 	.word	0x20000a34
 800a8dc:	20000a20 	.word	0x20000a20
 800a8e0:	20000a18 	.word	0x20000a18

0800a8e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a8e8:	4b04      	ldr	r3, [pc, #16]	; (800a8fc <vTaskSuspendAll+0x18>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	4a03      	ldr	r2, [pc, #12]	; (800a8fc <vTaskSuspendAll+0x18>)
 800a8f0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800a8f2:	bf00      	nop
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr
 800a8fc:	20000a3c 	.word	0x20000a3c

0800a900 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b084      	sub	sp, #16
 800a904:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a906:	2300      	movs	r3, #0
 800a908:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a90a:	2300      	movs	r3, #0
 800a90c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a90e:	4b42      	ldr	r3, [pc, #264]	; (800aa18 <xTaskResumeAll+0x118>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d10c      	bne.n	800a930 <xTaskResumeAll+0x30>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a91a:	b672      	cpsid	i
 800a91c:	f383 8811 	msr	BASEPRI, r3
 800a920:	f3bf 8f6f 	isb	sy
 800a924:	f3bf 8f4f 	dsb	sy
 800a928:	b662      	cpsie	i
 800a92a:	603b      	str	r3, [r7, #0]
}
 800a92c:	bf00      	nop
 800a92e:	e7fe      	b.n	800a92e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a930:	f001 fa64 	bl	800bdfc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a934:	4b38      	ldr	r3, [pc, #224]	; (800aa18 <xTaskResumeAll+0x118>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	3b01      	subs	r3, #1
 800a93a:	4a37      	ldr	r2, [pc, #220]	; (800aa18 <xTaskResumeAll+0x118>)
 800a93c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a93e:	4b36      	ldr	r3, [pc, #216]	; (800aa18 <xTaskResumeAll+0x118>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d161      	bne.n	800aa0a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a946:	4b35      	ldr	r3, [pc, #212]	; (800aa1c <xTaskResumeAll+0x11c>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d05d      	beq.n	800aa0a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a94e:	e02e      	b.n	800a9ae <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a950:	4b33      	ldr	r3, [pc, #204]	; (800aa20 <xTaskResumeAll+0x120>)
 800a952:	68db      	ldr	r3, [r3, #12]
 800a954:	68db      	ldr	r3, [r3, #12]
 800a956:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	3318      	adds	r3, #24
 800a95c:	4618      	mov	r0, r3
 800a95e:	f7fe fcee 	bl	800933e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	3304      	adds	r3, #4
 800a966:	4618      	mov	r0, r3
 800a968:	f7fe fce9 	bl	800933e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a970:	2201      	movs	r2, #1
 800a972:	409a      	lsls	r2, r3
 800a974:	4b2b      	ldr	r3, [pc, #172]	; (800aa24 <xTaskResumeAll+0x124>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	4313      	orrs	r3, r2
 800a97a:	4a2a      	ldr	r2, [pc, #168]	; (800aa24 <xTaskResumeAll+0x124>)
 800a97c:	6013      	str	r3, [r2, #0]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a982:	4613      	mov	r3, r2
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	4413      	add	r3, r2
 800a988:	009b      	lsls	r3, r3, #2
 800a98a:	4a27      	ldr	r2, [pc, #156]	; (800aa28 <xTaskResumeAll+0x128>)
 800a98c:	441a      	add	r2, r3
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	3304      	adds	r3, #4
 800a992:	4619      	mov	r1, r3
 800a994:	4610      	mov	r0, r2
 800a996:	f7fe fc75 	bl	8009284 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a99e:	4b23      	ldr	r3, [pc, #140]	; (800aa2c <xTaskResumeAll+0x12c>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d302      	bcc.n	800a9ae <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a9a8:	4b21      	ldr	r3, [pc, #132]	; (800aa30 <xTaskResumeAll+0x130>)
 800a9aa:	2201      	movs	r2, #1
 800a9ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a9ae:	4b1c      	ldr	r3, [pc, #112]	; (800aa20 <xTaskResumeAll+0x120>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d1cc      	bne.n	800a950 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d001      	beq.n	800a9c0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a9bc:	f000 fb70 	bl	800b0a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a9c0:	4b1c      	ldr	r3, [pc, #112]	; (800aa34 <xTaskResumeAll+0x134>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d010      	beq.n	800a9ee <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a9cc:	f000 f858 	bl	800aa80 <xTaskIncrementTick>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d002      	beq.n	800a9dc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a9d6:	4b16      	ldr	r3, [pc, #88]	; (800aa30 <xTaskResumeAll+0x130>)
 800a9d8:	2201      	movs	r2, #1
 800a9da:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	3b01      	subs	r3, #1
 800a9e0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d1f1      	bne.n	800a9cc <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800a9e8:	4b12      	ldr	r3, [pc, #72]	; (800aa34 <xTaskResumeAll+0x134>)
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a9ee:	4b10      	ldr	r3, [pc, #64]	; (800aa30 <xTaskResumeAll+0x130>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d009      	beq.n	800aa0a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a9fa:	4b0f      	ldr	r3, [pc, #60]	; (800aa38 <xTaskResumeAll+0x138>)
 800a9fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa00:	601a      	str	r2, [r3, #0]
 800aa02:	f3bf 8f4f 	dsb	sy
 800aa06:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa0a:	f001 fa2b 	bl	800be64 <vPortExitCritical>

	return xAlreadyYielded;
 800aa0e:	68bb      	ldr	r3, [r7, #8]
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3710      	adds	r7, #16
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	20000a3c 	.word	0x20000a3c
 800aa1c:	20000a14 	.word	0x20000a14
 800aa20:	200009d4 	.word	0x200009d4
 800aa24:	20000a1c 	.word	0x20000a1c
 800aa28:	20000918 	.word	0x20000918
 800aa2c:	20000914 	.word	0x20000914
 800aa30:	20000a28 	.word	0x20000a28
 800aa34:	20000a24 	.word	0x20000a24
 800aa38:	e000ed04 	.word	0xe000ed04

0800aa3c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b083      	sub	sp, #12
 800aa40:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800aa42:	4b05      	ldr	r3, [pc, #20]	; (800aa58 <xTaskGetTickCount+0x1c>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aa48:	687b      	ldr	r3, [r7, #4]
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	370c      	adds	r7, #12
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa54:	4770      	bx	lr
 800aa56:	bf00      	nop
 800aa58:	20000a18 	.word	0x20000a18

0800aa5c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b082      	sub	sp, #8
 800aa60:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa62:	f001 fab3 	bl	800bfcc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800aa66:	2300      	movs	r3, #0
 800aa68:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800aa6a:	4b04      	ldr	r3, [pc, #16]	; (800aa7c <xTaskGetTickCountFromISR+0x20>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa70:	683b      	ldr	r3, [r7, #0]
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3708      	adds	r7, #8
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	20000a18 	.word	0x20000a18

0800aa80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b086      	sub	sp, #24
 800aa84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aa86:	2300      	movs	r3, #0
 800aa88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa8a:	4b4f      	ldr	r3, [pc, #316]	; (800abc8 <xTaskIncrementTick+0x148>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	f040 808a 	bne.w	800aba8 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aa94:	4b4d      	ldr	r3, [pc, #308]	; (800abcc <xTaskIncrementTick+0x14c>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aa9c:	4a4b      	ldr	r2, [pc, #300]	; (800abcc <xTaskIncrementTick+0x14c>)
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d122      	bne.n	800aaee <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800aaa8:	4b49      	ldr	r3, [pc, #292]	; (800abd0 <xTaskIncrementTick+0x150>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00c      	beq.n	800aacc <xTaskIncrementTick+0x4c>
	__asm volatile
 800aab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab6:	b672      	cpsid	i
 800aab8:	f383 8811 	msr	BASEPRI, r3
 800aabc:	f3bf 8f6f 	isb	sy
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	b662      	cpsie	i
 800aac6:	603b      	str	r3, [r7, #0]
}
 800aac8:	bf00      	nop
 800aaca:	e7fe      	b.n	800aaca <xTaskIncrementTick+0x4a>
 800aacc:	4b40      	ldr	r3, [pc, #256]	; (800abd0 <xTaskIncrementTick+0x150>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	60fb      	str	r3, [r7, #12]
 800aad2:	4b40      	ldr	r3, [pc, #256]	; (800abd4 <xTaskIncrementTick+0x154>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4a3e      	ldr	r2, [pc, #248]	; (800abd0 <xTaskIncrementTick+0x150>)
 800aad8:	6013      	str	r3, [r2, #0]
 800aada:	4a3e      	ldr	r2, [pc, #248]	; (800abd4 <xTaskIncrementTick+0x154>)
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	6013      	str	r3, [r2, #0]
 800aae0:	4b3d      	ldr	r3, [pc, #244]	; (800abd8 <xTaskIncrementTick+0x158>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	3301      	adds	r3, #1
 800aae6:	4a3c      	ldr	r2, [pc, #240]	; (800abd8 <xTaskIncrementTick+0x158>)
 800aae8:	6013      	str	r3, [r2, #0]
 800aaea:	f000 fad9 	bl	800b0a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aaee:	4b3b      	ldr	r3, [pc, #236]	; (800abdc <xTaskIncrementTick+0x15c>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	693a      	ldr	r2, [r7, #16]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d348      	bcc.n	800ab8a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aaf8:	4b35      	ldr	r3, [pc, #212]	; (800abd0 <xTaskIncrementTick+0x150>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d104      	bne.n	800ab0c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab02:	4b36      	ldr	r3, [pc, #216]	; (800abdc <xTaskIncrementTick+0x15c>)
 800ab04:	f04f 32ff 	mov.w	r2, #4294967295
 800ab08:	601a      	str	r2, [r3, #0]
					break;
 800ab0a:	e03e      	b.n	800ab8a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab0c:	4b30      	ldr	r3, [pc, #192]	; (800abd0 <xTaskIncrementTick+0x150>)
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	68db      	ldr	r3, [r3, #12]
 800ab14:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ab1c:	693a      	ldr	r2, [r7, #16]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d203      	bcs.n	800ab2c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ab24:	4a2d      	ldr	r2, [pc, #180]	; (800abdc <xTaskIncrementTick+0x15c>)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ab2a:	e02e      	b.n	800ab8a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	3304      	adds	r3, #4
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7fe fc04 	bl	800933e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d004      	beq.n	800ab48 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	3318      	adds	r3, #24
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7fe fbfb 	bl	800933e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	409a      	lsls	r2, r3
 800ab50:	4b23      	ldr	r3, [pc, #140]	; (800abe0 <xTaskIncrementTick+0x160>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4313      	orrs	r3, r2
 800ab56:	4a22      	ldr	r2, [pc, #136]	; (800abe0 <xTaskIncrementTick+0x160>)
 800ab58:	6013      	str	r3, [r2, #0]
 800ab5a:	68bb      	ldr	r3, [r7, #8]
 800ab5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab5e:	4613      	mov	r3, r2
 800ab60:	009b      	lsls	r3, r3, #2
 800ab62:	4413      	add	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	4a1f      	ldr	r2, [pc, #124]	; (800abe4 <xTaskIncrementTick+0x164>)
 800ab68:	441a      	add	r2, r3
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	3304      	adds	r3, #4
 800ab6e:	4619      	mov	r1, r3
 800ab70:	4610      	mov	r0, r2
 800ab72:	f7fe fb87 	bl	8009284 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab7a:	4b1b      	ldr	r3, [pc, #108]	; (800abe8 <xTaskIncrementTick+0x168>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab80:	429a      	cmp	r2, r3
 800ab82:	d3b9      	bcc.n	800aaf8 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800ab84:	2301      	movs	r3, #1
 800ab86:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab88:	e7b6      	b.n	800aaf8 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ab8a:	4b17      	ldr	r3, [pc, #92]	; (800abe8 <xTaskIncrementTick+0x168>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab90:	4914      	ldr	r1, [pc, #80]	; (800abe4 <xTaskIncrementTick+0x164>)
 800ab92:	4613      	mov	r3, r2
 800ab94:	009b      	lsls	r3, r3, #2
 800ab96:	4413      	add	r3, r2
 800ab98:	009b      	lsls	r3, r3, #2
 800ab9a:	440b      	add	r3, r1
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	2b01      	cmp	r3, #1
 800aba0:	d907      	bls.n	800abb2 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800aba2:	2301      	movs	r3, #1
 800aba4:	617b      	str	r3, [r7, #20]
 800aba6:	e004      	b.n	800abb2 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800aba8:	4b10      	ldr	r3, [pc, #64]	; (800abec <xTaskIncrementTick+0x16c>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	3301      	adds	r3, #1
 800abae:	4a0f      	ldr	r2, [pc, #60]	; (800abec <xTaskIncrementTick+0x16c>)
 800abb0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800abb2:	4b0f      	ldr	r3, [pc, #60]	; (800abf0 <xTaskIncrementTick+0x170>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d001      	beq.n	800abbe <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800abba:	2301      	movs	r3, #1
 800abbc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800abbe:	697b      	ldr	r3, [r7, #20]
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3718      	adds	r7, #24
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	20000a3c 	.word	0x20000a3c
 800abcc:	20000a18 	.word	0x20000a18
 800abd0:	200009cc 	.word	0x200009cc
 800abd4:	200009d0 	.word	0x200009d0
 800abd8:	20000a2c 	.word	0x20000a2c
 800abdc:	20000a34 	.word	0x20000a34
 800abe0:	20000a1c 	.word	0x20000a1c
 800abe4:	20000918 	.word	0x20000918
 800abe8:	20000914 	.word	0x20000914
 800abec:	20000a24 	.word	0x20000a24
 800abf0:	20000a28 	.word	0x20000a28

0800abf4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800abf4:	b480      	push	{r7}
 800abf6:	b087      	sub	sp, #28
 800abf8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800abfa:	4b28      	ldr	r3, [pc, #160]	; (800ac9c <vTaskSwitchContext+0xa8>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d003      	beq.n	800ac0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ac02:	4b27      	ldr	r3, [pc, #156]	; (800aca0 <vTaskSwitchContext+0xac>)
 800ac04:	2201      	movs	r2, #1
 800ac06:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ac08:	e041      	b.n	800ac8e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800ac0a:	4b25      	ldr	r3, [pc, #148]	; (800aca0 <vTaskSwitchContext+0xac>)
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac10:	4b24      	ldr	r3, [pc, #144]	; (800aca4 <vTaskSwitchContext+0xb0>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	fab3 f383 	clz	r3, r3
 800ac1c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ac1e:	7afb      	ldrb	r3, [r7, #11]
 800ac20:	f1c3 031f 	rsb	r3, r3, #31
 800ac24:	617b      	str	r3, [r7, #20]
 800ac26:	4920      	ldr	r1, [pc, #128]	; (800aca8 <vTaskSwitchContext+0xb4>)
 800ac28:	697a      	ldr	r2, [r7, #20]
 800ac2a:	4613      	mov	r3, r2
 800ac2c:	009b      	lsls	r3, r3, #2
 800ac2e:	4413      	add	r3, r2
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	440b      	add	r3, r1
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10c      	bne.n	800ac54 <vTaskSwitchContext+0x60>
	__asm volatile
 800ac3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac3e:	b672      	cpsid	i
 800ac40:	f383 8811 	msr	BASEPRI, r3
 800ac44:	f3bf 8f6f 	isb	sy
 800ac48:	f3bf 8f4f 	dsb	sy
 800ac4c:	b662      	cpsie	i
 800ac4e:	607b      	str	r3, [r7, #4]
}
 800ac50:	bf00      	nop
 800ac52:	e7fe      	b.n	800ac52 <vTaskSwitchContext+0x5e>
 800ac54:	697a      	ldr	r2, [r7, #20]
 800ac56:	4613      	mov	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	4413      	add	r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	4a12      	ldr	r2, [pc, #72]	; (800aca8 <vTaskSwitchContext+0xb4>)
 800ac60:	4413      	add	r3, r2
 800ac62:	613b      	str	r3, [r7, #16]
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	685a      	ldr	r2, [r3, #4]
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	605a      	str	r2, [r3, #4]
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	685a      	ldr	r2, [r3, #4]
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	3308      	adds	r3, #8
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d104      	bne.n	800ac84 <vTaskSwitchContext+0x90>
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	685a      	ldr	r2, [r3, #4]
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	605a      	str	r2, [r3, #4]
 800ac84:	693b      	ldr	r3, [r7, #16]
 800ac86:	685b      	ldr	r3, [r3, #4]
 800ac88:	68db      	ldr	r3, [r3, #12]
 800ac8a:	4a08      	ldr	r2, [pc, #32]	; (800acac <vTaskSwitchContext+0xb8>)
 800ac8c:	6013      	str	r3, [r2, #0]
}
 800ac8e:	bf00      	nop
 800ac90:	371c      	adds	r7, #28
 800ac92:	46bd      	mov	sp, r7
 800ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac98:	4770      	bx	lr
 800ac9a:	bf00      	nop
 800ac9c:	20000a3c 	.word	0x20000a3c
 800aca0:	20000a28 	.word	0x20000a28
 800aca4:	20000a1c 	.word	0x20000a1c
 800aca8:	20000918 	.word	0x20000918
 800acac:	20000914 	.word	0x20000914

0800acb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b084      	sub	sp, #16
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
 800acb8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d10c      	bne.n	800acda <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800acc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc4:	b672      	cpsid	i
 800acc6:	f383 8811 	msr	BASEPRI, r3
 800acca:	f3bf 8f6f 	isb	sy
 800acce:	f3bf 8f4f 	dsb	sy
 800acd2:	b662      	cpsie	i
 800acd4:	60fb      	str	r3, [r7, #12]
}
 800acd6:	bf00      	nop
 800acd8:	e7fe      	b.n	800acd8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800acda:	4b07      	ldr	r3, [pc, #28]	; (800acf8 <vTaskPlaceOnEventList+0x48>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	3318      	adds	r3, #24
 800ace0:	4619      	mov	r1, r3
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f7fe faf2 	bl	80092cc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ace8:	2101      	movs	r1, #1
 800acea:	6838      	ldr	r0, [r7, #0]
 800acec:	f000 fbd2 	bl	800b494 <prvAddCurrentTaskToDelayedList>
}
 800acf0:	bf00      	nop
 800acf2:	3710      	adds	r7, #16
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}
 800acf8:	20000914 	.word	0x20000914

0800acfc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b086      	sub	sp, #24
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60f8      	str	r0, [r7, #12]
 800ad04:	60b9      	str	r1, [r7, #8]
 800ad06:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d10c      	bne.n	800ad28 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800ad0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad12:	b672      	cpsid	i
 800ad14:	f383 8811 	msr	BASEPRI, r3
 800ad18:	f3bf 8f6f 	isb	sy
 800ad1c:	f3bf 8f4f 	dsb	sy
 800ad20:	b662      	cpsie	i
 800ad22:	617b      	str	r3, [r7, #20]
}
 800ad24:	bf00      	nop
 800ad26:	e7fe      	b.n	800ad26 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ad28:	4b0a      	ldr	r3, [pc, #40]	; (800ad54 <vTaskPlaceOnEventListRestricted+0x58>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	3318      	adds	r3, #24
 800ad2e:	4619      	mov	r1, r3
 800ad30:	68f8      	ldr	r0, [r7, #12]
 800ad32:	f7fe faa7 	bl	8009284 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d002      	beq.n	800ad42 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800ad3c:	f04f 33ff 	mov.w	r3, #4294967295
 800ad40:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ad42:	6879      	ldr	r1, [r7, #4]
 800ad44:	68b8      	ldr	r0, [r7, #8]
 800ad46:	f000 fba5 	bl	800b494 <prvAddCurrentTaskToDelayedList>
	}
 800ad4a:	bf00      	nop
 800ad4c:	3718      	adds	r7, #24
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
 800ad52:	bf00      	nop
 800ad54:	20000914 	.word	0x20000914

0800ad58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b086      	sub	sp, #24
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	68db      	ldr	r3, [r3, #12]
 800ad64:	68db      	ldr	r3, [r3, #12]
 800ad66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ad68:	693b      	ldr	r3, [r7, #16]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d10c      	bne.n	800ad88 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800ad6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad72:	b672      	cpsid	i
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	b662      	cpsie	i
 800ad82:	60fb      	str	r3, [r7, #12]
}
 800ad84:	bf00      	nop
 800ad86:	e7fe      	b.n	800ad86 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	3318      	adds	r3, #24
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f7fe fad6 	bl	800933e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad92:	4b1d      	ldr	r3, [pc, #116]	; (800ae08 <xTaskRemoveFromEventList+0xb0>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d11c      	bne.n	800add4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	3304      	adds	r3, #4
 800ad9e:	4618      	mov	r0, r3
 800ada0:	f7fe facd 	bl	800933e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ada8:	2201      	movs	r2, #1
 800adaa:	409a      	lsls	r2, r3
 800adac:	4b17      	ldr	r3, [pc, #92]	; (800ae0c <xTaskRemoveFromEventList+0xb4>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	4313      	orrs	r3, r2
 800adb2:	4a16      	ldr	r2, [pc, #88]	; (800ae0c <xTaskRemoveFromEventList+0xb4>)
 800adb4:	6013      	str	r3, [r2, #0]
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adba:	4613      	mov	r3, r2
 800adbc:	009b      	lsls	r3, r3, #2
 800adbe:	4413      	add	r3, r2
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	4a13      	ldr	r2, [pc, #76]	; (800ae10 <xTaskRemoveFromEventList+0xb8>)
 800adc4:	441a      	add	r2, r3
 800adc6:	693b      	ldr	r3, [r7, #16]
 800adc8:	3304      	adds	r3, #4
 800adca:	4619      	mov	r1, r3
 800adcc:	4610      	mov	r0, r2
 800adce:	f7fe fa59 	bl	8009284 <vListInsertEnd>
 800add2:	e005      	b.n	800ade0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	3318      	adds	r3, #24
 800add8:	4619      	mov	r1, r3
 800adda:	480e      	ldr	r0, [pc, #56]	; (800ae14 <xTaskRemoveFromEventList+0xbc>)
 800addc:	f7fe fa52 	bl	8009284 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ade0:	693b      	ldr	r3, [r7, #16]
 800ade2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ade4:	4b0c      	ldr	r3, [pc, #48]	; (800ae18 <xTaskRemoveFromEventList+0xc0>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adea:	429a      	cmp	r2, r3
 800adec:	d905      	bls.n	800adfa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800adee:	2301      	movs	r3, #1
 800adf0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800adf2:	4b0a      	ldr	r3, [pc, #40]	; (800ae1c <xTaskRemoveFromEventList+0xc4>)
 800adf4:	2201      	movs	r2, #1
 800adf6:	601a      	str	r2, [r3, #0]
 800adf8:	e001      	b.n	800adfe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800adfa:	2300      	movs	r3, #0
 800adfc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800adfe:	697b      	ldr	r3, [r7, #20]
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3718      	adds	r7, #24
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	20000a3c 	.word	0x20000a3c
 800ae0c:	20000a1c 	.word	0x20000a1c
 800ae10:	20000918 	.word	0x20000918
 800ae14:	200009d4 	.word	0x200009d4
 800ae18:	20000914 	.word	0x20000914
 800ae1c:	20000a28 	.word	0x20000a28

0800ae20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ae20:	b480      	push	{r7}
 800ae22:	b083      	sub	sp, #12
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ae28:	4b06      	ldr	r3, [pc, #24]	; (800ae44 <vTaskInternalSetTimeOutState+0x24>)
 800ae2a:	681a      	ldr	r2, [r3, #0]
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ae30:	4b05      	ldr	r3, [pc, #20]	; (800ae48 <vTaskInternalSetTimeOutState+0x28>)
 800ae32:	681a      	ldr	r2, [r3, #0]
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	605a      	str	r2, [r3, #4]
}
 800ae38:	bf00      	nop
 800ae3a:	370c      	adds	r7, #12
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr
 800ae44:	20000a2c 	.word	0x20000a2c
 800ae48:	20000a18 	.word	0x20000a18

0800ae4c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b088      	sub	sp, #32
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d10c      	bne.n	800ae76 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800ae5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae60:	b672      	cpsid	i
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	b662      	cpsie	i
 800ae70:	613b      	str	r3, [r7, #16]
}
 800ae72:	bf00      	nop
 800ae74:	e7fe      	b.n	800ae74 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10c      	bne.n	800ae96 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800ae7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae80:	b672      	cpsid	i
 800ae82:	f383 8811 	msr	BASEPRI, r3
 800ae86:	f3bf 8f6f 	isb	sy
 800ae8a:	f3bf 8f4f 	dsb	sy
 800ae8e:	b662      	cpsie	i
 800ae90:	60fb      	str	r3, [r7, #12]
}
 800ae92:	bf00      	nop
 800ae94:	e7fe      	b.n	800ae94 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800ae96:	f000 ffb1 	bl	800bdfc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ae9a:	4b1d      	ldr	r3, [pc, #116]	; (800af10 <xTaskCheckForTimeOut+0xc4>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	685b      	ldr	r3, [r3, #4]
 800aea4:	69ba      	ldr	r2, [r7, #24]
 800aea6:	1ad3      	subs	r3, r2, r3
 800aea8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeb2:	d102      	bne.n	800aeba <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	61fb      	str	r3, [r7, #28]
 800aeb8:	e023      	b.n	800af02 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681a      	ldr	r2, [r3, #0]
 800aebe:	4b15      	ldr	r3, [pc, #84]	; (800af14 <xTaskCheckForTimeOut+0xc8>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	429a      	cmp	r2, r3
 800aec4:	d007      	beq.n	800aed6 <xTaskCheckForTimeOut+0x8a>
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	685b      	ldr	r3, [r3, #4]
 800aeca:	69ba      	ldr	r2, [r7, #24]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d302      	bcc.n	800aed6 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aed0:	2301      	movs	r3, #1
 800aed2:	61fb      	str	r3, [r7, #28]
 800aed4:	e015      	b.n	800af02 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	697a      	ldr	r2, [r7, #20]
 800aedc:	429a      	cmp	r2, r3
 800aede:	d20b      	bcs.n	800aef8 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	681a      	ldr	r2, [r3, #0]
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	1ad2      	subs	r2, r2, r3
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f7ff ff97 	bl	800ae20 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800aef2:	2300      	movs	r3, #0
 800aef4:	61fb      	str	r3, [r7, #28]
 800aef6:	e004      	b.n	800af02 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	2200      	movs	r2, #0
 800aefc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800aefe:	2301      	movs	r3, #1
 800af00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800af02:	f000 ffaf 	bl	800be64 <vPortExitCritical>

	return xReturn;
 800af06:	69fb      	ldr	r3, [r7, #28]
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3720      	adds	r7, #32
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}
 800af10:	20000a18 	.word	0x20000a18
 800af14:	20000a2c 	.word	0x20000a2c

0800af18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800af18:	b480      	push	{r7}
 800af1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800af1c:	4b03      	ldr	r3, [pc, #12]	; (800af2c <vTaskMissedYield+0x14>)
 800af1e:	2201      	movs	r2, #1
 800af20:	601a      	str	r2, [r3, #0]
}
 800af22:	bf00      	nop
 800af24:	46bd      	mov	sp, r7
 800af26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2a:	4770      	bx	lr
 800af2c:	20000a28 	.word	0x20000a28

0800af30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b082      	sub	sp, #8
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800af38:	f000 f852 	bl	800afe0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800af3c:	4b06      	ldr	r3, [pc, #24]	; (800af58 <prvIdleTask+0x28>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	2b01      	cmp	r3, #1
 800af42:	d9f9      	bls.n	800af38 <prvIdleTask+0x8>
			{
				taskYIELD();
 800af44:	4b05      	ldr	r3, [pc, #20]	; (800af5c <prvIdleTask+0x2c>)
 800af46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af4a:	601a      	str	r2, [r3, #0]
 800af4c:	f3bf 8f4f 	dsb	sy
 800af50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800af54:	e7f0      	b.n	800af38 <prvIdleTask+0x8>
 800af56:	bf00      	nop
 800af58:	20000918 	.word	0x20000918
 800af5c:	e000ed04 	.word	0xe000ed04

0800af60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b082      	sub	sp, #8
 800af64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af66:	2300      	movs	r3, #0
 800af68:	607b      	str	r3, [r7, #4]
 800af6a:	e00c      	b.n	800af86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	4613      	mov	r3, r2
 800af70:	009b      	lsls	r3, r3, #2
 800af72:	4413      	add	r3, r2
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	4a12      	ldr	r2, [pc, #72]	; (800afc0 <prvInitialiseTaskLists+0x60>)
 800af78:	4413      	add	r3, r2
 800af7a:	4618      	mov	r0, r3
 800af7c:	f7fe f955 	bl	800922a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	3301      	adds	r3, #1
 800af84:	607b      	str	r3, [r7, #4]
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2b06      	cmp	r3, #6
 800af8a:	d9ef      	bls.n	800af6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800af8c:	480d      	ldr	r0, [pc, #52]	; (800afc4 <prvInitialiseTaskLists+0x64>)
 800af8e:	f7fe f94c 	bl	800922a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800af92:	480d      	ldr	r0, [pc, #52]	; (800afc8 <prvInitialiseTaskLists+0x68>)
 800af94:	f7fe f949 	bl	800922a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800af98:	480c      	ldr	r0, [pc, #48]	; (800afcc <prvInitialiseTaskLists+0x6c>)
 800af9a:	f7fe f946 	bl	800922a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800af9e:	480c      	ldr	r0, [pc, #48]	; (800afd0 <prvInitialiseTaskLists+0x70>)
 800afa0:	f7fe f943 	bl	800922a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800afa4:	480b      	ldr	r0, [pc, #44]	; (800afd4 <prvInitialiseTaskLists+0x74>)
 800afa6:	f7fe f940 	bl	800922a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800afaa:	4b0b      	ldr	r3, [pc, #44]	; (800afd8 <prvInitialiseTaskLists+0x78>)
 800afac:	4a05      	ldr	r2, [pc, #20]	; (800afc4 <prvInitialiseTaskLists+0x64>)
 800afae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800afb0:	4b0a      	ldr	r3, [pc, #40]	; (800afdc <prvInitialiseTaskLists+0x7c>)
 800afb2:	4a05      	ldr	r2, [pc, #20]	; (800afc8 <prvInitialiseTaskLists+0x68>)
 800afb4:	601a      	str	r2, [r3, #0]
}
 800afb6:	bf00      	nop
 800afb8:	3708      	adds	r7, #8
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}
 800afbe:	bf00      	nop
 800afc0:	20000918 	.word	0x20000918
 800afc4:	200009a4 	.word	0x200009a4
 800afc8:	200009b8 	.word	0x200009b8
 800afcc:	200009d4 	.word	0x200009d4
 800afd0:	200009e8 	.word	0x200009e8
 800afd4:	20000a00 	.word	0x20000a00
 800afd8:	200009cc 	.word	0x200009cc
 800afdc:	200009d0 	.word	0x200009d0

0800afe0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b082      	sub	sp, #8
 800afe4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800afe6:	e019      	b.n	800b01c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800afe8:	f000 ff08 	bl	800bdfc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afec:	4b10      	ldr	r3, [pc, #64]	; (800b030 <prvCheckTasksWaitingTermination+0x50>)
 800afee:	68db      	ldr	r3, [r3, #12]
 800aff0:	68db      	ldr	r3, [r3, #12]
 800aff2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	3304      	adds	r3, #4
 800aff8:	4618      	mov	r0, r3
 800affa:	f7fe f9a0 	bl	800933e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800affe:	4b0d      	ldr	r3, [pc, #52]	; (800b034 <prvCheckTasksWaitingTermination+0x54>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	3b01      	subs	r3, #1
 800b004:	4a0b      	ldr	r2, [pc, #44]	; (800b034 <prvCheckTasksWaitingTermination+0x54>)
 800b006:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b008:	4b0b      	ldr	r3, [pc, #44]	; (800b038 <prvCheckTasksWaitingTermination+0x58>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	3b01      	subs	r3, #1
 800b00e:	4a0a      	ldr	r2, [pc, #40]	; (800b038 <prvCheckTasksWaitingTermination+0x58>)
 800b010:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b012:	f000 ff27 	bl	800be64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 f810 	bl	800b03c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b01c:	4b06      	ldr	r3, [pc, #24]	; (800b038 <prvCheckTasksWaitingTermination+0x58>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d1e1      	bne.n	800afe8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b024:	bf00      	nop
 800b026:	bf00      	nop
 800b028:	3708      	adds	r7, #8
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop
 800b030:	200009e8 	.word	0x200009e8
 800b034:	20000a14 	.word	0x20000a14
 800b038:	200009fc 	.word	0x200009fc

0800b03c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b084      	sub	sp, #16
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d108      	bne.n	800b060 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b052:	4618      	mov	r0, r3
 800b054:	f001 f8c8 	bl	800c1e8 <vPortFree>
				vPortFree( pxTCB );
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f001 f8c5 	bl	800c1e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b05e:	e01a      	b.n	800b096 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b066:	2b01      	cmp	r3, #1
 800b068:	d103      	bne.n	800b072 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f001 f8bc 	bl	800c1e8 <vPortFree>
	}
 800b070:	e011      	b.n	800b096 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b078:	2b02      	cmp	r3, #2
 800b07a:	d00c      	beq.n	800b096 <prvDeleteTCB+0x5a>
	__asm volatile
 800b07c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b080:	b672      	cpsid	i
 800b082:	f383 8811 	msr	BASEPRI, r3
 800b086:	f3bf 8f6f 	isb	sy
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	b662      	cpsie	i
 800b090:	60fb      	str	r3, [r7, #12]
}
 800b092:	bf00      	nop
 800b094:	e7fe      	b.n	800b094 <prvDeleteTCB+0x58>
	}
 800b096:	bf00      	nop
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
	...

0800b0a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b0a0:	b480      	push	{r7}
 800b0a2:	b083      	sub	sp, #12
 800b0a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0a6:	4b0c      	ldr	r3, [pc, #48]	; (800b0d8 <prvResetNextTaskUnblockTime+0x38>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d104      	bne.n	800b0ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b0b0:	4b0a      	ldr	r3, [pc, #40]	; (800b0dc <prvResetNextTaskUnblockTime+0x3c>)
 800b0b2:	f04f 32ff 	mov.w	r2, #4294967295
 800b0b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b0b8:	e008      	b.n	800b0cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0ba:	4b07      	ldr	r3, [pc, #28]	; (800b0d8 <prvResetNextTaskUnblockTime+0x38>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	685b      	ldr	r3, [r3, #4]
 800b0c8:	4a04      	ldr	r2, [pc, #16]	; (800b0dc <prvResetNextTaskUnblockTime+0x3c>)
 800b0ca:	6013      	str	r3, [r2, #0]
}
 800b0cc:	bf00      	nop
 800b0ce:	370c      	adds	r7, #12
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr
 800b0d8:	200009cc 	.word	0x200009cc
 800b0dc:	20000a34 	.word	0x20000a34

0800b0e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b083      	sub	sp, #12
 800b0e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b0e6:	4b0b      	ldr	r3, [pc, #44]	; (800b114 <xTaskGetSchedulerState+0x34>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d102      	bne.n	800b0f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	607b      	str	r3, [r7, #4]
 800b0f2:	e008      	b.n	800b106 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0f4:	4b08      	ldr	r3, [pc, #32]	; (800b118 <xTaskGetSchedulerState+0x38>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d102      	bne.n	800b102 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b0fc:	2302      	movs	r3, #2
 800b0fe:	607b      	str	r3, [r7, #4]
 800b100:	e001      	b.n	800b106 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b102:	2300      	movs	r3, #0
 800b104:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b106:	687b      	ldr	r3, [r7, #4]
	}
 800b108:	4618      	mov	r0, r3
 800b10a:	370c      	adds	r7, #12
 800b10c:	46bd      	mov	sp, r7
 800b10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b112:	4770      	bx	lr
 800b114:	20000a20 	.word	0x20000a20
 800b118:	20000a3c 	.word	0x20000a3c

0800b11c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b128:	2300      	movs	r3, #0
 800b12a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d069      	beq.n	800b206 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b136:	4b36      	ldr	r3, [pc, #216]	; (800b210 <xTaskPriorityInherit+0xf4>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b13c:	429a      	cmp	r2, r3
 800b13e:	d259      	bcs.n	800b1f4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	699b      	ldr	r3, [r3, #24]
 800b144:	2b00      	cmp	r3, #0
 800b146:	db06      	blt.n	800b156 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b148:	4b31      	ldr	r3, [pc, #196]	; (800b210 <xTaskPriorityInherit+0xf4>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b14e:	f1c3 0207 	rsb	r2, r3, #7
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	6959      	ldr	r1, [r3, #20]
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b15e:	4613      	mov	r3, r2
 800b160:	009b      	lsls	r3, r3, #2
 800b162:	4413      	add	r3, r2
 800b164:	009b      	lsls	r3, r3, #2
 800b166:	4a2b      	ldr	r2, [pc, #172]	; (800b214 <xTaskPriorityInherit+0xf8>)
 800b168:	4413      	add	r3, r2
 800b16a:	4299      	cmp	r1, r3
 800b16c:	d13a      	bne.n	800b1e4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	3304      	adds	r3, #4
 800b172:	4618      	mov	r0, r3
 800b174:	f7fe f8e3 	bl	800933e <uxListRemove>
 800b178:	4603      	mov	r3, r0
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d115      	bne.n	800b1aa <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b182:	4924      	ldr	r1, [pc, #144]	; (800b214 <xTaskPriorityInherit+0xf8>)
 800b184:	4613      	mov	r3, r2
 800b186:	009b      	lsls	r3, r3, #2
 800b188:	4413      	add	r3, r2
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	440b      	add	r3, r1
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d10a      	bne.n	800b1aa <xTaskPriorityInherit+0x8e>
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b198:	2201      	movs	r2, #1
 800b19a:	fa02 f303 	lsl.w	r3, r2, r3
 800b19e:	43da      	mvns	r2, r3
 800b1a0:	4b1d      	ldr	r3, [pc, #116]	; (800b218 <xTaskPriorityInherit+0xfc>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4013      	ands	r3, r2
 800b1a6:	4a1c      	ldr	r2, [pc, #112]	; (800b218 <xTaskPriorityInherit+0xfc>)
 800b1a8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b1aa:	4b19      	ldr	r3, [pc, #100]	; (800b210 <xTaskPriorityInherit+0xf4>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	409a      	lsls	r2, r3
 800b1bc:	4b16      	ldr	r3, [pc, #88]	; (800b218 <xTaskPriorityInherit+0xfc>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4313      	orrs	r3, r2
 800b1c2:	4a15      	ldr	r2, [pc, #84]	; (800b218 <xTaskPriorityInherit+0xfc>)
 800b1c4:	6013      	str	r3, [r2, #0]
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1ca:	4613      	mov	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4413      	add	r3, r2
 800b1d0:	009b      	lsls	r3, r3, #2
 800b1d2:	4a10      	ldr	r2, [pc, #64]	; (800b214 <xTaskPriorityInherit+0xf8>)
 800b1d4:	441a      	add	r2, r3
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	3304      	adds	r3, #4
 800b1da:	4619      	mov	r1, r3
 800b1dc:	4610      	mov	r0, r2
 800b1de:	f7fe f851 	bl	8009284 <vListInsertEnd>
 800b1e2:	e004      	b.n	800b1ee <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b1e4:	4b0a      	ldr	r3, [pc, #40]	; (800b210 <xTaskPriorityInherit+0xf4>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	60fb      	str	r3, [r7, #12]
 800b1f2:	e008      	b.n	800b206 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b1f8:	4b05      	ldr	r3, [pc, #20]	; (800b210 <xTaskPriorityInherit+0xf4>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d201      	bcs.n	800b206 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b202:	2301      	movs	r3, #1
 800b204:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b206:	68fb      	ldr	r3, [r7, #12]
	}
 800b208:	4618      	mov	r0, r3
 800b20a:	3710      	adds	r7, #16
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}
 800b210:	20000914 	.word	0x20000914
 800b214:	20000918 	.word	0x20000918
 800b218:	20000a1c 	.word	0x20000a1c

0800b21c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b086      	sub	sp, #24
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b228:	2300      	movs	r3, #0
 800b22a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d072      	beq.n	800b318 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b232:	4b3c      	ldr	r3, [pc, #240]	; (800b324 <xTaskPriorityDisinherit+0x108>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	693a      	ldr	r2, [r7, #16]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d00c      	beq.n	800b256 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800b23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b240:	b672      	cpsid	i
 800b242:	f383 8811 	msr	BASEPRI, r3
 800b246:	f3bf 8f6f 	isb	sy
 800b24a:	f3bf 8f4f 	dsb	sy
 800b24e:	b662      	cpsie	i
 800b250:	60fb      	str	r3, [r7, #12]
}
 800b252:	bf00      	nop
 800b254:	e7fe      	b.n	800b254 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800b256:	693b      	ldr	r3, [r7, #16]
 800b258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d10c      	bne.n	800b278 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800b25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b262:	b672      	cpsid	i
 800b264:	f383 8811 	msr	BASEPRI, r3
 800b268:	f3bf 8f6f 	isb	sy
 800b26c:	f3bf 8f4f 	dsb	sy
 800b270:	b662      	cpsie	i
 800b272:	60bb      	str	r3, [r7, #8]
}
 800b274:	bf00      	nop
 800b276:	e7fe      	b.n	800b276 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800b278:	693b      	ldr	r3, [r7, #16]
 800b27a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b27c:	1e5a      	subs	r2, r3, #1
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b28a:	429a      	cmp	r2, r3
 800b28c:	d044      	beq.n	800b318 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b292:	2b00      	cmp	r3, #0
 800b294:	d140      	bne.n	800b318 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	3304      	adds	r3, #4
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7fe f84f 	bl	800933e <uxListRemove>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d115      	bne.n	800b2d2 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2aa:	491f      	ldr	r1, [pc, #124]	; (800b328 <xTaskPriorityDisinherit+0x10c>)
 800b2ac:	4613      	mov	r3, r2
 800b2ae:	009b      	lsls	r3, r3, #2
 800b2b0:	4413      	add	r3, r2
 800b2b2:	009b      	lsls	r3, r3, #2
 800b2b4:	440b      	add	r3, r1
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d10a      	bne.n	800b2d2 <xTaskPriorityDisinherit+0xb6>
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b2c6:	43da      	mvns	r2, r3
 800b2c8:	4b18      	ldr	r3, [pc, #96]	; (800b32c <xTaskPriorityDisinherit+0x110>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4013      	ands	r3, r2
 800b2ce:	4a17      	ldr	r2, [pc, #92]	; (800b32c <xTaskPriorityDisinherit+0x110>)
 800b2d0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2de:	f1c3 0207 	rsb	r2, r3, #7
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ea:	2201      	movs	r2, #1
 800b2ec:	409a      	lsls	r2, r3
 800b2ee:	4b0f      	ldr	r3, [pc, #60]	; (800b32c <xTaskPriorityDisinherit+0x110>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	4a0d      	ldr	r2, [pc, #52]	; (800b32c <xTaskPriorityDisinherit+0x110>)
 800b2f6:	6013      	str	r3, [r2, #0]
 800b2f8:	693b      	ldr	r3, [r7, #16]
 800b2fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2fc:	4613      	mov	r3, r2
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	4413      	add	r3, r2
 800b302:	009b      	lsls	r3, r3, #2
 800b304:	4a08      	ldr	r2, [pc, #32]	; (800b328 <xTaskPriorityDisinherit+0x10c>)
 800b306:	441a      	add	r2, r3
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	3304      	adds	r3, #4
 800b30c:	4619      	mov	r1, r3
 800b30e:	4610      	mov	r0, r2
 800b310:	f7fd ffb8 	bl	8009284 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b314:	2301      	movs	r3, #1
 800b316:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b318:	697b      	ldr	r3, [r7, #20]
	}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3718      	adds	r7, #24
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	20000914 	.word	0x20000914
 800b328:	20000918 	.word	0x20000918
 800b32c:	20000a1c 	.word	0x20000a1c

0800b330 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b330:	b580      	push	{r7, lr}
 800b332:	b088      	sub	sp, #32
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b33e:	2301      	movs	r3, #1
 800b340:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2b00      	cmp	r3, #0
 800b346:	f000 8087 	beq.w	800b458 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b34a:	69bb      	ldr	r3, [r7, #24]
 800b34c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d10c      	bne.n	800b36c <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800b352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b356:	b672      	cpsid	i
 800b358:	f383 8811 	msr	BASEPRI, r3
 800b35c:	f3bf 8f6f 	isb	sy
 800b360:	f3bf 8f4f 	dsb	sy
 800b364:	b662      	cpsie	i
 800b366:	60fb      	str	r3, [r7, #12]
}
 800b368:	bf00      	nop
 800b36a:	e7fe      	b.n	800b36a <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b36c:	69bb      	ldr	r3, [r7, #24]
 800b36e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b370:	683a      	ldr	r2, [r7, #0]
 800b372:	429a      	cmp	r2, r3
 800b374:	d902      	bls.n	800b37c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	61fb      	str	r3, [r7, #28]
 800b37a:	e002      	b.n	800b382 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b37c:	69bb      	ldr	r3, [r7, #24]
 800b37e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b380:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b382:	69bb      	ldr	r3, [r7, #24]
 800b384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b386:	69fa      	ldr	r2, [r7, #28]
 800b388:	429a      	cmp	r2, r3
 800b38a:	d065      	beq.n	800b458 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b38c:	69bb      	ldr	r3, [r7, #24]
 800b38e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b390:	697a      	ldr	r2, [r7, #20]
 800b392:	429a      	cmp	r2, r3
 800b394:	d160      	bne.n	800b458 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b396:	4b32      	ldr	r3, [pc, #200]	; (800b460 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	69ba      	ldr	r2, [r7, #24]
 800b39c:	429a      	cmp	r2, r3
 800b39e:	d10c      	bne.n	800b3ba <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800b3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a4:	b672      	cpsid	i
 800b3a6:	f383 8811 	msr	BASEPRI, r3
 800b3aa:	f3bf 8f6f 	isb	sy
 800b3ae:	f3bf 8f4f 	dsb	sy
 800b3b2:	b662      	cpsie	i
 800b3b4:	60bb      	str	r3, [r7, #8]
}
 800b3b6:	bf00      	nop
 800b3b8:	e7fe      	b.n	800b3b8 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b3ba:	69bb      	ldr	r3, [r7, #24]
 800b3bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3be:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b3c0:	69bb      	ldr	r3, [r7, #24]
 800b3c2:	69fa      	ldr	r2, [r7, #28]
 800b3c4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b3c6:	69bb      	ldr	r3, [r7, #24]
 800b3c8:	699b      	ldr	r3, [r3, #24]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	db04      	blt.n	800b3d8 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3ce:	69fb      	ldr	r3, [r7, #28]
 800b3d0:	f1c3 0207 	rsb	r2, r3, #7
 800b3d4:	69bb      	ldr	r3, [r7, #24]
 800b3d6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b3d8:	69bb      	ldr	r3, [r7, #24]
 800b3da:	6959      	ldr	r1, [r3, #20]
 800b3dc:	693a      	ldr	r2, [r7, #16]
 800b3de:	4613      	mov	r3, r2
 800b3e0:	009b      	lsls	r3, r3, #2
 800b3e2:	4413      	add	r3, r2
 800b3e4:	009b      	lsls	r3, r3, #2
 800b3e6:	4a1f      	ldr	r2, [pc, #124]	; (800b464 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800b3e8:	4413      	add	r3, r2
 800b3ea:	4299      	cmp	r1, r3
 800b3ec:	d134      	bne.n	800b458 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3ee:	69bb      	ldr	r3, [r7, #24]
 800b3f0:	3304      	adds	r3, #4
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f7fd ffa3 	bl	800933e <uxListRemove>
 800b3f8:	4603      	mov	r3, r0
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d115      	bne.n	800b42a <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b3fe:	69bb      	ldr	r3, [r7, #24]
 800b400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b402:	4918      	ldr	r1, [pc, #96]	; (800b464 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800b404:	4613      	mov	r3, r2
 800b406:	009b      	lsls	r3, r3, #2
 800b408:	4413      	add	r3, r2
 800b40a:	009b      	lsls	r3, r3, #2
 800b40c:	440b      	add	r3, r1
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d10a      	bne.n	800b42a <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800b414:	69bb      	ldr	r3, [r7, #24]
 800b416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b418:	2201      	movs	r2, #1
 800b41a:	fa02 f303 	lsl.w	r3, r2, r3
 800b41e:	43da      	mvns	r2, r3
 800b420:	4b11      	ldr	r3, [pc, #68]	; (800b468 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	4013      	ands	r3, r2
 800b426:	4a10      	ldr	r2, [pc, #64]	; (800b468 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800b428:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b42a:	69bb      	ldr	r3, [r7, #24]
 800b42c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b42e:	2201      	movs	r2, #1
 800b430:	409a      	lsls	r2, r3
 800b432:	4b0d      	ldr	r3, [pc, #52]	; (800b468 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	4313      	orrs	r3, r2
 800b438:	4a0b      	ldr	r2, [pc, #44]	; (800b468 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800b43a:	6013      	str	r3, [r2, #0]
 800b43c:	69bb      	ldr	r3, [r7, #24]
 800b43e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b440:	4613      	mov	r3, r2
 800b442:	009b      	lsls	r3, r3, #2
 800b444:	4413      	add	r3, r2
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	4a06      	ldr	r2, [pc, #24]	; (800b464 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800b44a:	441a      	add	r2, r3
 800b44c:	69bb      	ldr	r3, [r7, #24]
 800b44e:	3304      	adds	r3, #4
 800b450:	4619      	mov	r1, r3
 800b452:	4610      	mov	r0, r2
 800b454:	f7fd ff16 	bl	8009284 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b458:	bf00      	nop
 800b45a:	3720      	adds	r7, #32
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}
 800b460:	20000914 	.word	0x20000914
 800b464:	20000918 	.word	0x20000918
 800b468:	20000a1c 	.word	0x20000a1c

0800b46c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b46c:	b480      	push	{r7}
 800b46e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b470:	4b07      	ldr	r3, [pc, #28]	; (800b490 <pvTaskIncrementMutexHeldCount+0x24>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d004      	beq.n	800b482 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b478:	4b05      	ldr	r3, [pc, #20]	; (800b490 <pvTaskIncrementMutexHeldCount+0x24>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b47e:	3201      	adds	r2, #1
 800b480:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800b482:	4b03      	ldr	r3, [pc, #12]	; (800b490 <pvTaskIncrementMutexHeldCount+0x24>)
 800b484:	681b      	ldr	r3, [r3, #0]
	}
 800b486:	4618      	mov	r0, r3
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr
 800b490:	20000914 	.word	0x20000914

0800b494 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b084      	sub	sp, #16
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
 800b49c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b49e:	4b29      	ldr	r3, [pc, #164]	; (800b544 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4a4:	4b28      	ldr	r3, [pc, #160]	; (800b548 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	3304      	adds	r3, #4
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7fd ff47 	bl	800933e <uxListRemove>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d10b      	bne.n	800b4ce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b4b6:	4b24      	ldr	r3, [pc, #144]	; (800b548 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4bc:	2201      	movs	r2, #1
 800b4be:	fa02 f303 	lsl.w	r3, r2, r3
 800b4c2:	43da      	mvns	r2, r3
 800b4c4:	4b21      	ldr	r3, [pc, #132]	; (800b54c <prvAddCurrentTaskToDelayedList+0xb8>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4013      	ands	r3, r2
 800b4ca:	4a20      	ldr	r2, [pc, #128]	; (800b54c <prvAddCurrentTaskToDelayedList+0xb8>)
 800b4cc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4d4:	d10a      	bne.n	800b4ec <prvAddCurrentTaskToDelayedList+0x58>
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d007      	beq.n	800b4ec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b4dc:	4b1a      	ldr	r3, [pc, #104]	; (800b548 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	3304      	adds	r3, #4
 800b4e2:	4619      	mov	r1, r3
 800b4e4:	481a      	ldr	r0, [pc, #104]	; (800b550 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b4e6:	f7fd fecd 	bl	8009284 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b4ea:	e026      	b.n	800b53a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b4ec:	68fa      	ldr	r2, [r7, #12]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	4413      	add	r3, r2
 800b4f2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b4f4:	4b14      	ldr	r3, [pc, #80]	; (800b548 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	68ba      	ldr	r2, [r7, #8]
 800b4fa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b4fc:	68ba      	ldr	r2, [r7, #8]
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	429a      	cmp	r2, r3
 800b502:	d209      	bcs.n	800b518 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b504:	4b13      	ldr	r3, [pc, #76]	; (800b554 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b506:	681a      	ldr	r2, [r3, #0]
 800b508:	4b0f      	ldr	r3, [pc, #60]	; (800b548 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	3304      	adds	r3, #4
 800b50e:	4619      	mov	r1, r3
 800b510:	4610      	mov	r0, r2
 800b512:	f7fd fedb 	bl	80092cc <vListInsert>
}
 800b516:	e010      	b.n	800b53a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b518:	4b0f      	ldr	r3, [pc, #60]	; (800b558 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b51a:	681a      	ldr	r2, [r3, #0]
 800b51c:	4b0a      	ldr	r3, [pc, #40]	; (800b548 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	3304      	adds	r3, #4
 800b522:	4619      	mov	r1, r3
 800b524:	4610      	mov	r0, r2
 800b526:	f7fd fed1 	bl	80092cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b52a:	4b0c      	ldr	r3, [pc, #48]	; (800b55c <prvAddCurrentTaskToDelayedList+0xc8>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	68ba      	ldr	r2, [r7, #8]
 800b530:	429a      	cmp	r2, r3
 800b532:	d202      	bcs.n	800b53a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b534:	4a09      	ldr	r2, [pc, #36]	; (800b55c <prvAddCurrentTaskToDelayedList+0xc8>)
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	6013      	str	r3, [r2, #0]
}
 800b53a:	bf00      	nop
 800b53c:	3710      	adds	r7, #16
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}
 800b542:	bf00      	nop
 800b544:	20000a18 	.word	0x20000a18
 800b548:	20000914 	.word	0x20000914
 800b54c:	20000a1c 	.word	0x20000a1c
 800b550:	20000a00 	.word	0x20000a00
 800b554:	200009d0 	.word	0x200009d0
 800b558:	200009cc 	.word	0x200009cc
 800b55c:	20000a34 	.word	0x20000a34

0800b560 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b08a      	sub	sp, #40	; 0x28
 800b564:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b566:	2300      	movs	r3, #0
 800b568:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b56a:	f000 faf7 	bl	800bb5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b56e:	4b1d      	ldr	r3, [pc, #116]	; (800b5e4 <xTimerCreateTimerTask+0x84>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d021      	beq.n	800b5ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b576:	2300      	movs	r3, #0
 800b578:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b57a:	2300      	movs	r3, #0
 800b57c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b57e:	1d3a      	adds	r2, r7, #4
 800b580:	f107 0108 	add.w	r1, r7, #8
 800b584:	f107 030c 	add.w	r3, r7, #12
 800b588:	4618      	mov	r0, r3
 800b58a:	f7f5 f881 	bl	8000690 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b58e:	6879      	ldr	r1, [r7, #4]
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	68fa      	ldr	r2, [r7, #12]
 800b594:	9202      	str	r2, [sp, #8]
 800b596:	9301      	str	r3, [sp, #4]
 800b598:	2302      	movs	r3, #2
 800b59a:	9300      	str	r3, [sp, #0]
 800b59c:	2300      	movs	r3, #0
 800b59e:	460a      	mov	r2, r1
 800b5a0:	4911      	ldr	r1, [pc, #68]	; (800b5e8 <xTimerCreateTimerTask+0x88>)
 800b5a2:	4812      	ldr	r0, [pc, #72]	; (800b5ec <xTimerCreateTimerTask+0x8c>)
 800b5a4:	f7fe ff62 	bl	800a46c <xTaskCreateStatic>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	4a11      	ldr	r2, [pc, #68]	; (800b5f0 <xTimerCreateTimerTask+0x90>)
 800b5ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b5ae:	4b10      	ldr	r3, [pc, #64]	; (800b5f0 <xTimerCreateTimerTask+0x90>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d001      	beq.n	800b5ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d10c      	bne.n	800b5da <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800b5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c4:	b672      	cpsid	i
 800b5c6:	f383 8811 	msr	BASEPRI, r3
 800b5ca:	f3bf 8f6f 	isb	sy
 800b5ce:	f3bf 8f4f 	dsb	sy
 800b5d2:	b662      	cpsie	i
 800b5d4:	613b      	str	r3, [r7, #16]
}
 800b5d6:	bf00      	nop
 800b5d8:	e7fe      	b.n	800b5d8 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800b5da:	697b      	ldr	r3, [r7, #20]
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3718      	adds	r7, #24
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}
 800b5e4:	20000a70 	.word	0x20000a70
 800b5e8:	0801e28c 	.word	0x0801e28c
 800b5ec:	0800b731 	.word	0x0800b731
 800b5f0:	20000a74 	.word	0x20000a74

0800b5f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b08a      	sub	sp, #40	; 0x28
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	60f8      	str	r0, [r7, #12]
 800b5fc:	60b9      	str	r1, [r7, #8]
 800b5fe:	607a      	str	r2, [r7, #4]
 800b600:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b602:	2300      	movs	r3, #0
 800b604:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d10c      	bne.n	800b626 <xTimerGenericCommand+0x32>
	__asm volatile
 800b60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b610:	b672      	cpsid	i
 800b612:	f383 8811 	msr	BASEPRI, r3
 800b616:	f3bf 8f6f 	isb	sy
 800b61a:	f3bf 8f4f 	dsb	sy
 800b61e:	b662      	cpsie	i
 800b620:	623b      	str	r3, [r7, #32]
}
 800b622:	bf00      	nop
 800b624:	e7fe      	b.n	800b624 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b626:	4b1a      	ldr	r3, [pc, #104]	; (800b690 <xTimerGenericCommand+0x9c>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d02a      	beq.n	800b684 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b62e:	68bb      	ldr	r3, [r7, #8]
 800b630:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	2b05      	cmp	r3, #5
 800b63e:	dc18      	bgt.n	800b672 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b640:	f7ff fd4e 	bl	800b0e0 <xTaskGetSchedulerState>
 800b644:	4603      	mov	r3, r0
 800b646:	2b02      	cmp	r3, #2
 800b648:	d109      	bne.n	800b65e <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b64a:	4b11      	ldr	r3, [pc, #68]	; (800b690 <xTimerGenericCommand+0x9c>)
 800b64c:	6818      	ldr	r0, [r3, #0]
 800b64e:	f107 0114 	add.w	r1, r7, #20
 800b652:	2300      	movs	r3, #0
 800b654:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b656:	f7fe f837 	bl	80096c8 <xQueueGenericSend>
 800b65a:	6278      	str	r0, [r7, #36]	; 0x24
 800b65c:	e012      	b.n	800b684 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b65e:	4b0c      	ldr	r3, [pc, #48]	; (800b690 <xTimerGenericCommand+0x9c>)
 800b660:	6818      	ldr	r0, [r3, #0]
 800b662:	f107 0114 	add.w	r1, r7, #20
 800b666:	2300      	movs	r3, #0
 800b668:	2200      	movs	r2, #0
 800b66a:	f7fe f82d 	bl	80096c8 <xQueueGenericSend>
 800b66e:	6278      	str	r0, [r7, #36]	; 0x24
 800b670:	e008      	b.n	800b684 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b672:	4b07      	ldr	r3, [pc, #28]	; (800b690 <xTimerGenericCommand+0x9c>)
 800b674:	6818      	ldr	r0, [r3, #0]
 800b676:	f107 0114 	add.w	r1, r7, #20
 800b67a:	2300      	movs	r3, #0
 800b67c:	683a      	ldr	r2, [r7, #0]
 800b67e:	f7fe f929 	bl	80098d4 <xQueueGenericSendFromISR>
 800b682:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b686:	4618      	mov	r0, r3
 800b688:	3728      	adds	r7, #40	; 0x28
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd80      	pop	{r7, pc}
 800b68e:	bf00      	nop
 800b690:	20000a70 	.word	0x20000a70

0800b694 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b088      	sub	sp, #32
 800b698:	af02      	add	r7, sp, #8
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b69e:	4b23      	ldr	r3, [pc, #140]	; (800b72c <prvProcessExpiredTimer+0x98>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	68db      	ldr	r3, [r3, #12]
 800b6a4:	68db      	ldr	r3, [r3, #12]
 800b6a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	3304      	adds	r3, #4
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7fd fe46 	bl	800933e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b6b8:	f003 0304 	and.w	r3, r3, #4
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d024      	beq.n	800b70a <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	699a      	ldr	r2, [r3, #24]
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	18d1      	adds	r1, r2, r3
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	683a      	ldr	r2, [r7, #0]
 800b6cc:	6978      	ldr	r0, [r7, #20]
 800b6ce:	f000 f8d3 	bl	800b878 <prvInsertTimerInActiveList>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d021      	beq.n	800b71c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b6d8:	2300      	movs	r3, #0
 800b6da:	9300      	str	r3, [sp, #0]
 800b6dc:	2300      	movs	r3, #0
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	2100      	movs	r1, #0
 800b6e2:	6978      	ldr	r0, [r7, #20]
 800b6e4:	f7ff ff86 	bl	800b5f4 <xTimerGenericCommand>
 800b6e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d115      	bne.n	800b71c <prvProcessExpiredTimer+0x88>
	__asm volatile
 800b6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6f4:	b672      	cpsid	i
 800b6f6:	f383 8811 	msr	BASEPRI, r3
 800b6fa:	f3bf 8f6f 	isb	sy
 800b6fe:	f3bf 8f4f 	dsb	sy
 800b702:	b662      	cpsie	i
 800b704:	60fb      	str	r3, [r7, #12]
}
 800b706:	bf00      	nop
 800b708:	e7fe      	b.n	800b708 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b710:	f023 0301 	bic.w	r3, r3, #1
 800b714:	b2da      	uxtb	r2, r3
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	6a1b      	ldr	r3, [r3, #32]
 800b720:	6978      	ldr	r0, [r7, #20]
 800b722:	4798      	blx	r3
}
 800b724:	bf00      	nop
 800b726:	3718      	adds	r7, #24
 800b728:	46bd      	mov	sp, r7
 800b72a:	bd80      	pop	{r7, pc}
 800b72c:	20000a68 	.word	0x20000a68

0800b730 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b084      	sub	sp, #16
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b738:	f107 0308 	add.w	r3, r7, #8
 800b73c:	4618      	mov	r0, r3
 800b73e:	f000 f857 	bl	800b7f0 <prvGetNextExpireTime>
 800b742:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	4619      	mov	r1, r3
 800b748:	68f8      	ldr	r0, [r7, #12]
 800b74a:	f000 f803 	bl	800b754 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b74e:	f000 f8d5 	bl	800b8fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b752:	e7f1      	b.n	800b738 <prvTimerTask+0x8>

0800b754 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b084      	sub	sp, #16
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b75e:	f7ff f8c1 	bl	800a8e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b762:	f107 0308 	add.w	r3, r7, #8
 800b766:	4618      	mov	r0, r3
 800b768:	f000 f866 	bl	800b838 <prvSampleTimeNow>
 800b76c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d130      	bne.n	800b7d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d10a      	bne.n	800b790 <prvProcessTimerOrBlockTask+0x3c>
 800b77a:	687a      	ldr	r2, [r7, #4]
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	429a      	cmp	r2, r3
 800b780:	d806      	bhi.n	800b790 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b782:	f7ff f8bd 	bl	800a900 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b786:	68f9      	ldr	r1, [r7, #12]
 800b788:	6878      	ldr	r0, [r7, #4]
 800b78a:	f7ff ff83 	bl	800b694 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b78e:	e024      	b.n	800b7da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d008      	beq.n	800b7a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b796:	4b13      	ldr	r3, [pc, #76]	; (800b7e4 <prvProcessTimerOrBlockTask+0x90>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d101      	bne.n	800b7a4 <prvProcessTimerOrBlockTask+0x50>
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	e000      	b.n	800b7a6 <prvProcessTimerOrBlockTask+0x52>
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b7a8:	4b0f      	ldr	r3, [pc, #60]	; (800b7e8 <prvProcessTimerOrBlockTask+0x94>)
 800b7aa:	6818      	ldr	r0, [r3, #0]
 800b7ac:	687a      	ldr	r2, [r7, #4]
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	1ad3      	subs	r3, r2, r3
 800b7b2:	683a      	ldr	r2, [r7, #0]
 800b7b4:	4619      	mov	r1, r3
 800b7b6:	f7fe fe25 	bl	800a404 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b7ba:	f7ff f8a1 	bl	800a900 <xTaskResumeAll>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d10a      	bne.n	800b7da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b7c4:	4b09      	ldr	r3, [pc, #36]	; (800b7ec <prvProcessTimerOrBlockTask+0x98>)
 800b7c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7ca:	601a      	str	r2, [r3, #0]
 800b7cc:	f3bf 8f4f 	dsb	sy
 800b7d0:	f3bf 8f6f 	isb	sy
}
 800b7d4:	e001      	b.n	800b7da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b7d6:	f7ff f893 	bl	800a900 <xTaskResumeAll>
}
 800b7da:	bf00      	nop
 800b7dc:	3710      	adds	r7, #16
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}
 800b7e2:	bf00      	nop
 800b7e4:	20000a6c 	.word	0x20000a6c
 800b7e8:	20000a70 	.word	0x20000a70
 800b7ec:	e000ed04 	.word	0xe000ed04

0800b7f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b7f0:	b480      	push	{r7}
 800b7f2:	b085      	sub	sp, #20
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b7f8:	4b0e      	ldr	r3, [pc, #56]	; (800b834 <prvGetNextExpireTime+0x44>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d101      	bne.n	800b806 <prvGetNextExpireTime+0x16>
 800b802:	2201      	movs	r2, #1
 800b804:	e000      	b.n	800b808 <prvGetNextExpireTime+0x18>
 800b806:	2200      	movs	r2, #0
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d105      	bne.n	800b820 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b814:	4b07      	ldr	r3, [pc, #28]	; (800b834 <prvGetNextExpireTime+0x44>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	68db      	ldr	r3, [r3, #12]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	60fb      	str	r3, [r7, #12]
 800b81e:	e001      	b.n	800b824 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b820:	2300      	movs	r3, #0
 800b822:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b824:	68fb      	ldr	r3, [r7, #12]
}
 800b826:	4618      	mov	r0, r3
 800b828:	3714      	adds	r7, #20
 800b82a:	46bd      	mov	sp, r7
 800b82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b830:	4770      	bx	lr
 800b832:	bf00      	nop
 800b834:	20000a68 	.word	0x20000a68

0800b838 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b084      	sub	sp, #16
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b840:	f7ff f8fc 	bl	800aa3c <xTaskGetTickCount>
 800b844:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b846:	4b0b      	ldr	r3, [pc, #44]	; (800b874 <prvSampleTimeNow+0x3c>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	68fa      	ldr	r2, [r7, #12]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d205      	bcs.n	800b85c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b850:	f000 f91e 	bl	800ba90 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2201      	movs	r2, #1
 800b858:	601a      	str	r2, [r3, #0]
 800b85a:	e002      	b.n	800b862 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2200      	movs	r2, #0
 800b860:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b862:	4a04      	ldr	r2, [pc, #16]	; (800b874 <prvSampleTimeNow+0x3c>)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b868:	68fb      	ldr	r3, [r7, #12]
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	3710      	adds	r7, #16
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}
 800b872:	bf00      	nop
 800b874:	20000a78 	.word	0x20000a78

0800b878 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b086      	sub	sp, #24
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	60f8      	str	r0, [r7, #12]
 800b880:	60b9      	str	r1, [r7, #8]
 800b882:	607a      	str	r2, [r7, #4]
 800b884:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b886:	2300      	movs	r3, #0
 800b888:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	68ba      	ldr	r2, [r7, #8]
 800b88e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	68fa      	ldr	r2, [r7, #12]
 800b894:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b896:	68ba      	ldr	r2, [r7, #8]
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d812      	bhi.n	800b8c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b89e:	687a      	ldr	r2, [r7, #4]
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	1ad2      	subs	r2, r2, r3
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	699b      	ldr	r3, [r3, #24]
 800b8a8:	429a      	cmp	r2, r3
 800b8aa:	d302      	bcc.n	800b8b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	617b      	str	r3, [r7, #20]
 800b8b0:	e01b      	b.n	800b8ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b8b2:	4b10      	ldr	r3, [pc, #64]	; (800b8f4 <prvInsertTimerInActiveList+0x7c>)
 800b8b4:	681a      	ldr	r2, [r3, #0]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	3304      	adds	r3, #4
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	4610      	mov	r0, r2
 800b8be:	f7fd fd05 	bl	80092cc <vListInsert>
 800b8c2:	e012      	b.n	800b8ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b8c4:	687a      	ldr	r2, [r7, #4]
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d206      	bcs.n	800b8da <prvInsertTimerInActiveList+0x62>
 800b8cc:	68ba      	ldr	r2, [r7, #8]
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	d302      	bcc.n	800b8da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	617b      	str	r3, [r7, #20]
 800b8d8:	e007      	b.n	800b8ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b8da:	4b07      	ldr	r3, [pc, #28]	; (800b8f8 <prvInsertTimerInActiveList+0x80>)
 800b8dc:	681a      	ldr	r2, [r3, #0]
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	3304      	adds	r3, #4
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	4610      	mov	r0, r2
 800b8e6:	f7fd fcf1 	bl	80092cc <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b8ea:	697b      	ldr	r3, [r7, #20]
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3718      	adds	r7, #24
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}
 800b8f4:	20000a6c 	.word	0x20000a6c
 800b8f8:	20000a68 	.word	0x20000a68

0800b8fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b08c      	sub	sp, #48	; 0x30
 800b900:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b902:	e0b2      	b.n	800ba6a <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	2b00      	cmp	r3, #0
 800b908:	f2c0 80ae 	blt.w	800ba68 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b912:	695b      	ldr	r3, [r3, #20]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d004      	beq.n	800b922 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b91a:	3304      	adds	r3, #4
 800b91c:	4618      	mov	r0, r3
 800b91e:	f7fd fd0e 	bl	800933e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b922:	1d3b      	adds	r3, r7, #4
 800b924:	4618      	mov	r0, r3
 800b926:	f7ff ff87 	bl	800b838 <prvSampleTimeNow>
 800b92a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	2b09      	cmp	r3, #9
 800b930:	f200 809b 	bhi.w	800ba6a <prvProcessReceivedCommands+0x16e>
 800b934:	a201      	add	r2, pc, #4	; (adr r2, 800b93c <prvProcessReceivedCommands+0x40>)
 800b936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b93a:	bf00      	nop
 800b93c:	0800b965 	.word	0x0800b965
 800b940:	0800b965 	.word	0x0800b965
 800b944:	0800b965 	.word	0x0800b965
 800b948:	0800b9dd 	.word	0x0800b9dd
 800b94c:	0800b9f1 	.word	0x0800b9f1
 800b950:	0800ba3f 	.word	0x0800ba3f
 800b954:	0800b965 	.word	0x0800b965
 800b958:	0800b965 	.word	0x0800b965
 800b95c:	0800b9dd 	.word	0x0800b9dd
 800b960:	0800b9f1 	.word	0x0800b9f1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b966:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b96a:	f043 0301 	orr.w	r3, r3, #1
 800b96e:	b2da      	uxtb	r2, r3
 800b970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b976:	68fa      	ldr	r2, [r7, #12]
 800b978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b97a:	699b      	ldr	r3, [r3, #24]
 800b97c:	18d1      	adds	r1, r2, r3
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	6a3a      	ldr	r2, [r7, #32]
 800b982:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b984:	f7ff ff78 	bl	800b878 <prvInsertTimerInActiveList>
 800b988:	4603      	mov	r3, r0
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d06d      	beq.n	800ba6a <prvProcessReceivedCommands+0x16e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b98e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b990:	6a1b      	ldr	r3, [r3, #32]
 800b992:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b994:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b998:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b99c:	f003 0304 	and.w	r3, r3, #4
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d062      	beq.n	800ba6a <prvProcessReceivedCommands+0x16e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b9a4:	68fa      	ldr	r2, [r7, #12]
 800b9a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a8:	699b      	ldr	r3, [r3, #24]
 800b9aa:	441a      	add	r2, r3
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	9300      	str	r3, [sp, #0]
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	2100      	movs	r1, #0
 800b9b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b9b6:	f7ff fe1d 	bl	800b5f4 <xTimerGenericCommand>
 800b9ba:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800b9bc:	69fb      	ldr	r3, [r7, #28]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d153      	bne.n	800ba6a <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800b9c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9c6:	b672      	cpsid	i
 800b9c8:	f383 8811 	msr	BASEPRI, r3
 800b9cc:	f3bf 8f6f 	isb	sy
 800b9d0:	f3bf 8f4f 	dsb	sy
 800b9d4:	b662      	cpsie	i
 800b9d6:	61bb      	str	r3, [r7, #24]
}
 800b9d8:	bf00      	nop
 800b9da:	e7fe      	b.n	800b9da <prvProcessReceivedCommands+0xde>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b9e2:	f023 0301 	bic.w	r3, r3, #1
 800b9e6:	b2da      	uxtb	r2, r3
 800b9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800b9ee:	e03c      	b.n	800ba6a <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b9f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b9f6:	f043 0301 	orr.w	r3, r3, #1
 800b9fa:	b2da      	uxtb	r2, r3
 800b9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ba02:	68fa      	ldr	r2, [r7, #12]
 800ba04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba06:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ba08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba0a:	699b      	ldr	r3, [r3, #24]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d10c      	bne.n	800ba2a <prvProcessReceivedCommands+0x12e>
	__asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba14:	b672      	cpsid	i
 800ba16:	f383 8811 	msr	BASEPRI, r3
 800ba1a:	f3bf 8f6f 	isb	sy
 800ba1e:	f3bf 8f4f 	dsb	sy
 800ba22:	b662      	cpsie	i
 800ba24:	617b      	str	r3, [r7, #20]
}
 800ba26:	bf00      	nop
 800ba28:	e7fe      	b.n	800ba28 <prvProcessReceivedCommands+0x12c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ba2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba2c:	699a      	ldr	r2, [r3, #24]
 800ba2e:	6a3b      	ldr	r3, [r7, #32]
 800ba30:	18d1      	adds	r1, r2, r3
 800ba32:	6a3b      	ldr	r3, [r7, #32]
 800ba34:	6a3a      	ldr	r2, [r7, #32]
 800ba36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba38:	f7ff ff1e 	bl	800b878 <prvInsertTimerInActiveList>
					break;
 800ba3c:	e015      	b.n	800ba6a <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ba3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ba44:	f003 0302 	and.w	r3, r3, #2
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d103      	bne.n	800ba54 <prvProcessReceivedCommands+0x158>
						{
							vPortFree( pxTimer );
 800ba4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba4e:	f000 fbcb 	bl	800c1e8 <vPortFree>
 800ba52:	e00a      	b.n	800ba6a <prvProcessReceivedCommands+0x16e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba56:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ba5a:	f023 0301 	bic.w	r3, r3, #1
 800ba5e:	b2da      	uxtb	r2, r3
 800ba60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ba66:	e000      	b.n	800ba6a <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ba68:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ba6a:	4b08      	ldr	r3, [pc, #32]	; (800ba8c <prvProcessReceivedCommands+0x190>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f107 0108 	add.w	r1, r7, #8
 800ba72:	2200      	movs	r2, #0
 800ba74:	4618      	mov	r0, r3
 800ba76:	f7fe f863 	bl	8009b40 <xQueueReceive>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	f47f af41 	bne.w	800b904 <prvProcessReceivedCommands+0x8>
	}
}
 800ba82:	bf00      	nop
 800ba84:	bf00      	nop
 800ba86:	3728      	adds	r7, #40	; 0x28
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}
 800ba8c:	20000a70 	.word	0x20000a70

0800ba90 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b088      	sub	sp, #32
 800ba94:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba96:	e04a      	b.n	800bb2e <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba98:	4b2e      	ldr	r3, [pc, #184]	; (800bb54 <prvSwitchTimerLists+0xc4>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	68db      	ldr	r3, [r3, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800baa2:	4b2c      	ldr	r3, [pc, #176]	; (800bb54 <prvSwitchTimerLists+0xc4>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	68db      	ldr	r3, [r3, #12]
 800baa8:	68db      	ldr	r3, [r3, #12]
 800baaa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	3304      	adds	r3, #4
 800bab0:	4618      	mov	r0, r3
 800bab2:	f7fd fc44 	bl	800933e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	6a1b      	ldr	r3, [r3, #32]
 800baba:	68f8      	ldr	r0, [r7, #12]
 800babc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bac4:	f003 0304 	and.w	r3, r3, #4
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d030      	beq.n	800bb2e <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	699b      	ldr	r3, [r3, #24]
 800bad0:	693a      	ldr	r2, [r7, #16]
 800bad2:	4413      	add	r3, r2
 800bad4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bad6:	68ba      	ldr	r2, [r7, #8]
 800bad8:	693b      	ldr	r3, [r7, #16]
 800bada:	429a      	cmp	r2, r3
 800badc:	d90e      	bls.n	800bafc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	68ba      	ldr	r2, [r7, #8]
 800bae2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	68fa      	ldr	r2, [r7, #12]
 800bae8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800baea:	4b1a      	ldr	r3, [pc, #104]	; (800bb54 <prvSwitchTimerLists+0xc4>)
 800baec:	681a      	ldr	r2, [r3, #0]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	3304      	adds	r3, #4
 800baf2:	4619      	mov	r1, r3
 800baf4:	4610      	mov	r0, r2
 800baf6:	f7fd fbe9 	bl	80092cc <vListInsert>
 800bafa:	e018      	b.n	800bb2e <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bafc:	2300      	movs	r3, #0
 800bafe:	9300      	str	r3, [sp, #0]
 800bb00:	2300      	movs	r3, #0
 800bb02:	693a      	ldr	r2, [r7, #16]
 800bb04:	2100      	movs	r1, #0
 800bb06:	68f8      	ldr	r0, [r7, #12]
 800bb08:	f7ff fd74 	bl	800b5f4 <xTimerGenericCommand>
 800bb0c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d10c      	bne.n	800bb2e <prvSwitchTimerLists+0x9e>
	__asm volatile
 800bb14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb18:	b672      	cpsid	i
 800bb1a:	f383 8811 	msr	BASEPRI, r3
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	f3bf 8f4f 	dsb	sy
 800bb26:	b662      	cpsie	i
 800bb28:	603b      	str	r3, [r7, #0]
}
 800bb2a:	bf00      	nop
 800bb2c:	e7fe      	b.n	800bb2c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bb2e:	4b09      	ldr	r3, [pc, #36]	; (800bb54 <prvSwitchTimerLists+0xc4>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d1af      	bne.n	800ba98 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bb38:	4b06      	ldr	r3, [pc, #24]	; (800bb54 <prvSwitchTimerLists+0xc4>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bb3e:	4b06      	ldr	r3, [pc, #24]	; (800bb58 <prvSwitchTimerLists+0xc8>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	4a04      	ldr	r2, [pc, #16]	; (800bb54 <prvSwitchTimerLists+0xc4>)
 800bb44:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bb46:	4a04      	ldr	r2, [pc, #16]	; (800bb58 <prvSwitchTimerLists+0xc8>)
 800bb48:	697b      	ldr	r3, [r7, #20]
 800bb4a:	6013      	str	r3, [r2, #0]
}
 800bb4c:	bf00      	nop
 800bb4e:	3718      	adds	r7, #24
 800bb50:	46bd      	mov	sp, r7
 800bb52:	bd80      	pop	{r7, pc}
 800bb54:	20000a68 	.word	0x20000a68
 800bb58:	20000a6c 	.word	0x20000a6c

0800bb5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b082      	sub	sp, #8
 800bb60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bb62:	f000 f94b 	bl	800bdfc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bb66:	4b15      	ldr	r3, [pc, #84]	; (800bbbc <prvCheckForValidListAndQueue+0x60>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d120      	bne.n	800bbb0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bb6e:	4814      	ldr	r0, [pc, #80]	; (800bbc0 <prvCheckForValidListAndQueue+0x64>)
 800bb70:	f7fd fb5b 	bl	800922a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bb74:	4813      	ldr	r0, [pc, #76]	; (800bbc4 <prvCheckForValidListAndQueue+0x68>)
 800bb76:	f7fd fb58 	bl	800922a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bb7a:	4b13      	ldr	r3, [pc, #76]	; (800bbc8 <prvCheckForValidListAndQueue+0x6c>)
 800bb7c:	4a10      	ldr	r2, [pc, #64]	; (800bbc0 <prvCheckForValidListAndQueue+0x64>)
 800bb7e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bb80:	4b12      	ldr	r3, [pc, #72]	; (800bbcc <prvCheckForValidListAndQueue+0x70>)
 800bb82:	4a10      	ldr	r2, [pc, #64]	; (800bbc4 <prvCheckForValidListAndQueue+0x68>)
 800bb84:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bb86:	2300      	movs	r3, #0
 800bb88:	9300      	str	r3, [sp, #0]
 800bb8a:	4b11      	ldr	r3, [pc, #68]	; (800bbd0 <prvCheckForValidListAndQueue+0x74>)
 800bb8c:	4a11      	ldr	r2, [pc, #68]	; (800bbd4 <prvCheckForValidListAndQueue+0x78>)
 800bb8e:	210c      	movs	r1, #12
 800bb90:	200a      	movs	r0, #10
 800bb92:	f7fd fc69 	bl	8009468 <xQueueGenericCreateStatic>
 800bb96:	4603      	mov	r3, r0
 800bb98:	4a08      	ldr	r2, [pc, #32]	; (800bbbc <prvCheckForValidListAndQueue+0x60>)
 800bb9a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bb9c:	4b07      	ldr	r3, [pc, #28]	; (800bbbc <prvCheckForValidListAndQueue+0x60>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d005      	beq.n	800bbb0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bba4:	4b05      	ldr	r3, [pc, #20]	; (800bbbc <prvCheckForValidListAndQueue+0x60>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	490b      	ldr	r1, [pc, #44]	; (800bbd8 <prvCheckForValidListAndQueue+0x7c>)
 800bbaa:	4618      	mov	r0, r3
 800bbac:	f7fe fbd6 	bl	800a35c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bbb0:	f000 f958 	bl	800be64 <vPortExitCritical>
}
 800bbb4:	bf00      	nop
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	20000a70 	.word	0x20000a70
 800bbc0:	20000a40 	.word	0x20000a40
 800bbc4:	20000a54 	.word	0x20000a54
 800bbc8:	20000a68 	.word	0x20000a68
 800bbcc:	20000a6c 	.word	0x20000a6c
 800bbd0:	20000af4 	.word	0x20000af4
 800bbd4:	20000a7c 	.word	0x20000a7c
 800bbd8:	0801e294 	.word	0x0801e294

0800bbdc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bbdc:	b480      	push	{r7}
 800bbde:	b085      	sub	sp, #20
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	60f8      	str	r0, [r7, #12]
 800bbe4:	60b9      	str	r1, [r7, #8]
 800bbe6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	3b04      	subs	r3, #4
 800bbec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bbf4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	3b04      	subs	r3, #4
 800bbfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	f023 0201 	bic.w	r2, r3, #1
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	3b04      	subs	r3, #4
 800bc0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bc0c:	4a0c      	ldr	r2, [pc, #48]	; (800bc40 <pxPortInitialiseStack+0x64>)
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	3b14      	subs	r3, #20
 800bc16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bc18:	687a      	ldr	r2, [r7, #4]
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	3b04      	subs	r3, #4
 800bc22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f06f 0202 	mvn.w	r2, #2
 800bc2a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	3b20      	subs	r3, #32
 800bc30:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bc32:	68fb      	ldr	r3, [r7, #12]
}
 800bc34:	4618      	mov	r0, r3
 800bc36:	3714      	adds	r7, #20
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3e:	4770      	bx	lr
 800bc40:	0800bc45 	.word	0x0800bc45

0800bc44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bc44:	b480      	push	{r7}
 800bc46:	b085      	sub	sp, #20
 800bc48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bc4e:	4b14      	ldr	r3, [pc, #80]	; (800bca0 <prvTaskExitError+0x5c>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc56:	d00c      	beq.n	800bc72 <prvTaskExitError+0x2e>
	__asm volatile
 800bc58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5c:	b672      	cpsid	i
 800bc5e:	f383 8811 	msr	BASEPRI, r3
 800bc62:	f3bf 8f6f 	isb	sy
 800bc66:	f3bf 8f4f 	dsb	sy
 800bc6a:	b662      	cpsie	i
 800bc6c:	60fb      	str	r3, [r7, #12]
}
 800bc6e:	bf00      	nop
 800bc70:	e7fe      	b.n	800bc70 <prvTaskExitError+0x2c>
	__asm volatile
 800bc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc76:	b672      	cpsid	i
 800bc78:	f383 8811 	msr	BASEPRI, r3
 800bc7c:	f3bf 8f6f 	isb	sy
 800bc80:	f3bf 8f4f 	dsb	sy
 800bc84:	b662      	cpsie	i
 800bc86:	60bb      	str	r3, [r7, #8]
}
 800bc88:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bc8a:	bf00      	nop
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d0fc      	beq.n	800bc8c <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bc92:	bf00      	nop
 800bc94:	bf00      	nop
 800bc96:	3714      	adds	r7, #20
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9e:	4770      	bx	lr
 800bca0:	2000000c 	.word	0x2000000c
	...

0800bcb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bcb0:	4b07      	ldr	r3, [pc, #28]	; (800bcd0 <pxCurrentTCBConst2>)
 800bcb2:	6819      	ldr	r1, [r3, #0]
 800bcb4:	6808      	ldr	r0, [r1, #0]
 800bcb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcba:	f380 8809 	msr	PSP, r0
 800bcbe:	f3bf 8f6f 	isb	sy
 800bcc2:	f04f 0000 	mov.w	r0, #0
 800bcc6:	f380 8811 	msr	BASEPRI, r0
 800bcca:	4770      	bx	lr
 800bccc:	f3af 8000 	nop.w

0800bcd0 <pxCurrentTCBConst2>:
 800bcd0:	20000914 	.word	0x20000914
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bcd4:	bf00      	nop
 800bcd6:	bf00      	nop

0800bcd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bcd8:	4808      	ldr	r0, [pc, #32]	; (800bcfc <prvPortStartFirstTask+0x24>)
 800bcda:	6800      	ldr	r0, [r0, #0]
 800bcdc:	6800      	ldr	r0, [r0, #0]
 800bcde:	f380 8808 	msr	MSP, r0
 800bce2:	f04f 0000 	mov.w	r0, #0
 800bce6:	f380 8814 	msr	CONTROL, r0
 800bcea:	b662      	cpsie	i
 800bcec:	b661      	cpsie	f
 800bcee:	f3bf 8f4f 	dsb	sy
 800bcf2:	f3bf 8f6f 	isb	sy
 800bcf6:	df00      	svc	0
 800bcf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bcfa:	bf00      	nop
 800bcfc:	e000ed08 	.word	0xe000ed08

0800bd00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd06:	4b37      	ldr	r3, [pc, #220]	; (800bde4 <xPortStartScheduler+0xe4>)
 800bd08:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	781b      	ldrb	r3, [r3, #0]
 800bd0e:	b2db      	uxtb	r3, r3
 800bd10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	22ff      	movs	r2, #255	; 0xff
 800bd16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	b2db      	uxtb	r3, r3
 800bd1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd20:	78fb      	ldrb	r3, [r7, #3]
 800bd22:	b2db      	uxtb	r3, r3
 800bd24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bd28:	b2da      	uxtb	r2, r3
 800bd2a:	4b2f      	ldr	r3, [pc, #188]	; (800bde8 <xPortStartScheduler+0xe8>)
 800bd2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bd2e:	4b2f      	ldr	r3, [pc, #188]	; (800bdec <xPortStartScheduler+0xec>)
 800bd30:	2207      	movs	r2, #7
 800bd32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd34:	e009      	b.n	800bd4a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800bd36:	4b2d      	ldr	r3, [pc, #180]	; (800bdec <xPortStartScheduler+0xec>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	3b01      	subs	r3, #1
 800bd3c:	4a2b      	ldr	r2, [pc, #172]	; (800bdec <xPortStartScheduler+0xec>)
 800bd3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bd40:	78fb      	ldrb	r3, [r7, #3]
 800bd42:	b2db      	uxtb	r3, r3
 800bd44:	005b      	lsls	r3, r3, #1
 800bd46:	b2db      	uxtb	r3, r3
 800bd48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd4a:	78fb      	ldrb	r3, [r7, #3]
 800bd4c:	b2db      	uxtb	r3, r3
 800bd4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd52:	2b80      	cmp	r3, #128	; 0x80
 800bd54:	d0ef      	beq.n	800bd36 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bd56:	4b25      	ldr	r3, [pc, #148]	; (800bdec <xPortStartScheduler+0xec>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f1c3 0307 	rsb	r3, r3, #7
 800bd5e:	2b04      	cmp	r3, #4
 800bd60:	d00c      	beq.n	800bd7c <xPortStartScheduler+0x7c>
	__asm volatile
 800bd62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd66:	b672      	cpsid	i
 800bd68:	f383 8811 	msr	BASEPRI, r3
 800bd6c:	f3bf 8f6f 	isb	sy
 800bd70:	f3bf 8f4f 	dsb	sy
 800bd74:	b662      	cpsie	i
 800bd76:	60bb      	str	r3, [r7, #8]
}
 800bd78:	bf00      	nop
 800bd7a:	e7fe      	b.n	800bd7a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bd7c:	4b1b      	ldr	r3, [pc, #108]	; (800bdec <xPortStartScheduler+0xec>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	021b      	lsls	r3, r3, #8
 800bd82:	4a1a      	ldr	r2, [pc, #104]	; (800bdec <xPortStartScheduler+0xec>)
 800bd84:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bd86:	4b19      	ldr	r3, [pc, #100]	; (800bdec <xPortStartScheduler+0xec>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bd8e:	4a17      	ldr	r2, [pc, #92]	; (800bdec <xPortStartScheduler+0xec>)
 800bd90:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	b2da      	uxtb	r2, r3
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bd9a:	4b15      	ldr	r3, [pc, #84]	; (800bdf0 <xPortStartScheduler+0xf0>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	4a14      	ldr	r2, [pc, #80]	; (800bdf0 <xPortStartScheduler+0xf0>)
 800bda0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bda4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bda6:	4b12      	ldr	r3, [pc, #72]	; (800bdf0 <xPortStartScheduler+0xf0>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	4a11      	ldr	r2, [pc, #68]	; (800bdf0 <xPortStartScheduler+0xf0>)
 800bdac:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bdb0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bdb2:	f000 f8dd 	bl	800bf70 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bdb6:	4b0f      	ldr	r3, [pc, #60]	; (800bdf4 <xPortStartScheduler+0xf4>)
 800bdb8:	2200      	movs	r2, #0
 800bdba:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bdbc:	f000 f8fc 	bl	800bfb8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bdc0:	4b0d      	ldr	r3, [pc, #52]	; (800bdf8 <xPortStartScheduler+0xf8>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4a0c      	ldr	r2, [pc, #48]	; (800bdf8 <xPortStartScheduler+0xf8>)
 800bdc6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bdca:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bdcc:	f7ff ff84 	bl	800bcd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bdd0:	f7fe ff10 	bl	800abf4 <vTaskSwitchContext>
	prvTaskExitError();
 800bdd4:	f7ff ff36 	bl	800bc44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bdd8:	2300      	movs	r3, #0
}
 800bdda:	4618      	mov	r0, r3
 800bddc:	3710      	adds	r7, #16
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bd80      	pop	{r7, pc}
 800bde2:	bf00      	nop
 800bde4:	e000e400 	.word	0xe000e400
 800bde8:	20000b3c 	.word	0x20000b3c
 800bdec:	20000b40 	.word	0x20000b40
 800bdf0:	e000ed20 	.word	0xe000ed20
 800bdf4:	2000000c 	.word	0x2000000c
 800bdf8:	e000ef34 	.word	0xe000ef34

0800bdfc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bdfc:	b480      	push	{r7}
 800bdfe:	b083      	sub	sp, #12
 800be00:	af00      	add	r7, sp, #0
	__asm volatile
 800be02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be06:	b672      	cpsid	i
 800be08:	f383 8811 	msr	BASEPRI, r3
 800be0c:	f3bf 8f6f 	isb	sy
 800be10:	f3bf 8f4f 	dsb	sy
 800be14:	b662      	cpsie	i
 800be16:	607b      	str	r3, [r7, #4]
}
 800be18:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800be1a:	4b10      	ldr	r3, [pc, #64]	; (800be5c <vPortEnterCritical+0x60>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	3301      	adds	r3, #1
 800be20:	4a0e      	ldr	r2, [pc, #56]	; (800be5c <vPortEnterCritical+0x60>)
 800be22:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800be24:	4b0d      	ldr	r3, [pc, #52]	; (800be5c <vPortEnterCritical+0x60>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d111      	bne.n	800be50 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800be2c:	4b0c      	ldr	r3, [pc, #48]	; (800be60 <vPortEnterCritical+0x64>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	b2db      	uxtb	r3, r3
 800be32:	2b00      	cmp	r3, #0
 800be34:	d00c      	beq.n	800be50 <vPortEnterCritical+0x54>
	__asm volatile
 800be36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be3a:	b672      	cpsid	i
 800be3c:	f383 8811 	msr	BASEPRI, r3
 800be40:	f3bf 8f6f 	isb	sy
 800be44:	f3bf 8f4f 	dsb	sy
 800be48:	b662      	cpsie	i
 800be4a:	603b      	str	r3, [r7, #0]
}
 800be4c:	bf00      	nop
 800be4e:	e7fe      	b.n	800be4e <vPortEnterCritical+0x52>
	}
}
 800be50:	bf00      	nop
 800be52:	370c      	adds	r7, #12
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr
 800be5c:	2000000c 	.word	0x2000000c
 800be60:	e000ed04 	.word	0xe000ed04

0800be64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800be64:	b480      	push	{r7}
 800be66:	b083      	sub	sp, #12
 800be68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800be6a:	4b13      	ldr	r3, [pc, #76]	; (800beb8 <vPortExitCritical+0x54>)
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d10c      	bne.n	800be8c <vPortExitCritical+0x28>
	__asm volatile
 800be72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be76:	b672      	cpsid	i
 800be78:	f383 8811 	msr	BASEPRI, r3
 800be7c:	f3bf 8f6f 	isb	sy
 800be80:	f3bf 8f4f 	dsb	sy
 800be84:	b662      	cpsie	i
 800be86:	607b      	str	r3, [r7, #4]
}
 800be88:	bf00      	nop
 800be8a:	e7fe      	b.n	800be8a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800be8c:	4b0a      	ldr	r3, [pc, #40]	; (800beb8 <vPortExitCritical+0x54>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	3b01      	subs	r3, #1
 800be92:	4a09      	ldr	r2, [pc, #36]	; (800beb8 <vPortExitCritical+0x54>)
 800be94:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800be96:	4b08      	ldr	r3, [pc, #32]	; (800beb8 <vPortExitCritical+0x54>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d105      	bne.n	800beaa <vPortExitCritical+0x46>
 800be9e:	2300      	movs	r3, #0
 800bea0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	f383 8811 	msr	BASEPRI, r3
}
 800bea8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800beaa:	bf00      	nop
 800beac:	370c      	adds	r7, #12
 800beae:	46bd      	mov	sp, r7
 800beb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb4:	4770      	bx	lr
 800beb6:	bf00      	nop
 800beb8:	2000000c 	.word	0x2000000c
 800bebc:	00000000 	.word	0x00000000

0800bec0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bec0:	f3ef 8009 	mrs	r0, PSP
 800bec4:	f3bf 8f6f 	isb	sy
 800bec8:	4b15      	ldr	r3, [pc, #84]	; (800bf20 <pxCurrentTCBConst>)
 800beca:	681a      	ldr	r2, [r3, #0]
 800becc:	f01e 0f10 	tst.w	lr, #16
 800bed0:	bf08      	it	eq
 800bed2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bed6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beda:	6010      	str	r0, [r2, #0]
 800bedc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bee0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bee4:	b672      	cpsid	i
 800bee6:	f380 8811 	msr	BASEPRI, r0
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	f3bf 8f6f 	isb	sy
 800bef2:	b662      	cpsie	i
 800bef4:	f7fe fe7e 	bl	800abf4 <vTaskSwitchContext>
 800bef8:	f04f 0000 	mov.w	r0, #0
 800befc:	f380 8811 	msr	BASEPRI, r0
 800bf00:	bc09      	pop	{r0, r3}
 800bf02:	6819      	ldr	r1, [r3, #0]
 800bf04:	6808      	ldr	r0, [r1, #0]
 800bf06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf0a:	f01e 0f10 	tst.w	lr, #16
 800bf0e:	bf08      	it	eq
 800bf10:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf14:	f380 8809 	msr	PSP, r0
 800bf18:	f3bf 8f6f 	isb	sy
 800bf1c:	4770      	bx	lr
 800bf1e:	bf00      	nop

0800bf20 <pxCurrentTCBConst>:
 800bf20:	20000914 	.word	0x20000914
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bf24:	bf00      	nop
 800bf26:	bf00      	nop

0800bf28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
	__asm volatile
 800bf2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf32:	b672      	cpsid	i
 800bf34:	f383 8811 	msr	BASEPRI, r3
 800bf38:	f3bf 8f6f 	isb	sy
 800bf3c:	f3bf 8f4f 	dsb	sy
 800bf40:	b662      	cpsie	i
 800bf42:	607b      	str	r3, [r7, #4]
}
 800bf44:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bf46:	f7fe fd9b 	bl	800aa80 <xTaskIncrementTick>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d003      	beq.n	800bf58 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bf50:	4b06      	ldr	r3, [pc, #24]	; (800bf6c <SysTick_Handler+0x44>)
 800bf52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf56:	601a      	str	r2, [r3, #0]
 800bf58:	2300      	movs	r3, #0
 800bf5a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	f383 8811 	msr	BASEPRI, r3
}
 800bf62:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bf64:	bf00      	nop
 800bf66:	3708      	adds	r7, #8
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}
 800bf6c:	e000ed04 	.word	0xe000ed04

0800bf70 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bf70:	b480      	push	{r7}
 800bf72:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bf74:	4b0b      	ldr	r3, [pc, #44]	; (800bfa4 <vPortSetupTimerInterrupt+0x34>)
 800bf76:	2200      	movs	r2, #0
 800bf78:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bf7a:	4b0b      	ldr	r3, [pc, #44]	; (800bfa8 <vPortSetupTimerInterrupt+0x38>)
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bf80:	4b0a      	ldr	r3, [pc, #40]	; (800bfac <vPortSetupTimerInterrupt+0x3c>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	4a0a      	ldr	r2, [pc, #40]	; (800bfb0 <vPortSetupTimerInterrupt+0x40>)
 800bf86:	fba2 2303 	umull	r2, r3, r2, r3
 800bf8a:	099b      	lsrs	r3, r3, #6
 800bf8c:	4a09      	ldr	r2, [pc, #36]	; (800bfb4 <vPortSetupTimerInterrupt+0x44>)
 800bf8e:	3b01      	subs	r3, #1
 800bf90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bf92:	4b04      	ldr	r3, [pc, #16]	; (800bfa4 <vPortSetupTimerInterrupt+0x34>)
 800bf94:	2207      	movs	r2, #7
 800bf96:	601a      	str	r2, [r3, #0]
}
 800bf98:	bf00      	nop
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa0:	4770      	bx	lr
 800bfa2:	bf00      	nop
 800bfa4:	e000e010 	.word	0xe000e010
 800bfa8:	e000e018 	.word	0xe000e018
 800bfac:	20000000 	.word	0x20000000
 800bfb0:	10624dd3 	.word	0x10624dd3
 800bfb4:	e000e014 	.word	0xe000e014

0800bfb8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bfb8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bfc8 <vPortEnableVFP+0x10>
 800bfbc:	6801      	ldr	r1, [r0, #0]
 800bfbe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bfc2:	6001      	str	r1, [r0, #0]
 800bfc4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bfc6:	bf00      	nop
 800bfc8:	e000ed88 	.word	0xe000ed88

0800bfcc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bfcc:	b480      	push	{r7}
 800bfce:	b085      	sub	sp, #20
 800bfd0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bfd2:	f3ef 8305 	mrs	r3, IPSR
 800bfd6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2b0f      	cmp	r3, #15
 800bfdc:	d916      	bls.n	800c00c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bfde:	4a19      	ldr	r2, [pc, #100]	; (800c044 <vPortValidateInterruptPriority+0x78>)
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	4413      	add	r3, r2
 800bfe4:	781b      	ldrb	r3, [r3, #0]
 800bfe6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bfe8:	4b17      	ldr	r3, [pc, #92]	; (800c048 <vPortValidateInterruptPriority+0x7c>)
 800bfea:	781b      	ldrb	r3, [r3, #0]
 800bfec:	7afa      	ldrb	r2, [r7, #11]
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d20c      	bcs.n	800c00c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800bff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bff6:	b672      	cpsid	i
 800bff8:	f383 8811 	msr	BASEPRI, r3
 800bffc:	f3bf 8f6f 	isb	sy
 800c000:	f3bf 8f4f 	dsb	sy
 800c004:	b662      	cpsie	i
 800c006:	607b      	str	r3, [r7, #4]
}
 800c008:	bf00      	nop
 800c00a:	e7fe      	b.n	800c00a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c00c:	4b0f      	ldr	r3, [pc, #60]	; (800c04c <vPortValidateInterruptPriority+0x80>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c014:	4b0e      	ldr	r3, [pc, #56]	; (800c050 <vPortValidateInterruptPriority+0x84>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	429a      	cmp	r2, r3
 800c01a:	d90c      	bls.n	800c036 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800c01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c020:	b672      	cpsid	i
 800c022:	f383 8811 	msr	BASEPRI, r3
 800c026:	f3bf 8f6f 	isb	sy
 800c02a:	f3bf 8f4f 	dsb	sy
 800c02e:	b662      	cpsie	i
 800c030:	603b      	str	r3, [r7, #0]
}
 800c032:	bf00      	nop
 800c034:	e7fe      	b.n	800c034 <vPortValidateInterruptPriority+0x68>
	}
 800c036:	bf00      	nop
 800c038:	3714      	adds	r7, #20
 800c03a:	46bd      	mov	sp, r7
 800c03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c040:	4770      	bx	lr
 800c042:	bf00      	nop
 800c044:	e000e3f0 	.word	0xe000e3f0
 800c048:	20000b3c 	.word	0x20000b3c
 800c04c:	e000ed0c 	.word	0xe000ed0c
 800c050:	20000b40 	.word	0x20000b40

0800c054 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b08a      	sub	sp, #40	; 0x28
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c05c:	2300      	movs	r3, #0
 800c05e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c060:	f7fe fc40 	bl	800a8e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c064:	4b5b      	ldr	r3, [pc, #364]	; (800c1d4 <pvPortMalloc+0x180>)
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d101      	bne.n	800c070 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c06c:	f000 f91a 	bl	800c2a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c070:	4b59      	ldr	r3, [pc, #356]	; (800c1d8 <pvPortMalloc+0x184>)
 800c072:	681a      	ldr	r2, [r3, #0]
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	4013      	ands	r3, r2
 800c078:	2b00      	cmp	r3, #0
 800c07a:	f040 8092 	bne.w	800c1a2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d01f      	beq.n	800c0c4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800c084:	2208      	movs	r2, #8
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	4413      	add	r3, r2
 800c08a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	f003 0307 	and.w	r3, r3, #7
 800c092:	2b00      	cmp	r3, #0
 800c094:	d016      	beq.n	800c0c4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	f023 0307 	bic.w	r3, r3, #7
 800c09c:	3308      	adds	r3, #8
 800c09e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	f003 0307 	and.w	r3, r3, #7
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d00c      	beq.n	800c0c4 <pvPortMalloc+0x70>
	__asm volatile
 800c0aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ae:	b672      	cpsid	i
 800c0b0:	f383 8811 	msr	BASEPRI, r3
 800c0b4:	f3bf 8f6f 	isb	sy
 800c0b8:	f3bf 8f4f 	dsb	sy
 800c0bc:	b662      	cpsie	i
 800c0be:	617b      	str	r3, [r7, #20]
}
 800c0c0:	bf00      	nop
 800c0c2:	e7fe      	b.n	800c0c2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d06b      	beq.n	800c1a2 <pvPortMalloc+0x14e>
 800c0ca:	4b44      	ldr	r3, [pc, #272]	; (800c1dc <pvPortMalloc+0x188>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d866      	bhi.n	800c1a2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c0d4:	4b42      	ldr	r3, [pc, #264]	; (800c1e0 <pvPortMalloc+0x18c>)
 800c0d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c0d8:	4b41      	ldr	r3, [pc, #260]	; (800c1e0 <pvPortMalloc+0x18c>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c0de:	e004      	b.n	800c0ea <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800c0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ec:	685b      	ldr	r3, [r3, #4]
 800c0ee:	687a      	ldr	r2, [r7, #4]
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	d903      	bls.n	800c0fc <pvPortMalloc+0xa8>
 800c0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d1f1      	bne.n	800c0e0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c0fc:	4b35      	ldr	r3, [pc, #212]	; (800c1d4 <pvPortMalloc+0x180>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c102:	429a      	cmp	r2, r3
 800c104:	d04d      	beq.n	800c1a2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c106:	6a3b      	ldr	r3, [r7, #32]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	2208      	movs	r2, #8
 800c10c:	4413      	add	r3, r2
 800c10e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c112:	681a      	ldr	r2, [r3, #0]
 800c114:	6a3b      	ldr	r3, [r7, #32]
 800c116:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c11a:	685a      	ldr	r2, [r3, #4]
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	1ad2      	subs	r2, r2, r3
 800c120:	2308      	movs	r3, #8
 800c122:	005b      	lsls	r3, r3, #1
 800c124:	429a      	cmp	r2, r3
 800c126:	d921      	bls.n	800c16c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	4413      	add	r3, r2
 800c12e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c130:	69bb      	ldr	r3, [r7, #24]
 800c132:	f003 0307 	and.w	r3, r3, #7
 800c136:	2b00      	cmp	r3, #0
 800c138:	d00c      	beq.n	800c154 <pvPortMalloc+0x100>
	__asm volatile
 800c13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c13e:	b672      	cpsid	i
 800c140:	f383 8811 	msr	BASEPRI, r3
 800c144:	f3bf 8f6f 	isb	sy
 800c148:	f3bf 8f4f 	dsb	sy
 800c14c:	b662      	cpsie	i
 800c14e:	613b      	str	r3, [r7, #16]
}
 800c150:	bf00      	nop
 800c152:	e7fe      	b.n	800c152 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c156:	685a      	ldr	r2, [r3, #4]
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	1ad2      	subs	r2, r2, r3
 800c15c:	69bb      	ldr	r3, [r7, #24]
 800c15e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c162:	687a      	ldr	r2, [r7, #4]
 800c164:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c166:	69b8      	ldr	r0, [r7, #24]
 800c168:	f000 f8fe 	bl	800c368 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c16c:	4b1b      	ldr	r3, [pc, #108]	; (800c1dc <pvPortMalloc+0x188>)
 800c16e:	681a      	ldr	r2, [r3, #0]
 800c170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c172:	685b      	ldr	r3, [r3, #4]
 800c174:	1ad3      	subs	r3, r2, r3
 800c176:	4a19      	ldr	r2, [pc, #100]	; (800c1dc <pvPortMalloc+0x188>)
 800c178:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c17a:	4b18      	ldr	r3, [pc, #96]	; (800c1dc <pvPortMalloc+0x188>)
 800c17c:	681a      	ldr	r2, [r3, #0]
 800c17e:	4b19      	ldr	r3, [pc, #100]	; (800c1e4 <pvPortMalloc+0x190>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	429a      	cmp	r2, r3
 800c184:	d203      	bcs.n	800c18e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c186:	4b15      	ldr	r3, [pc, #84]	; (800c1dc <pvPortMalloc+0x188>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	4a16      	ldr	r2, [pc, #88]	; (800c1e4 <pvPortMalloc+0x190>)
 800c18c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c190:	685a      	ldr	r2, [r3, #4]
 800c192:	4b11      	ldr	r3, [pc, #68]	; (800c1d8 <pvPortMalloc+0x184>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	431a      	orrs	r2, r3
 800c198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c19a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c19e:	2200      	movs	r2, #0
 800c1a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c1a2:	f7fe fbad 	bl	800a900 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1a6:	69fb      	ldr	r3, [r7, #28]
 800c1a8:	f003 0307 	and.w	r3, r3, #7
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d00c      	beq.n	800c1ca <pvPortMalloc+0x176>
	__asm volatile
 800c1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b4:	b672      	cpsid	i
 800c1b6:	f383 8811 	msr	BASEPRI, r3
 800c1ba:	f3bf 8f6f 	isb	sy
 800c1be:	f3bf 8f4f 	dsb	sy
 800c1c2:	b662      	cpsie	i
 800c1c4:	60fb      	str	r3, [r7, #12]
}
 800c1c6:	bf00      	nop
 800c1c8:	e7fe      	b.n	800c1c8 <pvPortMalloc+0x174>
	return pvReturn;
 800c1ca:	69fb      	ldr	r3, [r7, #28]
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3728      	adds	r7, #40	; 0x28
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	2000474c 	.word	0x2000474c
 800c1d8:	20004758 	.word	0x20004758
 800c1dc:	20004750 	.word	0x20004750
 800c1e0:	20004744 	.word	0x20004744
 800c1e4:	20004754 	.word	0x20004754

0800c1e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b086      	sub	sp, #24
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d04c      	beq.n	800c294 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c1fa:	2308      	movs	r3, #8
 800c1fc:	425b      	negs	r3, r3
 800c1fe:	697a      	ldr	r2, [r7, #20]
 800c200:	4413      	add	r3, r2
 800c202:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	685a      	ldr	r2, [r3, #4]
 800c20c:	4b23      	ldr	r3, [pc, #140]	; (800c29c <vPortFree+0xb4>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4013      	ands	r3, r2
 800c212:	2b00      	cmp	r3, #0
 800c214:	d10c      	bne.n	800c230 <vPortFree+0x48>
	__asm volatile
 800c216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c21a:	b672      	cpsid	i
 800c21c:	f383 8811 	msr	BASEPRI, r3
 800c220:	f3bf 8f6f 	isb	sy
 800c224:	f3bf 8f4f 	dsb	sy
 800c228:	b662      	cpsie	i
 800c22a:	60fb      	str	r3, [r7, #12]
}
 800c22c:	bf00      	nop
 800c22e:	e7fe      	b.n	800c22e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d00c      	beq.n	800c252 <vPortFree+0x6a>
	__asm volatile
 800c238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c23c:	b672      	cpsid	i
 800c23e:	f383 8811 	msr	BASEPRI, r3
 800c242:	f3bf 8f6f 	isb	sy
 800c246:	f3bf 8f4f 	dsb	sy
 800c24a:	b662      	cpsie	i
 800c24c:	60bb      	str	r3, [r7, #8]
}
 800c24e:	bf00      	nop
 800c250:	e7fe      	b.n	800c250 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	685a      	ldr	r2, [r3, #4]
 800c256:	4b11      	ldr	r3, [pc, #68]	; (800c29c <vPortFree+0xb4>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4013      	ands	r3, r2
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d019      	beq.n	800c294 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c260:	693b      	ldr	r3, [r7, #16]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d115      	bne.n	800c294 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c268:	693b      	ldr	r3, [r7, #16]
 800c26a:	685a      	ldr	r2, [r3, #4]
 800c26c:	4b0b      	ldr	r3, [pc, #44]	; (800c29c <vPortFree+0xb4>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	43db      	mvns	r3, r3
 800c272:	401a      	ands	r2, r3
 800c274:	693b      	ldr	r3, [r7, #16]
 800c276:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c278:	f7fe fb34 	bl	800a8e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	685a      	ldr	r2, [r3, #4]
 800c280:	4b07      	ldr	r3, [pc, #28]	; (800c2a0 <vPortFree+0xb8>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	4413      	add	r3, r2
 800c286:	4a06      	ldr	r2, [pc, #24]	; (800c2a0 <vPortFree+0xb8>)
 800c288:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c28a:	6938      	ldr	r0, [r7, #16]
 800c28c:	f000 f86c 	bl	800c368 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c290:	f7fe fb36 	bl	800a900 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c294:	bf00      	nop
 800c296:	3718      	adds	r7, #24
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd80      	pop	{r7, pc}
 800c29c:	20004758 	.word	0x20004758
 800c2a0:	20004750 	.word	0x20004750

0800c2a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	b085      	sub	sp, #20
 800c2a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c2aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c2ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c2b0:	4b27      	ldr	r3, [pc, #156]	; (800c350 <prvHeapInit+0xac>)
 800c2b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f003 0307 	and.w	r3, r3, #7
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d00c      	beq.n	800c2d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	3307      	adds	r3, #7
 800c2c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	f023 0307 	bic.w	r3, r3, #7
 800c2ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c2cc:	68ba      	ldr	r2, [r7, #8]
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	1ad3      	subs	r3, r2, r3
 800c2d2:	4a1f      	ldr	r2, [pc, #124]	; (800c350 <prvHeapInit+0xac>)
 800c2d4:	4413      	add	r3, r2
 800c2d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c2dc:	4a1d      	ldr	r2, [pc, #116]	; (800c354 <prvHeapInit+0xb0>)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c2e2:	4b1c      	ldr	r3, [pc, #112]	; (800c354 <prvHeapInit+0xb0>)
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	68ba      	ldr	r2, [r7, #8]
 800c2ec:	4413      	add	r3, r2
 800c2ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c2f0:	2208      	movs	r2, #8
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	1a9b      	subs	r3, r3, r2
 800c2f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	f023 0307 	bic.w	r3, r3, #7
 800c2fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	4a15      	ldr	r2, [pc, #84]	; (800c358 <prvHeapInit+0xb4>)
 800c304:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c306:	4b14      	ldr	r3, [pc, #80]	; (800c358 <prvHeapInit+0xb4>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	2200      	movs	r2, #0
 800c30c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c30e:	4b12      	ldr	r3, [pc, #72]	; (800c358 <prvHeapInit+0xb4>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	2200      	movs	r2, #0
 800c314:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	68fa      	ldr	r2, [r7, #12]
 800c31e:	1ad2      	subs	r2, r2, r3
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c324:	4b0c      	ldr	r3, [pc, #48]	; (800c358 <prvHeapInit+0xb4>)
 800c326:	681a      	ldr	r2, [r3, #0]
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	4a0a      	ldr	r2, [pc, #40]	; (800c35c <prvHeapInit+0xb8>)
 800c332:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	685b      	ldr	r3, [r3, #4]
 800c338:	4a09      	ldr	r2, [pc, #36]	; (800c360 <prvHeapInit+0xbc>)
 800c33a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c33c:	4b09      	ldr	r3, [pc, #36]	; (800c364 <prvHeapInit+0xc0>)
 800c33e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c342:	601a      	str	r2, [r3, #0]
}
 800c344:	bf00      	nop
 800c346:	3714      	adds	r7, #20
 800c348:	46bd      	mov	sp, r7
 800c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34e:	4770      	bx	lr
 800c350:	20000b44 	.word	0x20000b44
 800c354:	20004744 	.word	0x20004744
 800c358:	2000474c 	.word	0x2000474c
 800c35c:	20004754 	.word	0x20004754
 800c360:	20004750 	.word	0x20004750
 800c364:	20004758 	.word	0x20004758

0800c368 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c368:	b480      	push	{r7}
 800c36a:	b085      	sub	sp, #20
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c370:	4b28      	ldr	r3, [pc, #160]	; (800c414 <prvInsertBlockIntoFreeList+0xac>)
 800c372:	60fb      	str	r3, [r7, #12]
 800c374:	e002      	b.n	800c37c <prvInsertBlockIntoFreeList+0x14>
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	60fb      	str	r3, [r7, #12]
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	687a      	ldr	r2, [r7, #4]
 800c382:	429a      	cmp	r2, r3
 800c384:	d8f7      	bhi.n	800c376 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	685b      	ldr	r3, [r3, #4]
 800c38e:	68ba      	ldr	r2, [r7, #8]
 800c390:	4413      	add	r3, r2
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	429a      	cmp	r2, r3
 800c396:	d108      	bne.n	800c3aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	685a      	ldr	r2, [r3, #4]
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	685b      	ldr	r3, [r3, #4]
 800c3a0:	441a      	add	r2, r3
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	685b      	ldr	r3, [r3, #4]
 800c3b2:	68ba      	ldr	r2, [r7, #8]
 800c3b4:	441a      	add	r2, r3
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d118      	bne.n	800c3f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681a      	ldr	r2, [r3, #0]
 800c3c2:	4b15      	ldr	r3, [pc, #84]	; (800c418 <prvInsertBlockIntoFreeList+0xb0>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	429a      	cmp	r2, r3
 800c3c8:	d00d      	beq.n	800c3e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	685a      	ldr	r2, [r3, #4]
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	685b      	ldr	r3, [r3, #4]
 800c3d4:	441a      	add	r2, r3
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	681a      	ldr	r2, [r3, #0]
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	601a      	str	r2, [r3, #0]
 800c3e4:	e008      	b.n	800c3f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c3e6:	4b0c      	ldr	r3, [pc, #48]	; (800c418 <prvInsertBlockIntoFreeList+0xb0>)
 800c3e8:	681a      	ldr	r2, [r3, #0]
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	601a      	str	r2, [r3, #0]
 800c3ee:	e003      	b.n	800c3f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	681a      	ldr	r2, [r3, #0]
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c3f8:	68fa      	ldr	r2, [r7, #12]
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	429a      	cmp	r2, r3
 800c3fe:	d002      	beq.n	800c406 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	687a      	ldr	r2, [r7, #4]
 800c404:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c406:	bf00      	nop
 800c408:	3714      	adds	r7, #20
 800c40a:	46bd      	mov	sp, r7
 800c40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c410:	4770      	bx	lr
 800c412:	bf00      	nop
 800c414:	20004744 	.word	0x20004744
 800c418:	2000474c 	.word	0x2000474c

0800c41c <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b084      	sub	sp, #16
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
 800c424:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	330c      	adds	r3, #12
 800c42c:	461a      	mov	r2, r3
 800c42e:	6839      	ldr	r1, [r7, #0]
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f003 fcd5 	bl	800fde0 <tcpip_send_msg_wait_sem>
 800c436:	4603      	mov	r3, r0
 800c438:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800c43a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d103      	bne.n	800c44a <netconn_apimsg+0x2e>
    return apimsg->err;
 800c442:	683b      	ldr	r3, [r7, #0]
 800c444:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c448:	e001      	b.n	800c44e <netconn_apimsg+0x32>
  }
  return err;
 800c44a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c44e:	4618      	mov	r0, r3
 800c450:	3710      	adds	r7, #16
 800c452:	46bd      	mov	sp, r7
 800c454:	bd80      	pop	{r7, pc}
	...

0800c458 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b08c      	sub	sp, #48	; 0x30
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	4603      	mov	r3, r0
 800c460:	603a      	str	r2, [r7, #0]
 800c462:	71fb      	strb	r3, [r7, #7]
 800c464:	460b      	mov	r3, r1
 800c466:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800c468:	79fb      	ldrb	r3, [r7, #7]
 800c46a:	6839      	ldr	r1, [r7, #0]
 800c46c:	4618      	mov	r0, r3
 800c46e:	f001 f82f 	bl	800d4d0 <netconn_alloc>
 800c472:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800c474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c476:	2b00      	cmp	r3, #0
 800c478:	d054      	beq.n	800c524 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800c47a:	79bb      	ldrb	r3, [r7, #6]
 800c47c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800c47e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c480:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800c482:	f107 0308 	add.w	r3, r7, #8
 800c486:	4619      	mov	r1, r3
 800c488:	4829      	ldr	r0, [pc, #164]	; (800c530 <netconn_new_with_proto_and_callback+0xd8>)
 800c48a:	f7ff ffc7 	bl	800c41c <netconn_apimsg>
 800c48e:	4603      	mov	r3, r0
 800c490:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800c494:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d043      	beq.n	800c524 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800c49c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c49e:	685b      	ldr	r3, [r3, #4]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d005      	beq.n	800c4b0 <netconn_new_with_proto_and_callback+0x58>
 800c4a4:	4b23      	ldr	r3, [pc, #140]	; (800c534 <netconn_new_with_proto_and_callback+0xdc>)
 800c4a6:	22a3      	movs	r2, #163	; 0xa3
 800c4a8:	4923      	ldr	r1, [pc, #140]	; (800c538 <netconn_new_with_proto_and_callback+0xe0>)
 800c4aa:	4824      	ldr	r0, [pc, #144]	; (800c53c <netconn_new_with_proto_and_callback+0xe4>)
 800c4ac:	f00f fc06 	bl	801bcbc <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800c4b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4b2:	3310      	adds	r3, #16
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f00e fe3e 	bl	801b136 <sys_mbox_valid>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d105      	bne.n	800c4cc <netconn_new_with_proto_and_callback+0x74>
 800c4c0:	4b1c      	ldr	r3, [pc, #112]	; (800c534 <netconn_new_with_proto_and_callback+0xdc>)
 800c4c2:	22a4      	movs	r2, #164	; 0xa4
 800c4c4:	491e      	ldr	r1, [pc, #120]	; (800c540 <netconn_new_with_proto_and_callback+0xe8>)
 800c4c6:	481d      	ldr	r0, [pc, #116]	; (800c53c <netconn_new_with_proto_and_callback+0xe4>)
 800c4c8:	f00f fbf8 	bl	801bcbc <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800c4cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4ce:	3314      	adds	r3, #20
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f00e fe30 	bl	801b136 <sys_mbox_valid>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d005      	beq.n	800c4e8 <netconn_new_with_proto_and_callback+0x90>
 800c4dc:	4b15      	ldr	r3, [pc, #84]	; (800c534 <netconn_new_with_proto_and_callback+0xdc>)
 800c4de:	22a6      	movs	r2, #166	; 0xa6
 800c4e0:	4918      	ldr	r1, [pc, #96]	; (800c544 <netconn_new_with_proto_and_callback+0xec>)
 800c4e2:	4816      	ldr	r0, [pc, #88]	; (800c53c <netconn_new_with_proto_and_callback+0xe4>)
 800c4e4:	f00f fbea 	bl	801bcbc <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800c4e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4ea:	330c      	adds	r3, #12
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f00e feb3 	bl	801b258 <sys_sem_valid>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d105      	bne.n	800c504 <netconn_new_with_proto_and_callback+0xac>
 800c4f8:	4b0e      	ldr	r3, [pc, #56]	; (800c534 <netconn_new_with_proto_and_callback+0xdc>)
 800c4fa:	22a9      	movs	r2, #169	; 0xa9
 800c4fc:	4912      	ldr	r1, [pc, #72]	; (800c548 <netconn_new_with_proto_and_callback+0xf0>)
 800c4fe:	480f      	ldr	r0, [pc, #60]	; (800c53c <netconn_new_with_proto_and_callback+0xe4>)
 800c500:	f00f fbdc 	bl	801bcbc <iprintf>
      sys_sem_free(&conn->op_completed);
 800c504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c506:	330c      	adds	r3, #12
 800c508:	4618      	mov	r0, r3
 800c50a:	f00e fe98 	bl	801b23e <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800c50e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c510:	3310      	adds	r3, #16
 800c512:	4618      	mov	r0, r3
 800c514:	f00e fd88 	bl	801b028 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800c518:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c51a:	2007      	movs	r0, #7
 800c51c:	f004 f9c8 	bl	80108b0 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800c520:	2300      	movs	r3, #0
 800c522:	e000      	b.n	800c526 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800c524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c526:	4618      	mov	r0, r3
 800c528:	3730      	adds	r7, #48	; 0x30
 800c52a:	46bd      	mov	sp, r7
 800c52c:	bd80      	pop	{r7, pc}
 800c52e:	bf00      	nop
 800c530:	0800d4a5 	.word	0x0800d4a5
 800c534:	0801e29c 	.word	0x0801e29c
 800c538:	0801e2d0 	.word	0x0801e2d0
 800c53c:	0801e2f4 	.word	0x0801e2f4
 800c540:	0801e31c 	.word	0x0801e31c
 800c544:	0801e334 	.word	0x0801e334
 800c548:	0801e358 	.word	0x0801e358

0800c54c <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b08c      	sub	sp, #48	; 0x30
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d101      	bne.n	800c55e <netconn_prepare_delete+0x12>
    return ERR_OK;
 800c55a:	2300      	movs	r3, #0
 800c55c:	e014      	b.n	800c588 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800c562:	2329      	movs	r3, #41	; 0x29
 800c564:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800c566:	f107 030c 	add.w	r3, r7, #12
 800c56a:	4619      	mov	r1, r3
 800c56c:	4808      	ldr	r0, [pc, #32]	; (800c590 <netconn_prepare_delete+0x44>)
 800c56e:	f7ff ff55 	bl	800c41c <netconn_apimsg>
 800c572:	4603      	mov	r3, r0
 800c574:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800c578:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d002      	beq.n	800c586 <netconn_prepare_delete+0x3a>
    return err;
 800c580:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c584:	e000      	b.n	800c588 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800c586:	2300      	movs	r3, #0
}
 800c588:	4618      	mov	r0, r3
 800c58a:	3730      	adds	r7, #48	; 0x30
 800c58c:	46bd      	mov	sp, r7
 800c58e:	bd80      	pop	{r7, pc}
 800c590:	0800da09 	.word	0x0800da09

0800c594 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b084      	sub	sp, #16
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d101      	bne.n	800c5a6 <netconn_delete+0x12>
    return ERR_OK;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	e00d      	b.n	800c5c2 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f7ff ffd0 	bl	800c54c <netconn_prepare_delete>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800c5b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d102      	bne.n	800c5be <netconn_delete+0x2a>
    netconn_free(conn);
 800c5b8:	6878      	ldr	r0, [r7, #4]
 800c5ba:	f000 fff7 	bl	800d5ac <netconn_free>
  }
  return err;
 800c5be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3710      	adds	r7, #16
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}
	...

0800c5cc <netconn_getaddr>:
 * @return ERR_CONN for invalid connections
 *         ERR_OK if the information was retrieved
 */
err_t
netconn_getaddr(struct netconn *conn, ip_addr_t *addr, u16_t *port, u8_t local)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	b08e      	sub	sp, #56	; 0x38
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	60f8      	str	r0, [r7, #12]
 800c5d4:	60b9      	str	r1, [r7, #8]
 800c5d6:	607a      	str	r2, [r7, #4]
 800c5d8:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_getaddr: invalid conn", (conn != NULL), return ERR_ARG;);
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d109      	bne.n	800c5f4 <netconn_getaddr+0x28>
 800c5e0:	4b1d      	ldr	r3, [pc, #116]	; (800c658 <netconn_getaddr+0x8c>)
 800c5e2:	f44f 7289 	mov.w	r2, #274	; 0x112
 800c5e6:	491d      	ldr	r1, [pc, #116]	; (800c65c <netconn_getaddr+0x90>)
 800c5e8:	481d      	ldr	r0, [pc, #116]	; (800c660 <netconn_getaddr+0x94>)
 800c5ea:	f00f fb67 	bl	801bcbc <iprintf>
 800c5ee:	f06f 030f 	mvn.w	r3, #15
 800c5f2:	e02d      	b.n	800c650 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid addr", (addr != NULL), return ERR_ARG;);
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d109      	bne.n	800c60e <netconn_getaddr+0x42>
 800c5fa:	4b17      	ldr	r3, [pc, #92]	; (800c658 <netconn_getaddr+0x8c>)
 800c5fc:	f240 1213 	movw	r2, #275	; 0x113
 800c600:	4918      	ldr	r1, [pc, #96]	; (800c664 <netconn_getaddr+0x98>)
 800c602:	4817      	ldr	r0, [pc, #92]	; (800c660 <netconn_getaddr+0x94>)
 800c604:	f00f fb5a 	bl	801bcbc <iprintf>
 800c608:	f06f 030f 	mvn.w	r3, #15
 800c60c:	e020      	b.n	800c650 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid port", (port != NULL), return ERR_ARG;);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d109      	bne.n	800c628 <netconn_getaddr+0x5c>
 800c614:	4b10      	ldr	r3, [pc, #64]	; (800c658 <netconn_getaddr+0x8c>)
 800c616:	f44f 728a 	mov.w	r2, #276	; 0x114
 800c61a:	4913      	ldr	r1, [pc, #76]	; (800c668 <netconn_getaddr+0x9c>)
 800c61c:	4810      	ldr	r0, [pc, #64]	; (800c660 <netconn_getaddr+0x94>)
 800c61e:	f00f fb4d 	bl	801bcbc <iprintf>
 800c622:	f06f 030f 	mvn.w	r3, #15
 800c626:	e013      	b.n	800c650 <netconn_getaddr+0x84>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.ad.local = local;
 800c62c:	78fb      	ldrb	r3, [r7, #3]
 800c62e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
#if LWIP_MPU_COMPATIBLE
  err = netconn_apimsg(lwip_netconn_do_getaddr, &API_MSG_VAR_REF(msg));
  *addr = msg->msg.ad.ipaddr;
  *port = msg->msg.ad.port;
#else /* LWIP_MPU_COMPATIBLE */
  msg.msg.ad.ipaddr = addr;
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	61fb      	str	r3, [r7, #28]
  msg.msg.ad.port = port;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	623b      	str	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_getaddr, &msg);
 800c63a:	f107 0314 	add.w	r3, r7, #20
 800c63e:	4619      	mov	r1, r3
 800c640:	480a      	ldr	r0, [pc, #40]	; (800c66c <netconn_getaddr+0xa0>)
 800c642:	f7ff feeb 	bl	800c41c <netconn_apimsg>
 800c646:	4603      	mov	r3, r0
 800c648:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif /* LWIP_MPU_COMPATIBLE */
  API_MSG_VAR_FREE(msg);

  return err;
 800c64c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c650:	4618      	mov	r0, r3
 800c652:	3738      	adds	r7, #56	; 0x38
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}
 800c658:	0801e29c 	.word	0x0801e29c
 800c65c:	0801e374 	.word	0x0801e374
 800c660:	0801e2f4 	.word	0x0801e2f4
 800c664:	0801e394 	.word	0x0801e394
 800c668:	0801e3b4 	.word	0x0801e3b4
 800c66c:	0800e1f9 	.word	0x0800e1f9

0800c670 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b08e      	sub	sp, #56	; 0x38
 800c674:	af00      	add	r7, sp, #0
 800c676:	60f8      	str	r0, [r7, #12]
 800c678:	60b9      	str	r1, [r7, #8]
 800c67a:	4613      	mov	r3, r2
 800c67c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d109      	bne.n	800c698 <netconn_bind+0x28>
 800c684:	4b11      	ldr	r3, [pc, #68]	; (800c6cc <netconn_bind+0x5c>)
 800c686:	f44f 729c 	mov.w	r2, #312	; 0x138
 800c68a:	4911      	ldr	r1, [pc, #68]	; (800c6d0 <netconn_bind+0x60>)
 800c68c:	4811      	ldr	r0, [pc, #68]	; (800c6d4 <netconn_bind+0x64>)
 800c68e:	f00f fb15 	bl	801bcbc <iprintf>
 800c692:	f06f 030f 	mvn.w	r3, #15
 800c696:	e015      	b.n	800c6c4 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d101      	bne.n	800c6a2 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800c69e:	4b0e      	ldr	r3, [pc, #56]	; (800c6d8 <netconn_bind+0x68>)
 800c6a0:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800c6aa:	88fb      	ldrh	r3, [r7, #6]
 800c6ac:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800c6ae:	f107 0314 	add.w	r3, r7, #20
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	4809      	ldr	r0, [pc, #36]	; (800c6dc <netconn_bind+0x6c>)
 800c6b6:	f7ff feb1 	bl	800c41c <netconn_apimsg>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800c6c0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	3738      	adds	r7, #56	; 0x38
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}
 800c6cc:	0801e29c 	.word	0x0801e29c
 800c6d0:	0801e3d4 	.word	0x0801e3d4
 800c6d4:	0801e2f4 	.word	0x0801e2f4
 800c6d8:	08021d24 	.word	0x08021d24
 800c6dc:	0800dbd1 	.word	0x0800dbd1

0800c6e0 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b088      	sub	sp, #32
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	60f8      	str	r0, [r7, #12]
 800c6e8:	60b9      	str	r1, [r7, #8]
 800c6ea:	4613      	mov	r3, r2
 800c6ec:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d109      	bne.n	800c70c <netconn_recv_data+0x2c>
 800c6f8:	4b58      	ldr	r3, [pc, #352]	; (800c85c <netconn_recv_data+0x17c>)
 800c6fa:	f44f 7212 	mov.w	r2, #584	; 0x248
 800c6fe:	4958      	ldr	r1, [pc, #352]	; (800c860 <netconn_recv_data+0x180>)
 800c700:	4858      	ldr	r0, [pc, #352]	; (800c864 <netconn_recv_data+0x184>)
 800c702:	f00f fadb 	bl	801bcbc <iprintf>
 800c706:	f06f 030f 	mvn.w	r3, #15
 800c70a:	e0a2      	b.n	800c852 <netconn_recv_data+0x172>
  *new_buf = NULL;
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	2200      	movs	r2, #0
 800c710:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d109      	bne.n	800c72c <netconn_recv_data+0x4c>
 800c718:	4b50      	ldr	r3, [pc, #320]	; (800c85c <netconn_recv_data+0x17c>)
 800c71a:	f240 224a 	movw	r2, #586	; 0x24a
 800c71e:	4952      	ldr	r1, [pc, #328]	; (800c868 <netconn_recv_data+0x188>)
 800c720:	4850      	ldr	r0, [pc, #320]	; (800c864 <netconn_recv_data+0x184>)
 800c722:	f00f facb 	bl	801bcbc <iprintf>
 800c726:	f06f 030f 	mvn.w	r3, #15
 800c72a:	e092      	b.n	800c852 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	3310      	adds	r3, #16
 800c730:	4618      	mov	r0, r3
 800c732:	f00e fd00 	bl	801b136 <sys_mbox_valid>
 800c736:	4603      	mov	r3, r0
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d10e      	bne.n	800c75a <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800c73c:	68f8      	ldr	r0, [r7, #12]
 800c73e:	f000 fb01 	bl	800cd44 <netconn_err>
 800c742:	4603      	mov	r3, r0
 800c744:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800c746:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d002      	beq.n	800c754 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800c74e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800c752:	e07e      	b.n	800c852 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800c754:	f06f 030a 	mvn.w	r3, #10
 800c758:	e07b      	b.n	800c852 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	7f1b      	ldrb	r3, [r3, #28]
 800c75e:	f003 0302 	and.w	r3, r3, #2
 800c762:	2b00      	cmp	r3, #0
 800c764:	d10f      	bne.n	800c786 <netconn_recv_data+0xa6>
 800c766:	79fb      	ldrb	r3, [r7, #7]
 800c768:	f003 0304 	and.w	r3, r3, #4
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d10a      	bne.n	800c786 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	7f1b      	ldrb	r3, [r3, #28]
 800c774:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d104      	bne.n	800c786 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d023      	beq.n	800c7ce <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	3310      	adds	r3, #16
 800c78a:	f107 0218 	add.w	r2, r7, #24
 800c78e:	4611      	mov	r1, r2
 800c790:	4618      	mov	r0, r3
 800c792:	f00e fcb4 	bl	801b0fe <sys_arch_mbox_tryfetch>
 800c796:	4603      	mov	r3, r0
 800c798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c79c:	d11f      	bne.n	800c7de <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800c79e:	68f8      	ldr	r0, [r7, #12]
 800c7a0:	f000 fad0 	bl	800cd44 <netconn_err>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800c7a8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d002      	beq.n	800c7b6 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800c7b0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800c7b4:	e04d      	b.n	800c852 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	7f1b      	ldrb	r3, [r3, #28]
 800c7ba:	f003 0301 	and.w	r3, r3, #1
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d002      	beq.n	800c7c8 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800c7c2:	f06f 030a 	mvn.w	r3, #10
 800c7c6:	e044      	b.n	800c852 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800c7c8:	f06f 0306 	mvn.w	r3, #6
 800c7cc:	e041      	b.n	800c852 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	3310      	adds	r3, #16
 800c7d2:	f107 0118 	add.w	r1, r7, #24
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f00e fc51 	bl	801b080 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	781b      	ldrb	r3, [r3, #0]
 800c7e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c7e6:	2b10      	cmp	r3, #16
 800c7e8:	d117      	bne.n	800c81a <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800c7ea:	69bb      	ldr	r3, [r7, #24]
 800c7ec:	f107 0217 	add.w	r2, r7, #23
 800c7f0:	4611      	mov	r1, r2
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f000 faf8 	bl	800cde8 <lwip_netconn_is_err_msg>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d009      	beq.n	800c812 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800c7fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c802:	f113 0f0f 	cmn.w	r3, #15
 800c806:	d101      	bne.n	800c80c <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800c808:	2300      	movs	r3, #0
 800c80a:	e022      	b.n	800c852 <netconn_recv_data+0x172>
      }
      return err;
 800c80c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c810:	e01f      	b.n	800c852 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800c812:	69bb      	ldr	r3, [r7, #24]
 800c814:	891b      	ldrh	r3, [r3, #8]
 800c816:	83fb      	strh	r3, [r7, #30]
 800c818:	e00d      	b.n	800c836 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800c81a:	69bb      	ldr	r3, [r7, #24]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d106      	bne.n	800c82e <netconn_recv_data+0x14e>
 800c820:	4b0e      	ldr	r3, [pc, #56]	; (800c85c <netconn_recv_data+0x17c>)
 800c822:	f240 2291 	movw	r2, #657	; 0x291
 800c826:	4911      	ldr	r1, [pc, #68]	; (800c86c <netconn_recv_data+0x18c>)
 800c828:	480e      	ldr	r0, [pc, #56]	; (800c864 <netconn_recv_data+0x184>)
 800c82a:	f00f fa47 	bl	801bcbc <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800c82e:	69bb      	ldr	r3, [r7, #24]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	891b      	ldrh	r3, [r3, #8]
 800c834:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d005      	beq.n	800c84a <netconn_recv_data+0x16a>
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c842:	8bfa      	ldrh	r2, [r7, #30]
 800c844:	2101      	movs	r1, #1
 800c846:	68f8      	ldr	r0, [r7, #12]
 800c848:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800c84a:	69ba      	ldr	r2, [r7, #24]
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800c850:	2300      	movs	r3, #0
}
 800c852:	4618      	mov	r0, r3
 800c854:	3720      	adds	r7, #32
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}
 800c85a:	bf00      	nop
 800c85c:	0801e29c 	.word	0x0801e29c
 800c860:	0801e4b4 	.word	0x0801e4b4
 800c864:	0801e2f4 	.word	0x0801e2f4
 800c868:	0801e4d4 	.word	0x0801e4d4
 800c86c:	0801e4f0 	.word	0x0801e4f0

0800c870 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b084      	sub	sp, #16
 800c874:	af00      	add	r7, sp, #0
 800c876:	60f8      	str	r0, [r7, #12]
 800c878:	60b9      	str	r1, [r7, #8]
 800c87a:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d005      	beq.n	800c88e <netconn_tcp_recvd_msg+0x1e>
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	781b      	ldrb	r3, [r3, #0]
 800c886:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c88a:	2b10      	cmp	r3, #16
 800c88c:	d009      	beq.n	800c8a2 <netconn_tcp_recvd_msg+0x32>
 800c88e:	4b0c      	ldr	r3, [pc, #48]	; (800c8c0 <netconn_tcp_recvd_msg+0x50>)
 800c890:	f240 22a7 	movw	r2, #679	; 0x2a7
 800c894:	490b      	ldr	r1, [pc, #44]	; (800c8c4 <netconn_tcp_recvd_msg+0x54>)
 800c896:	480c      	ldr	r0, [pc, #48]	; (800c8c8 <netconn_tcp_recvd_msg+0x58>)
 800c898:	f00f fa10 	bl	801bcbc <iprintf>
 800c89c:	f06f 030f 	mvn.w	r3, #15
 800c8a0:	e00a      	b.n	800c8b8 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	68fa      	ldr	r2, [r7, #12]
 800c8a6:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	68ba      	ldr	r2, [r7, #8]
 800c8ac:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800c8ae:	6879      	ldr	r1, [r7, #4]
 800c8b0:	4806      	ldr	r0, [pc, #24]	; (800c8cc <netconn_tcp_recvd_msg+0x5c>)
 800c8b2:	f7ff fdb3 	bl	800c41c <netconn_apimsg>
 800c8b6:	4603      	mov	r3, r0
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3710      	adds	r7, #16
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}
 800c8c0:	0801e29c 	.word	0x0801e29c
 800c8c4:	0801e4fc 	.word	0x0801e4fc
 800c8c8:	0801e2f4 	.word	0x0801e2f4
 800c8cc:	0800dcdf 	.word	0x0800dcdf

0800c8d0 <netconn_tcp_recvd>:

err_t
netconn_tcp_recvd(struct netconn *conn, size_t len)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b08c      	sub	sp, #48	; 0x30
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
 800c8d8:	6039      	str	r1, [r7, #0]
  err_t err;
  API_MSG_VAR_DECLARE(msg);
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d005      	beq.n	800c8ec <netconn_tcp_recvd+0x1c>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	781b      	ldrb	r3, [r3, #0]
 800c8e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c8e8:	2b10      	cmp	r3, #16
 800c8ea:	d009      	beq.n	800c900 <netconn_tcp_recvd+0x30>
 800c8ec:	4b0c      	ldr	r3, [pc, #48]	; (800c920 <netconn_tcp_recvd+0x50>)
 800c8ee:	f240 22b5 	movw	r2, #693	; 0x2b5
 800c8f2:	490c      	ldr	r1, [pc, #48]	; (800c924 <netconn_tcp_recvd+0x54>)
 800c8f4:	480c      	ldr	r0, [pc, #48]	; (800c928 <netconn_tcp_recvd+0x58>)
 800c8f6:	f00f f9e1 	bl	801bcbc <iprintf>
 800c8fa:	f06f 030f 	mvn.w	r3, #15
 800c8fe:	e00b      	b.n	800c918 <netconn_tcp_recvd+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  API_MSG_VAR_ALLOC(msg);
  err = netconn_tcp_recvd_msg(conn, len, &API_VAR_REF(msg));
 800c900:	f107 030c 	add.w	r3, r7, #12
 800c904:	461a      	mov	r2, r3
 800c906:	6839      	ldr	r1, [r7, #0]
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f7ff ffb1 	bl	800c870 <netconn_tcp_recvd_msg>
 800c90e:	4603      	mov	r3, r0
 800c910:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);
  return err;
 800c914:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800c918:	4618      	mov	r0, r3
 800c91a:	3730      	adds	r7, #48	; 0x30
 800c91c:	46bd      	mov	sp, r7
 800c91e:	bd80      	pop	{r7, pc}
 800c920:	0801e29c 	.word	0x0801e29c
 800c924:	0801e4fc 	.word	0x0801e4fc
 800c928:	0801e2f4 	.word	0x0801e2f4

0800c92c <netconn_recv_data_tcp>:

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b090      	sub	sp, #64	; 0x40
 800c930:	af00      	add	r7, sp, #0
 800c932:	60f8      	str	r0, [r7, #12]
 800c934:	60b9      	str	r1, [r7, #8]
 800c936:	4613      	mov	r3, r2
 800c938:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	3310      	adds	r3, #16
 800c93e:	4618      	mov	r0, r3
 800c940:	f00e fbf9 	bl	801b136 <sys_mbox_valid>
 800c944:	4603      	mov	r3, r0
 800c946:	2b00      	cmp	r3, #0
 800c948:	d102      	bne.n	800c950 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800c94a:	f06f 030a 	mvn.w	r3, #10
 800c94e:	e06d      	b.n	800ca2c <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	7f1b      	ldrb	r3, [r3, #28]
 800c954:	b25b      	sxtb	r3, r3
 800c956:	2b00      	cmp	r3, #0
 800c958:	da07      	bge.n	800c96a <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	7f1b      	ldrb	r3, [r3, #28]
 800c95e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c962:	b2da      	uxtb	r2, r3
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800c968:	e039      	b.n	800c9de <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800c96a:	79fb      	ldrb	r3, [r7, #7]
 800c96c:	461a      	mov	r2, r3
 800c96e:	68b9      	ldr	r1, [r7, #8]
 800c970:	68f8      	ldr	r0, [r7, #12]
 800c972:	f7ff feb5 	bl	800c6e0 <netconn_recv_data>
 800c976:	4603      	mov	r3, r0
 800c978:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800c97c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c980:	2b00      	cmp	r3, #0
 800c982:	d002      	beq.n	800c98a <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800c984:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c988:	e050      	b.n	800ca2c <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800c990:	79fb      	ldrb	r3, [r7, #7]
 800c992:	f003 0308 	and.w	r3, r3, #8
 800c996:	2b00      	cmp	r3, #0
 800c998:	d10e      	bne.n	800c9b8 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800c99a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d002      	beq.n	800c9a6 <netconn_recv_data_tcp+0x7a>
 800c9a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9a2:	891b      	ldrh	r3, [r3, #8]
 800c9a4:	e000      	b.n	800c9a8 <netconn_recv_data_tcp+0x7c>
 800c9a6:	2301      	movs	r3, #1
 800c9a8:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800c9aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c9ac:	f107 0214 	add.w	r2, r7, #20
 800c9b0:	4619      	mov	r1, r3
 800c9b2:	68f8      	ldr	r0, [r7, #12]
 800c9b4:	f7ff ff5c 	bl	800c870 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800c9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d134      	bne.n	800ca28 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800c9be:	79fb      	ldrb	r3, [r7, #7]
 800c9c0:	f003 0310 	and.w	r3, r3, #16
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d009      	beq.n	800c9dc <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	7f1b      	ldrb	r3, [r3, #28]
 800c9cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c9d0:	b2da      	uxtb	r2, r3
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800c9d6:	f06f 0306 	mvn.w	r3, #6
 800c9da:	e027      	b.n	800ca2c <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800c9dc:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d005      	beq.n	800c9f2 <netconn_recv_data_tcp+0xc6>
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	2101      	movs	r1, #1
 800c9ee:	68f8      	ldr	r0, [r7, #12]
 800c9f0:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	685b      	ldr	r3, [r3, #4]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d10f      	bne.n	800ca1a <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800c9fa:	68f8      	ldr	r0, [r7, #12]
 800c9fc:	f000 f9a2 	bl	800cd44 <netconn_err>
 800ca00:	4603      	mov	r3, r0
 800ca02:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800ca06:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d002      	beq.n	800ca14 <netconn_recv_data_tcp+0xe8>
          return err;
 800ca0e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ca12:	e00b      	b.n	800ca2c <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800ca14:	f06f 030d 	mvn.w	r3, #13
 800ca18:	e008      	b.n	800ca2c <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800ca1a:	2101      	movs	r1, #1
 800ca1c:	68f8      	ldr	r0, [r7, #12]
 800ca1e:	f000 f961 	bl	800cce4 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800ca22:	f06f 030e 	mvn.w	r3, #14
 800ca26:	e001      	b.n	800ca2c <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800ca28:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	3740      	adds	r7, #64	; 0x40
 800ca30:	46bd      	mov	sp, r7
 800ca32:	bd80      	pop	{r7, pc}

0800ca34 <netconn_recv_tcp_pbuf_flags>:
 *                memory error or another error, @see netconn_recv_data)
 *         ERR_ARG if conn is not a TCP netconn
 */
err_t
netconn_recv_tcp_pbuf_flags(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b084      	sub	sp, #16
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	60f8      	str	r0, [r7, #12]
 800ca3c:	60b9      	str	r1, [r7, #8]
 800ca3e:	4613      	mov	r3, r2
 800ca40:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d005      	beq.n	800ca54 <netconn_recv_tcp_pbuf_flags+0x20>
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	781b      	ldrb	r3, [r3, #0]
 800ca4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ca50:	2b10      	cmp	r3, #16
 800ca52:	d009      	beq.n	800ca68 <netconn_recv_tcp_pbuf_flags+0x34>
 800ca54:	4b0a      	ldr	r3, [pc, #40]	; (800ca80 <netconn_recv_tcp_pbuf_flags+0x4c>)
 800ca56:	f240 3225 	movw	r2, #805	; 0x325
 800ca5a:	490a      	ldr	r1, [pc, #40]	; (800ca84 <netconn_recv_tcp_pbuf_flags+0x50>)
 800ca5c:	480a      	ldr	r0, [pc, #40]	; (800ca88 <netconn_recv_tcp_pbuf_flags+0x54>)
 800ca5e:	f00f f92d 	bl	801bcbc <iprintf>
 800ca62:	f06f 030f 	mvn.w	r3, #15
 800ca66:	e006      	b.n	800ca76 <netconn_recv_tcp_pbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data_tcp(conn, new_buf, apiflags);
 800ca68:	79fb      	ldrb	r3, [r7, #7]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	68b9      	ldr	r1, [r7, #8]
 800ca6e:	68f8      	ldr	r0, [r7, #12]
 800ca70:	f7ff ff5c 	bl	800c92c <netconn_recv_data_tcp>
 800ca74:	4603      	mov	r3, r0
}
 800ca76:	4618      	mov	r0, r3
 800ca78:	3710      	adds	r7, #16
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}
 800ca7e:	bf00      	nop
 800ca80:	0801e29c 	.word	0x0801e29c
 800ca84:	0801e4fc 	.word	0x0801e4fc
 800ca88:	0801e2f4 	.word	0x0801e2f4

0800ca8c <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b084      	sub	sp, #16
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	60b9      	str	r1, [r7, #8]
 800ca96:	4613      	mov	r3, r2
 800ca98:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d005      	beq.n	800caac <netconn_recv_udp_raw_netbuf_flags+0x20>
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	781b      	ldrb	r3, [r3, #0]
 800caa4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800caa8:	2b10      	cmp	r3, #16
 800caaa:	d109      	bne.n	800cac0 <netconn_recv_udp_raw_netbuf_flags+0x34>
 800caac:	4b0a      	ldr	r3, [pc, #40]	; (800cad8 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 800caae:	f44f 7253 	mov.w	r2, #844	; 0x34c
 800cab2:	490a      	ldr	r1, [pc, #40]	; (800cadc <netconn_recv_udp_raw_netbuf_flags+0x50>)
 800cab4:	480a      	ldr	r0, [pc, #40]	; (800cae0 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 800cab6:	f00f f901 	bl	801bcbc <iprintf>
 800caba:	f06f 030f 	mvn.w	r3, #15
 800cabe:	e006      	b.n	800cace <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 800cac0:	79fb      	ldrb	r3, [r7, #7]
 800cac2:	461a      	mov	r2, r3
 800cac4:	68b9      	ldr	r1, [r7, #8]
 800cac6:	68f8      	ldr	r0, [r7, #12]
 800cac8:	f7ff fe0a 	bl	800c6e0 <netconn_recv_data>
 800cacc:	4603      	mov	r3, r0
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3710      	adds	r7, #16
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}
 800cad6:	bf00      	nop
 800cad8:	0801e29c 	.word	0x0801e29c
 800cadc:	0801e520 	.word	0x0801e520
 800cae0:	0801e2f4 	.word	0x0801e2f4

0800cae4 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b08c      	sub	sp, #48	; 0x30
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
 800caec:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d109      	bne.n	800cb08 <netconn_send+0x24>
 800caf4:	4b0e      	ldr	r3, [pc, #56]	; (800cb30 <netconn_send+0x4c>)
 800caf6:	f240 32b2 	movw	r2, #946	; 0x3b2
 800cafa:	490e      	ldr	r1, [pc, #56]	; (800cb34 <netconn_send+0x50>)
 800cafc:	480e      	ldr	r0, [pc, #56]	; (800cb38 <netconn_send+0x54>)
 800cafe:	f00f f8dd 	bl	801bcbc <iprintf>
 800cb02:	f06f 030f 	mvn.w	r3, #15
 800cb06:	e00e      	b.n	800cb26 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800cb10:	f107 030c 	add.w	r3, r7, #12
 800cb14:	4619      	mov	r1, r3
 800cb16:	4809      	ldr	r0, [pc, #36]	; (800cb3c <netconn_send+0x58>)
 800cb18:	f7ff fc80 	bl	800c41c <netconn_apimsg>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cb22:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3730      	adds	r7, #48	; 0x30
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}
 800cb2e:	bf00      	nop
 800cb30:	0801e29c 	.word	0x0801e29c
 800cb34:	0801e558 	.word	0x0801e558
 800cb38:	0801e2f4 	.word	0x0801e2f4
 800cb3c:	0800dc45 	.word	0x0800dc45

0800cb40 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b088      	sub	sp, #32
 800cb44:	af02      	add	r7, sp, #8
 800cb46:	60f8      	str	r0, [r7, #12]
 800cb48:	60b9      	str	r1, [r7, #8]
 800cb4a:	607a      	str	r2, [r7, #4]
 800cb4c:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800cb4e:	68bb      	ldr	r3, [r7, #8]
 800cb50:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800cb56:	78fa      	ldrb	r2, [r7, #3]
 800cb58:	f107 0110 	add.w	r1, r7, #16
 800cb5c:	6a3b      	ldr	r3, [r7, #32]
 800cb5e:	9300      	str	r3, [sp, #0]
 800cb60:	4613      	mov	r3, r2
 800cb62:	2201      	movs	r2, #1
 800cb64:	68f8      	ldr	r0, [r7, #12]
 800cb66:	f000 f805 	bl	800cb74 <netconn_write_vectors_partly>
 800cb6a:	4603      	mov	r3, r0
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	3718      	adds	r7, #24
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}

0800cb74 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b092      	sub	sp, #72	; 0x48
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	60f8      	str	r0, [r7, #12]
 800cb7c:	60b9      	str	r1, [r7, #8]
 800cb7e:	4611      	mov	r1, r2
 800cb80:	461a      	mov	r2, r3
 800cb82:	460b      	mov	r3, r1
 800cb84:	80fb      	strh	r3, [r7, #6]
 800cb86:	4613      	mov	r3, r2
 800cb88:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d109      	bne.n	800cba4 <netconn_write_vectors_partly+0x30>
 800cb90:	4b4e      	ldr	r3, [pc, #312]	; (800cccc <netconn_write_vectors_partly+0x158>)
 800cb92:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800cb96:	494e      	ldr	r1, [pc, #312]	; (800ccd0 <netconn_write_vectors_partly+0x15c>)
 800cb98:	484e      	ldr	r0, [pc, #312]	; (800ccd4 <netconn_write_vectors_partly+0x160>)
 800cb9a:	f00f f88f 	bl	801bcbc <iprintf>
 800cb9e:	f06f 030f 	mvn.w	r3, #15
 800cba2:	e08e      	b.n	800ccc2 <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cbac:	2b10      	cmp	r3, #16
 800cbae:	d009      	beq.n	800cbc4 <netconn_write_vectors_partly+0x50>
 800cbb0:	4b46      	ldr	r3, [pc, #280]	; (800cccc <netconn_write_vectors_partly+0x158>)
 800cbb2:	f240 32ef 	movw	r2, #1007	; 0x3ef
 800cbb6:	4948      	ldr	r1, [pc, #288]	; (800ccd8 <netconn_write_vectors_partly+0x164>)
 800cbb8:	4846      	ldr	r0, [pc, #280]	; (800ccd4 <netconn_write_vectors_partly+0x160>)
 800cbba:	f00f f87f 	bl	801bcbc <iprintf>
 800cbbe:	f06f 0305 	mvn.w	r3, #5
 800cbc2:	e07e      	b.n	800ccc2 <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	7f1b      	ldrb	r3, [r3, #28]
 800cbc8:	f003 0302 	and.w	r3, r3, #2
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d104      	bne.n	800cbda <netconn_write_vectors_partly+0x66>
 800cbd0:	797b      	ldrb	r3, [r7, #5]
 800cbd2:	f003 0304 	and.w	r3, r3, #4
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d001      	beq.n	800cbde <netconn_write_vectors_partly+0x6a>
 800cbda:	2301      	movs	r3, #1
 800cbdc:	e000      	b.n	800cbe0 <netconn_write_vectors_partly+0x6c>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800cbe4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d005      	beq.n	800cbf8 <netconn_write_vectors_partly+0x84>
 800cbec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d102      	bne.n	800cbf8 <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800cbf2:	f06f 0305 	mvn.w	r3, #5
 800cbf6:	e064      	b.n	800ccc2 <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	647b      	str	r3, [r7, #68]	; 0x44
  for (i = 0; i < vectorcnt; i++) {
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	643b      	str	r3, [r7, #64]	; 0x40
 800cc00:	e015      	b.n	800cc2e <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 800cc02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc04:	00db      	lsls	r3, r3, #3
 800cc06:	68ba      	ldr	r2, [r7, #8]
 800cc08:	4413      	add	r3, r2
 800cc0a:	685b      	ldr	r3, [r3, #4]
 800cc0c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cc0e:	4413      	add	r3, r2
 800cc10:	647b      	str	r3, [r7, #68]	; 0x44
    if (size < vectors[i].len) {
 800cc12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc14:	00db      	lsls	r3, r3, #3
 800cc16:	68ba      	ldr	r2, [r7, #8]
 800cc18:	4413      	add	r3, r2
 800cc1a:	685b      	ldr	r3, [r3, #4]
 800cc1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cc1e:	429a      	cmp	r2, r3
 800cc20:	d202      	bcs.n	800cc28 <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 800cc22:	f06f 0305 	mvn.w	r3, #5
 800cc26:	e04c      	b.n	800ccc2 <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 800cc28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cc2a:	3301      	adds	r3, #1
 800cc2c:	643b      	str	r3, [r7, #64]	; 0x40
 800cc2e:	88fb      	ldrh	r3, [r7, #6]
 800cc30:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cc32:	429a      	cmp	r2, r3
 800cc34:	dbe5      	blt.n	800cc02 <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 800cc36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d101      	bne.n	800cc40 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	e040      	b.n	800ccc2 <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 800cc40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	da0a      	bge.n	800cc5c <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800cc46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d102      	bne.n	800cc52 <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 800cc4c:	f06f 0305 	mvn.w	r3, #5
 800cc50:	e037      	b.n	800ccc2 <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800cc52:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cc56:	63bb      	str	r3, [r7, #56]	; 0x38
    size = (size_t)limited;
 800cc58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc5a:	647b      	str	r3, [r7, #68]	; 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800cc64:	88fb      	ldrh	r3, [r7, #6]
 800cc66:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800cc68:	2300      	movs	r3, #0
 800cc6a:	627b      	str	r3, [r7, #36]	; 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800cc6c:	797b      	ldrb	r3, [r7, #5]
 800cc6e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800cc72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc74:	62bb      	str	r3, [r7, #40]	; 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800cc76:	2300      	movs	r3, #0
 800cc78:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800cc7a:	f107 0314 	add.w	r3, r7, #20
 800cc7e:	4619      	mov	r1, r3
 800cc80:	4816      	ldr	r0, [pc, #88]	; (800ccdc <netconn_write_vectors_partly+0x168>)
 800cc82:	f7ff fbcb 	bl	800c41c <netconn_apimsg>
 800cc86:	4603      	mov	r3, r0
 800cc88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (err == ERR_OK) {
 800cc8c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d114      	bne.n	800ccbe <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 800cc94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d002      	beq.n	800cca0 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800cc9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cc9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc9e:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800cca0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d10a      	bne.n	800ccbe <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800cca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccaa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ccac:	429a      	cmp	r2, r3
 800ccae:	d006      	beq.n	800ccbe <netconn_write_vectors_partly+0x14a>
 800ccb0:	4b06      	ldr	r3, [pc, #24]	; (800cccc <netconn_write_vectors_partly+0x158>)
 800ccb2:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800ccb6:	490a      	ldr	r1, [pc, #40]	; (800cce0 <netconn_write_vectors_partly+0x16c>)
 800ccb8:	4806      	ldr	r0, [pc, #24]	; (800ccd4 <netconn_write_vectors_partly+0x160>)
 800ccba:	f00e ffff 	bl	801bcbc <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800ccbe:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3748      	adds	r7, #72	; 0x48
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}
 800ccca:	bf00      	nop
 800cccc:	0801e29c 	.word	0x0801e29c
 800ccd0:	0801e574 	.word	0x0801e574
 800ccd4:	0801e2f4 	.word	0x0801e2f4
 800ccd8:	0801e590 	.word	0x0801e590
 800ccdc:	0800e0e1 	.word	0x0800e0e1
 800cce0:	0801e5b4 	.word	0x0801e5b4

0800cce4 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b08c      	sub	sp, #48	; 0x30
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
 800ccec:	460b      	mov	r3, r1
 800ccee:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d109      	bne.n	800cd0a <netconn_close_shutdown+0x26>
 800ccf6:	4b0f      	ldr	r3, [pc, #60]	; (800cd34 <netconn_close_shutdown+0x50>)
 800ccf8:	f240 4247 	movw	r2, #1095	; 0x447
 800ccfc:	490e      	ldr	r1, [pc, #56]	; (800cd38 <netconn_close_shutdown+0x54>)
 800ccfe:	480f      	ldr	r0, [pc, #60]	; (800cd3c <netconn_close_shutdown+0x58>)
 800cd00:	f00e ffdc 	bl	801bcbc <iprintf>
 800cd04:	f06f 030f 	mvn.w	r3, #15
 800cd08:	e010      	b.n	800cd2c <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800cd0e:	78fb      	ldrb	r3, [r7, #3]
 800cd10:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800cd12:	2329      	movs	r3, #41	; 0x29
 800cd14:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800cd16:	f107 030c 	add.w	r3, r7, #12
 800cd1a:	4619      	mov	r1, r3
 800cd1c:	4808      	ldr	r0, [pc, #32]	; (800cd40 <netconn_close_shutdown+0x5c>)
 800cd1e:	f7ff fb7d 	bl	800c41c <netconn_apimsg>
 800cd22:	4603      	mov	r3, r0
 800cd24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cd28:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	3730      	adds	r7, #48	; 0x30
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}
 800cd34:	0801e29c 	.word	0x0801e29c
 800cd38:	0801e5d8 	.word	0x0801e5d8
 800cd3c:	0801e2f4 	.word	0x0801e2f4
 800cd40:	0800e305 	.word	0x0800e305

0800cd44 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b084      	sub	sp, #16
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d101      	bne.n	800cd56 <netconn_err+0x12>
    return ERR_OK;
 800cd52:	2300      	movs	r3, #0
 800cd54:	e00d      	b.n	800cd72 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800cd56:	f00e fb09 	bl	801b36c <sys_arch_protect>
 800cd5a:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	7a1b      	ldrb	r3, [r3, #8]
 800cd60:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2200      	movs	r2, #0
 800cd66:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800cd68:	68f8      	ldr	r0, [r7, #12]
 800cd6a:	f00e fb0d 	bl	801b388 <sys_arch_unprotect>
  return err;
 800cd6e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3710      	adds	r7, #16
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}
	...

0800cd7c <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b082      	sub	sp, #8
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	4603      	mov	r3, r0
 800cd84:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800cd86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cd8a:	f113 0f0d 	cmn.w	r3, #13
 800cd8e:	d009      	beq.n	800cda4 <lwip_netconn_err_to_msg+0x28>
 800cd90:	f113 0f0d 	cmn.w	r3, #13
 800cd94:	dc0c      	bgt.n	800cdb0 <lwip_netconn_err_to_msg+0x34>
 800cd96:	f113 0f0f 	cmn.w	r3, #15
 800cd9a:	d007      	beq.n	800cdac <lwip_netconn_err_to_msg+0x30>
 800cd9c:	f113 0f0e 	cmn.w	r3, #14
 800cda0:	d002      	beq.n	800cda8 <lwip_netconn_err_to_msg+0x2c>
 800cda2:	e005      	b.n	800cdb0 <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800cda4:	4b0a      	ldr	r3, [pc, #40]	; (800cdd0 <lwip_netconn_err_to_msg+0x54>)
 800cda6:	e00e      	b.n	800cdc6 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800cda8:	4b0a      	ldr	r3, [pc, #40]	; (800cdd4 <lwip_netconn_err_to_msg+0x58>)
 800cdaa:	e00c      	b.n	800cdc6 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800cdac:	4b0a      	ldr	r3, [pc, #40]	; (800cdd8 <lwip_netconn_err_to_msg+0x5c>)
 800cdae:	e00a      	b.n	800cdc6 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800cdb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d005      	beq.n	800cdc4 <lwip_netconn_err_to_msg+0x48>
 800cdb8:	4b08      	ldr	r3, [pc, #32]	; (800cddc <lwip_netconn_err_to_msg+0x60>)
 800cdba:	227d      	movs	r2, #125	; 0x7d
 800cdbc:	4908      	ldr	r1, [pc, #32]	; (800cde0 <lwip_netconn_err_to_msg+0x64>)
 800cdbe:	4809      	ldr	r0, [pc, #36]	; (800cde4 <lwip_netconn_err_to_msg+0x68>)
 800cdc0:	f00e ff7c 	bl	801bcbc <iprintf>
      return NULL;
 800cdc4:	2300      	movs	r3, #0
  }
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3708      	adds	r7, #8
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	08021bcc 	.word	0x08021bcc
 800cdd4:	08021bcd 	.word	0x08021bcd
 800cdd8:	08021bce 	.word	0x08021bce
 800cddc:	0801e5f4 	.word	0x0801e5f4
 800cde0:	0801e628 	.word	0x0801e628
 800cde4:	0801e638 	.word	0x0801e638

0800cde8 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b082      	sub	sp, #8
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
 800cdf0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d105      	bne.n	800ce04 <lwip_netconn_is_err_msg+0x1c>
 800cdf8:	4b12      	ldr	r3, [pc, #72]	; (800ce44 <lwip_netconn_is_err_msg+0x5c>)
 800cdfa:	2285      	movs	r2, #133	; 0x85
 800cdfc:	4912      	ldr	r1, [pc, #72]	; (800ce48 <lwip_netconn_is_err_msg+0x60>)
 800cdfe:	4813      	ldr	r0, [pc, #76]	; (800ce4c <lwip_netconn_is_err_msg+0x64>)
 800ce00:	f00e ff5c 	bl	801bcbc <iprintf>

  if (msg == &netconn_aborted) {
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	4a12      	ldr	r2, [pc, #72]	; (800ce50 <lwip_netconn_is_err_msg+0x68>)
 800ce08:	4293      	cmp	r3, r2
 800ce0a:	d104      	bne.n	800ce16 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	22f3      	movs	r2, #243	; 0xf3
 800ce10:	701a      	strb	r2, [r3, #0]
    return 1;
 800ce12:	2301      	movs	r3, #1
 800ce14:	e012      	b.n	800ce3c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	4a0e      	ldr	r2, [pc, #56]	; (800ce54 <lwip_netconn_is_err_msg+0x6c>)
 800ce1a:	4293      	cmp	r3, r2
 800ce1c:	d104      	bne.n	800ce28 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	22f2      	movs	r2, #242	; 0xf2
 800ce22:	701a      	strb	r2, [r3, #0]
    return 1;
 800ce24:	2301      	movs	r3, #1
 800ce26:	e009      	b.n	800ce3c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	4a0b      	ldr	r2, [pc, #44]	; (800ce58 <lwip_netconn_is_err_msg+0x70>)
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d104      	bne.n	800ce3a <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	22f1      	movs	r2, #241	; 0xf1
 800ce34:	701a      	strb	r2, [r3, #0]
    return 1;
 800ce36:	2301      	movs	r3, #1
 800ce38:	e000      	b.n	800ce3c <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800ce3a:	2300      	movs	r3, #0
}
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	3708      	adds	r7, #8
 800ce40:	46bd      	mov	sp, r7
 800ce42:	bd80      	pop	{r7, pc}
 800ce44:	0801e5f4 	.word	0x0801e5f4
 800ce48:	0801e660 	.word	0x0801e660
 800ce4c:	0801e638 	.word	0x0801e638
 800ce50:	08021bcc 	.word	0x08021bcc
 800ce54:	08021bcd 	.word	0x08021bcd
 800ce58:	08021bce 	.word	0x08021bce

0800ce5c <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b088      	sub	sp, #32
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	60f8      	str	r0, [r7, #12]
 800ce64:	60b9      	str	r1, [r7, #8]
 800ce66:	607a      	str	r2, [r7, #4]
 800ce68:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d105      	bne.n	800ce7c <recv_udp+0x20>
 800ce70:	4b34      	ldr	r3, [pc, #208]	; (800cf44 <recv_udp+0xe8>)
 800ce72:	22e5      	movs	r2, #229	; 0xe5
 800ce74:	4934      	ldr	r1, [pc, #208]	; (800cf48 <recv_udp+0xec>)
 800ce76:	4835      	ldr	r0, [pc, #212]	; (800cf4c <recv_udp+0xf0>)
 800ce78:	f00e ff20 	bl	801bcbc <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d105      	bne.n	800ce8e <recv_udp+0x32>
 800ce82:	4b30      	ldr	r3, [pc, #192]	; (800cf44 <recv_udp+0xe8>)
 800ce84:	22e6      	movs	r2, #230	; 0xe6
 800ce86:	4932      	ldr	r1, [pc, #200]	; (800cf50 <recv_udp+0xf4>)
 800ce88:	4830      	ldr	r0, [pc, #192]	; (800cf4c <recv_udp+0xf0>)
 800ce8a:	f00e ff17 	bl	801bcbc <iprintf>
  conn = (struct netconn *)arg;
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800ce92:	69fb      	ldr	r3, [r7, #28]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d103      	bne.n	800cea0 <recv_udp+0x44>
    pbuf_free(p);
 800ce98:	6878      	ldr	r0, [r7, #4]
 800ce9a:	f004 fbdf 	bl	801165c <pbuf_free>
    return;
 800ce9e:	e04d      	b.n	800cf3c <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800cea0:	69fb      	ldr	r3, [r7, #28]
 800cea2:	685b      	ldr	r3, [r3, #4]
 800cea4:	68ba      	ldr	r2, [r7, #8]
 800cea6:	429a      	cmp	r2, r3
 800cea8:	d005      	beq.n	800ceb6 <recv_udp+0x5a>
 800ceaa:	4b26      	ldr	r3, [pc, #152]	; (800cf44 <recv_udp+0xe8>)
 800ceac:	22ee      	movs	r2, #238	; 0xee
 800ceae:	4929      	ldr	r1, [pc, #164]	; (800cf54 <recv_udp+0xf8>)
 800ceb0:	4826      	ldr	r0, [pc, #152]	; (800cf4c <recv_udp+0xf0>)
 800ceb2:	f00e ff03 	bl	801bcbc <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ceb6:	69fb      	ldr	r3, [r7, #28]
 800ceb8:	3310      	adds	r3, #16
 800ceba:	4618      	mov	r0, r3
 800cebc:	f00e f93b 	bl	801b136 <sys_mbox_valid>
 800cec0:	4603      	mov	r3, r0
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d103      	bne.n	800cece <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800cec6:	6878      	ldr	r0, [r7, #4]
 800cec8:	f004 fbc8 	bl	801165c <pbuf_free>
    return;
 800cecc:	e036      	b.n	800cf3c <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800cece:	2006      	movs	r0, #6
 800ced0:	f003 fc9c 	bl	801080c <memp_malloc>
 800ced4:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800ced6:	69bb      	ldr	r3, [r7, #24]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d103      	bne.n	800cee4 <recv_udp+0x88>
    pbuf_free(p);
 800cedc:	6878      	ldr	r0, [r7, #4]
 800cede:	f004 fbbd 	bl	801165c <pbuf_free>
    return;
 800cee2:	e02b      	b.n	800cf3c <recv_udp+0xe0>
  } else {
    buf->p = p;
 800cee4:	69bb      	ldr	r3, [r7, #24]
 800cee6:	687a      	ldr	r2, [r7, #4]
 800cee8:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800ceea:	69bb      	ldr	r3, [r7, #24]
 800ceec:	687a      	ldr	r2, [r7, #4]
 800ceee:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d002      	beq.n	800cefc <recv_udp+0xa0>
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	e000      	b.n	800cefe <recv_udp+0xa2>
 800cefc:	2300      	movs	r3, #0
 800cefe:	69ba      	ldr	r2, [r7, #24]
 800cf00:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800cf02:	69bb      	ldr	r3, [r7, #24]
 800cf04:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800cf06:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	891b      	ldrh	r3, [r3, #8]
 800cf0c:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800cf0e:	69fb      	ldr	r3, [r7, #28]
 800cf10:	3310      	adds	r3, #16
 800cf12:	69b9      	ldr	r1, [r7, #24]
 800cf14:	4618      	mov	r0, r3
 800cf16:	f00e f899 	bl	801b04c <sys_mbox_trypost>
 800cf1a:	4603      	mov	r3, r0
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d003      	beq.n	800cf28 <recv_udp+0xcc>
    netbuf_delete(buf);
 800cf20:	69b8      	ldr	r0, [r7, #24]
 800cf22:	f001 fa99 	bl	800e458 <netbuf_delete>
    return;
 800cf26:	e009      	b.n	800cf3c <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800cf28:	69fb      	ldr	r3, [r7, #28]
 800cf2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d005      	beq.n	800cf3c <recv_udp+0xe0>
 800cf30:	69fb      	ldr	r3, [r7, #28]
 800cf32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf34:	8afa      	ldrh	r2, [r7, #22]
 800cf36:	2100      	movs	r1, #0
 800cf38:	69f8      	ldr	r0, [r7, #28]
 800cf3a:	4798      	blx	r3
  }
}
 800cf3c:	3720      	adds	r7, #32
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}
 800cf42:	bf00      	nop
 800cf44:	0801e5f4 	.word	0x0801e5f4
 800cf48:	0801e66c 	.word	0x0801e66c
 800cf4c:	0801e638 	.word	0x0801e638
 800cf50:	0801e690 	.word	0x0801e690
 800cf54:	0801e6b0 	.word	0x0801e6b0

0800cf58 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b088      	sub	sp, #32
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	60f8      	str	r0, [r7, #12]
 800cf60:	60b9      	str	r1, [r7, #8]
 800cf62:	607a      	str	r2, [r7, #4]
 800cf64:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800cf66:	68bb      	ldr	r3, [r7, #8]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d106      	bne.n	800cf7a <recv_tcp+0x22>
 800cf6c:	4b36      	ldr	r3, [pc, #216]	; (800d048 <recv_tcp+0xf0>)
 800cf6e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800cf72:	4936      	ldr	r1, [pc, #216]	; (800d04c <recv_tcp+0xf4>)
 800cf74:	4836      	ldr	r0, [pc, #216]	; (800d050 <recv_tcp+0xf8>)
 800cf76:	f00e fea1 	bl	801bcbc <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d106      	bne.n	800cf8e <recv_tcp+0x36>
 800cf80:	4b31      	ldr	r3, [pc, #196]	; (800d048 <recv_tcp+0xf0>)
 800cf82:	f240 122d 	movw	r2, #301	; 0x12d
 800cf86:	4933      	ldr	r1, [pc, #204]	; (800d054 <recv_tcp+0xfc>)
 800cf88:	4831      	ldr	r0, [pc, #196]	; (800d050 <recv_tcp+0xf8>)
 800cf8a:	f00e fe97 	bl	801bcbc <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800cf8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d006      	beq.n	800cfa4 <recv_tcp+0x4c>
 800cf96:	4b2c      	ldr	r3, [pc, #176]	; (800d048 <recv_tcp+0xf0>)
 800cf98:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800cf9c:	492e      	ldr	r1, [pc, #184]	; (800d058 <recv_tcp+0x100>)
 800cf9e:	482c      	ldr	r0, [pc, #176]	; (800d050 <recv_tcp+0xf8>)
 800cfa0:	f00e fe8c 	bl	801bcbc <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800cfa8:	697b      	ldr	r3, [r7, #20]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d102      	bne.n	800cfb4 <recv_tcp+0x5c>
    return ERR_VAL;
 800cfae:	f06f 0305 	mvn.w	r3, #5
 800cfb2:	e045      	b.n	800d040 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800cfb4:	697b      	ldr	r3, [r7, #20]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	68ba      	ldr	r2, [r7, #8]
 800cfba:	429a      	cmp	r2, r3
 800cfbc:	d006      	beq.n	800cfcc <recv_tcp+0x74>
 800cfbe:	4b22      	ldr	r3, [pc, #136]	; (800d048 <recv_tcp+0xf0>)
 800cfc0:	f240 1235 	movw	r2, #309	; 0x135
 800cfc4:	4925      	ldr	r1, [pc, #148]	; (800d05c <recv_tcp+0x104>)
 800cfc6:	4822      	ldr	r0, [pc, #136]	; (800d050 <recv_tcp+0xf8>)
 800cfc8:	f00e fe78 	bl	801bcbc <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800cfcc:	697b      	ldr	r3, [r7, #20]
 800cfce:	3310      	adds	r3, #16
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	f00e f8b0 	bl	801b136 <sys_mbox_valid>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10d      	bne.n	800cff8 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d008      	beq.n	800cff4 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	891b      	ldrh	r3, [r3, #8]
 800cfe6:	4619      	mov	r1, r3
 800cfe8:	68b8      	ldr	r0, [r7, #8]
 800cfea:	f005 fa35 	bl	8012458 <tcp_recved>
      pbuf_free(p);
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f004 fb34 	bl	801165c <pbuf_free>
    }
    return ERR_OK;
 800cff4:	2300      	movs	r3, #0
 800cff6:	e023      	b.n	800d040 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d005      	beq.n	800d00a <recv_tcp+0xb2>
    msg = p;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	891b      	ldrh	r3, [r3, #8]
 800d006:	83fb      	strh	r3, [r7, #30]
 800d008:	e003      	b.n	800d012 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800d00a:	4b15      	ldr	r3, [pc, #84]	; (800d060 <recv_tcp+0x108>)
 800d00c:	61bb      	str	r3, [r7, #24]
    len = 0;
 800d00e:	2300      	movs	r3, #0
 800d010:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	3310      	adds	r3, #16
 800d016:	69b9      	ldr	r1, [r7, #24]
 800d018:	4618      	mov	r0, r3
 800d01a:	f00e f817 	bl	801b04c <sys_mbox_trypost>
 800d01e:	4603      	mov	r3, r0
 800d020:	2b00      	cmp	r3, #0
 800d022:	d002      	beq.n	800d02a <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800d024:	f04f 33ff 	mov.w	r3, #4294967295
 800d028:	e00a      	b.n	800d040 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d005      	beq.n	800d03e <recv_tcp+0xe6>
 800d032:	697b      	ldr	r3, [r7, #20]
 800d034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d036:	8bfa      	ldrh	r2, [r7, #30]
 800d038:	2100      	movs	r1, #0
 800d03a:	6978      	ldr	r0, [r7, #20]
 800d03c:	4798      	blx	r3
  }

  return ERR_OK;
 800d03e:	2300      	movs	r3, #0
}
 800d040:	4618      	mov	r0, r3
 800d042:	3720      	adds	r7, #32
 800d044:	46bd      	mov	sp, r7
 800d046:	bd80      	pop	{r7, pc}
 800d048:	0801e5f4 	.word	0x0801e5f4
 800d04c:	0801e6d0 	.word	0x0801e6d0
 800d050:	0801e638 	.word	0x0801e638
 800d054:	0801e6f4 	.word	0x0801e6f4
 800d058:	0801e714 	.word	0x0801e714
 800d05c:	0801e72c 	.word	0x0801e72c
 800d060:	08021bce 	.word	0x08021bce

0800d064 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b084      	sub	sp, #16
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
 800d06c:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d106      	bne.n	800d086 <poll_tcp+0x22>
 800d078:	4b29      	ldr	r3, [pc, #164]	; (800d120 <poll_tcp+0xbc>)
 800d07a:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800d07e:	4929      	ldr	r1, [pc, #164]	; (800d124 <poll_tcp+0xc0>)
 800d080:	4829      	ldr	r0, [pc, #164]	; (800d128 <poll_tcp+0xc4>)
 800d082:	f00e fe1b 	bl	801bcbc <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	785b      	ldrb	r3, [r3, #1]
 800d08a:	2b01      	cmp	r3, #1
 800d08c:	d104      	bne.n	800d098 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d08e:	2101      	movs	r1, #1
 800d090:	68f8      	ldr	r0, [r7, #12]
 800d092:	f000 fe59 	bl	800dd48 <lwip_netconn_do_writemore>
 800d096:	e016      	b.n	800d0c6 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	785b      	ldrb	r3, [r3, #1]
 800d09c:	2b04      	cmp	r3, #4
 800d09e:	d112      	bne.n	800d0c6 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	6a1b      	ldr	r3, [r3, #32]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d00a      	beq.n	800d0be <poll_tcp+0x5a>
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	6a1b      	ldr	r3, [r3, #32]
 800d0ac:	7a5b      	ldrb	r3, [r3, #9]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d005      	beq.n	800d0be <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	6a1b      	ldr	r3, [r3, #32]
 800d0b6:	7a5a      	ldrb	r2, [r3, #9]
 800d0b8:	3a01      	subs	r2, #1
 800d0ba:	b2d2      	uxtb	r2, r2
 800d0bc:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d0be:	2101      	movs	r1, #1
 800d0c0:	68f8      	ldr	r0, [r7, #12]
 800d0c2:	f000 fb3b 	bl	800d73c <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	7f1b      	ldrb	r3, [r3, #28]
 800d0ca:	f003 0310 	and.w	r3, r3, #16
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d021      	beq.n	800d116 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	685b      	ldr	r3, [r3, #4]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d01d      	beq.n	800d116 <poll_tcp+0xb2>
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	685b      	ldr	r3, [r3, #4]
 800d0de:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800d0e2:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d0e6:	d316      	bcc.n	800d116 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	685b      	ldr	r3, [r3, #4]
 800d0ec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d0f0:	2b04      	cmp	r3, #4
 800d0f2:	d810      	bhi.n	800d116 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	7f1b      	ldrb	r3, [r3, #28]
 800d0f8:	f023 0310 	bic.w	r3, r3, #16
 800d0fc:	b2da      	uxtb	r2, r3
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d106:	2b00      	cmp	r3, #0
 800d108:	d005      	beq.n	800d116 <poll_tcp+0xb2>
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d10e:	2200      	movs	r2, #0
 800d110:	2102      	movs	r1, #2
 800d112:	68f8      	ldr	r0, [r7, #12]
 800d114:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d116:	2300      	movs	r3, #0
}
 800d118:	4618      	mov	r0, r3
 800d11a:	3710      	adds	r7, #16
 800d11c:	46bd      	mov	sp, r7
 800d11e:	bd80      	pop	{r7, pc}
 800d120:	0801e5f4 	.word	0x0801e5f4
 800d124:	0801e74c 	.word	0x0801e74c
 800d128:	0801e638 	.word	0x0801e638

0800d12c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b086      	sub	sp, #24
 800d130:	af00      	add	r7, sp, #0
 800d132:	60f8      	str	r0, [r7, #12]
 800d134:	60b9      	str	r1, [r7, #8]
 800d136:	4613      	mov	r3, r2
 800d138:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d106      	bne.n	800d152 <sent_tcp+0x26>
 800d144:	4b20      	ldr	r3, [pc, #128]	; (800d1c8 <sent_tcp+0x9c>)
 800d146:	f240 1293 	movw	r2, #403	; 0x193
 800d14a:	4920      	ldr	r1, [pc, #128]	; (800d1cc <sent_tcp+0xa0>)
 800d14c:	4820      	ldr	r0, [pc, #128]	; (800d1d0 <sent_tcp+0xa4>)
 800d14e:	f00e fdb5 	bl	801bcbc <iprintf>

  if (conn) {
 800d152:	697b      	ldr	r3, [r7, #20]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d032      	beq.n	800d1be <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800d158:	697b      	ldr	r3, [r7, #20]
 800d15a:	785b      	ldrb	r3, [r3, #1]
 800d15c:	2b01      	cmp	r3, #1
 800d15e:	d104      	bne.n	800d16a <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d160:	2101      	movs	r1, #1
 800d162:	6978      	ldr	r0, [r7, #20]
 800d164:	f000 fdf0 	bl	800dd48 <lwip_netconn_do_writemore>
 800d168:	e007      	b.n	800d17a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800d16a:	697b      	ldr	r3, [r7, #20]
 800d16c:	785b      	ldrb	r3, [r3, #1]
 800d16e:	2b04      	cmp	r3, #4
 800d170:	d103      	bne.n	800d17a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d172:	2101      	movs	r1, #1
 800d174:	6978      	ldr	r0, [r7, #20]
 800d176:	f000 fae1 	bl	800d73c <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d17a:	697b      	ldr	r3, [r7, #20]
 800d17c:	685b      	ldr	r3, [r3, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d01d      	beq.n	800d1be <sent_tcp+0x92>
 800d182:	697b      	ldr	r3, [r7, #20]
 800d184:	685b      	ldr	r3, [r3, #4]
 800d186:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800d18a:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d18e:	d316      	bcc.n	800d1be <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d190:	697b      	ldr	r3, [r7, #20]
 800d192:	685b      	ldr	r3, [r3, #4]
 800d194:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d198:	2b04      	cmp	r3, #4
 800d19a:	d810      	bhi.n	800d1be <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d19c:	697b      	ldr	r3, [r7, #20]
 800d19e:	7f1b      	ldrb	r3, [r3, #28]
 800d1a0:	f023 0310 	bic.w	r3, r3, #16
 800d1a4:	b2da      	uxtb	r2, r3
 800d1a6:	697b      	ldr	r3, [r7, #20]
 800d1a8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800d1aa:	697b      	ldr	r3, [r7, #20]
 800d1ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d005      	beq.n	800d1be <sent_tcp+0x92>
 800d1b2:	697b      	ldr	r3, [r7, #20]
 800d1b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1b6:	88fa      	ldrh	r2, [r7, #6]
 800d1b8:	2102      	movs	r1, #2
 800d1ba:	6978      	ldr	r0, [r7, #20]
 800d1bc:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d1be:	2300      	movs	r3, #0
}
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	3718      	adds	r7, #24
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	bd80      	pop	{r7, pc}
 800d1c8:	0801e5f4 	.word	0x0801e5f4
 800d1cc:	0801e74c 	.word	0x0801e74c
 800d1d0:	0801e638 	.word	0x0801e638

0800d1d4 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b088      	sub	sp, #32
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
 800d1dc:	460b      	mov	r3, r1
 800d1de:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d1e4:	69fb      	ldr	r3, [r7, #28]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d106      	bne.n	800d1f8 <err_tcp+0x24>
 800d1ea:	4b5f      	ldr	r3, [pc, #380]	; (800d368 <err_tcp+0x194>)
 800d1ec:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800d1f0:	495e      	ldr	r1, [pc, #376]	; (800d36c <err_tcp+0x198>)
 800d1f2:	485f      	ldr	r0, [pc, #380]	; (800d370 <err_tcp+0x19c>)
 800d1f4:	f00e fd62 	bl	801bcbc <iprintf>

  SYS_ARCH_PROTECT(lev);
 800d1f8:	f00e f8b8 	bl	801b36c <sys_arch_protect>
 800d1fc:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800d1fe:	69fb      	ldr	r3, [r7, #28]
 800d200:	2200      	movs	r2, #0
 800d202:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800d204:	69fb      	ldr	r3, [r7, #28]
 800d206:	78fa      	ldrb	r2, [r7, #3]
 800d208:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800d20a:	69fb      	ldr	r3, [r7, #28]
 800d20c:	7f1b      	ldrb	r3, [r3, #28]
 800d20e:	f043 0301 	orr.w	r3, r3, #1
 800d212:	b2da      	uxtb	r2, r3
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800d218:	69fb      	ldr	r3, [r7, #28]
 800d21a:	785b      	ldrb	r3, [r3, #1]
 800d21c:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800d21e:	69fb      	ldr	r3, [r7, #28]
 800d220:	2200      	movs	r2, #0
 800d222:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800d224:	69b8      	ldr	r0, [r7, #24]
 800d226:	f00e f8af 	bl	801b388 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800d22a:	69fb      	ldr	r3, [r7, #28]
 800d22c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d005      	beq.n	800d23e <err_tcp+0x6a>
 800d232:	69fb      	ldr	r3, [r7, #28]
 800d234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d236:	2200      	movs	r2, #0
 800d238:	2104      	movs	r1, #4
 800d23a:	69f8      	ldr	r0, [r7, #28]
 800d23c:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800d23e:	69fb      	ldr	r3, [r7, #28]
 800d240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d242:	2b00      	cmp	r3, #0
 800d244:	d005      	beq.n	800d252 <err_tcp+0x7e>
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d24a:	2200      	movs	r2, #0
 800d24c:	2100      	movs	r1, #0
 800d24e:	69f8      	ldr	r0, [r7, #28]
 800d250:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d252:	69fb      	ldr	r3, [r7, #28]
 800d254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d256:	2b00      	cmp	r3, #0
 800d258:	d005      	beq.n	800d266 <err_tcp+0x92>
 800d25a:	69fb      	ldr	r3, [r7, #28]
 800d25c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d25e:	2200      	movs	r2, #0
 800d260:	2102      	movs	r1, #2
 800d262:	69f8      	ldr	r0, [r7, #28]
 800d264:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800d266:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d26a:	4618      	mov	r0, r3
 800d26c:	f7ff fd86 	bl	800cd7c <lwip_netconn_err_to_msg>
 800d270:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d272:	69fb      	ldr	r3, [r7, #28]
 800d274:	3310      	adds	r3, #16
 800d276:	4618      	mov	r0, r3
 800d278:	f00d ff5d 	bl	801b136 <sys_mbox_valid>
 800d27c:	4603      	mov	r3, r0
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d005      	beq.n	800d28e <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800d282:	69fb      	ldr	r3, [r7, #28]
 800d284:	3310      	adds	r3, #16
 800d286:	6939      	ldr	r1, [r7, #16]
 800d288:	4618      	mov	r0, r3
 800d28a:	f00d fedf 	bl	801b04c <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	3314      	adds	r3, #20
 800d292:	4618      	mov	r0, r3
 800d294:	f00d ff4f 	bl	801b136 <sys_mbox_valid>
 800d298:	4603      	mov	r3, r0
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d005      	beq.n	800d2aa <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800d29e:	69fb      	ldr	r3, [r7, #28]
 800d2a0:	3314      	adds	r3, #20
 800d2a2:	6939      	ldr	r1, [r7, #16]
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f00d fed1 	bl	801b04c <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800d2aa:	7dfb      	ldrb	r3, [r7, #23]
 800d2ac:	2b01      	cmp	r3, #1
 800d2ae:	d005      	beq.n	800d2bc <err_tcp+0xe8>
 800d2b0:	7dfb      	ldrb	r3, [r7, #23]
 800d2b2:	2b04      	cmp	r3, #4
 800d2b4:	d002      	beq.n	800d2bc <err_tcp+0xe8>
 800d2b6:	7dfb      	ldrb	r3, [r7, #23]
 800d2b8:	2b03      	cmp	r3, #3
 800d2ba:	d143      	bne.n	800d344 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800d2bc:	69fb      	ldr	r3, [r7, #28]
 800d2be:	7f1b      	ldrb	r3, [r3, #28]
 800d2c0:	f003 0304 	and.w	r3, r3, #4
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	bf14      	ite	ne
 800d2c8:	2301      	movne	r3, #1
 800d2ca:	2300      	moveq	r3, #0
 800d2cc:	b2db      	uxtb	r3, r3
 800d2ce:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800d2d0:	69fb      	ldr	r3, [r7, #28]
 800d2d2:	7f1b      	ldrb	r3, [r3, #28]
 800d2d4:	f023 0304 	bic.w	r3, r3, #4
 800d2d8:	b2da      	uxtb	r2, r3
 800d2da:	69fb      	ldr	r3, [r7, #28]
 800d2dc:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d13b      	bne.n	800d35c <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d2e4:	69fb      	ldr	r3, [r7, #28]
 800d2e6:	6a1b      	ldr	r3, [r3, #32]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d106      	bne.n	800d2fa <err_tcp+0x126>
 800d2ec:	4b1e      	ldr	r3, [pc, #120]	; (800d368 <err_tcp+0x194>)
 800d2ee:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800d2f2:	4920      	ldr	r1, [pc, #128]	; (800d374 <err_tcp+0x1a0>)
 800d2f4:	481e      	ldr	r0, [pc, #120]	; (800d370 <err_tcp+0x19c>)
 800d2f6:	f00e fce1 	bl	801bcbc <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800d2fa:	7dfb      	ldrb	r3, [r7, #23]
 800d2fc:	2b04      	cmp	r3, #4
 800d2fe:	d104      	bne.n	800d30a <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800d300:	69fb      	ldr	r3, [r7, #28]
 800d302:	6a1b      	ldr	r3, [r3, #32]
 800d304:	2200      	movs	r2, #0
 800d306:	711a      	strb	r2, [r3, #4]
 800d308:	e003      	b.n	800d312 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800d30a:	69fb      	ldr	r3, [r7, #28]
 800d30c:	6a1b      	ldr	r3, [r3, #32]
 800d30e:	78fa      	ldrb	r2, [r7, #3]
 800d310:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d312:	69fb      	ldr	r3, [r7, #28]
 800d314:	6a1b      	ldr	r3, [r3, #32]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	330c      	adds	r3, #12
 800d31a:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800d31c:	68b8      	ldr	r0, [r7, #8]
 800d31e:	f00d ff9b 	bl	801b258 <sys_sem_valid>
 800d322:	4603      	mov	r3, r0
 800d324:	2b00      	cmp	r3, #0
 800d326:	d106      	bne.n	800d336 <err_tcp+0x162>
 800d328:	4b0f      	ldr	r3, [pc, #60]	; (800d368 <err_tcp+0x194>)
 800d32a:	f240 12ef 	movw	r2, #495	; 0x1ef
 800d32e:	4912      	ldr	r1, [pc, #72]	; (800d378 <err_tcp+0x1a4>)
 800d330:	480f      	ldr	r0, [pc, #60]	; (800d370 <err_tcp+0x19c>)
 800d332:	f00e fcc3 	bl	801bcbc <iprintf>
      conn->current_msg = NULL;
 800d336:	69fb      	ldr	r3, [r7, #28]
 800d338:	2200      	movs	r2, #0
 800d33a:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800d33c:	68b8      	ldr	r0, [r7, #8]
 800d33e:	f00d ff71 	bl	801b224 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800d342:	e00b      	b.n	800d35c <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800d344:	69fb      	ldr	r3, [r7, #28]
 800d346:	6a1b      	ldr	r3, [r3, #32]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d008      	beq.n	800d35e <err_tcp+0x18a>
 800d34c:	4b06      	ldr	r3, [pc, #24]	; (800d368 <err_tcp+0x194>)
 800d34e:	f240 12f7 	movw	r2, #503	; 0x1f7
 800d352:	490a      	ldr	r1, [pc, #40]	; (800d37c <err_tcp+0x1a8>)
 800d354:	4806      	ldr	r0, [pc, #24]	; (800d370 <err_tcp+0x19c>)
 800d356:	f00e fcb1 	bl	801bcbc <iprintf>
  }
}
 800d35a:	e000      	b.n	800d35e <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800d35c:	bf00      	nop
}
 800d35e:	bf00      	nop
 800d360:	3720      	adds	r7, #32
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop
 800d368:	0801e5f4 	.word	0x0801e5f4
 800d36c:	0801e74c 	.word	0x0801e74c
 800d370:	0801e638 	.word	0x0801e638
 800d374:	0801e75c 	.word	0x0801e75c
 800d378:	0801e778 	.word	0x0801e778
 800d37c:	0801e794 	.word	0x0801e794

0800d380 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b084      	sub	sp, #16
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	685b      	ldr	r3, [r3, #4]
 800d38c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800d38e:	6879      	ldr	r1, [r7, #4]
 800d390:	68f8      	ldr	r0, [r7, #12]
 800d392:	f005 ff27 	bl	80131e4 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800d396:	490a      	ldr	r1, [pc, #40]	; (800d3c0 <setup_tcp+0x40>)
 800d398:	68f8      	ldr	r0, [r7, #12]
 800d39a:	f005 ff35 	bl	8013208 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800d39e:	4909      	ldr	r1, [pc, #36]	; (800d3c4 <setup_tcp+0x44>)
 800d3a0:	68f8      	ldr	r0, [r7, #12]
 800d3a2:	f005 ff53 	bl	801324c <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800d3a6:	2202      	movs	r2, #2
 800d3a8:	4907      	ldr	r1, [pc, #28]	; (800d3c8 <setup_tcp+0x48>)
 800d3aa:	68f8      	ldr	r0, [r7, #12]
 800d3ac:	f005 ffaa 	bl	8013304 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800d3b0:	4906      	ldr	r1, [pc, #24]	; (800d3cc <setup_tcp+0x4c>)
 800d3b2:	68f8      	ldr	r0, [r7, #12]
 800d3b4:	f005 ff6c 	bl	8013290 <tcp_err>
}
 800d3b8:	bf00      	nop
 800d3ba:	3710      	adds	r7, #16
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	bd80      	pop	{r7, pc}
 800d3c0:	0800cf59 	.word	0x0800cf59
 800d3c4:	0800d12d 	.word	0x0800d12d
 800d3c8:	0800d065 	.word	0x0800d065
 800d3cc:	0800d1d5 	.word	0x0800d1d5

0800d3d0 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800d3d0:	b590      	push	{r4, r7, lr}
 800d3d2:	b085      	sub	sp, #20
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	685b      	ldr	r3, [r3, #4]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d006      	beq.n	800d3f4 <pcb_new+0x24>
 800d3e6:	4b2b      	ldr	r3, [pc, #172]	; (800d494 <pcb_new+0xc4>)
 800d3e8:	f240 2265 	movw	r2, #613	; 0x265
 800d3ec:	492a      	ldr	r1, [pc, #168]	; (800d498 <pcb_new+0xc8>)
 800d3ee:	482b      	ldr	r0, [pc, #172]	; (800d49c <pcb_new+0xcc>)
 800d3f0:	f00e fc64 	bl	801bcbc <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	781b      	ldrb	r3, [r3, #0]
 800d3fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d3fe:	2b10      	cmp	r3, #16
 800d400:	d022      	beq.n	800d448 <pcb_new+0x78>
 800d402:	2b20      	cmp	r3, #32
 800d404:	d133      	bne.n	800d46e <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681c      	ldr	r4, [r3, #0]
 800d40a:	7bfb      	ldrb	r3, [r7, #15]
 800d40c:	4618      	mov	r0, r3
 800d40e:	f00b f9ae 	bl	801876e <udp_new_ip_type>
 800d412:	4603      	mov	r3, r0
 800d414:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	685b      	ldr	r3, [r3, #4]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d02a      	beq.n	800d476 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	781b      	ldrb	r3, [r3, #0]
 800d426:	2b22      	cmp	r3, #34	; 0x22
 800d428:	d104      	bne.n	800d434 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	685b      	ldr	r3, [r3, #4]
 800d430:	2201      	movs	r2, #1
 800d432:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	6858      	ldr	r0, [r3, #4]
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	461a      	mov	r2, r3
 800d440:	4917      	ldr	r1, [pc, #92]	; (800d4a0 <pcb_new+0xd0>)
 800d442:	f00b f91b 	bl	801867c <udp_recv>
      }
      break;
 800d446:	e016      	b.n	800d476 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681c      	ldr	r4, [r3, #0]
 800d44c:	7bfb      	ldrb	r3, [r7, #15]
 800d44e:	4618      	mov	r0, r3
 800d450:	f005 feba 	bl	80131c8 <tcp_new_ip_type>
 800d454:	4603      	mov	r3, r0
 800d456:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	685b      	ldr	r3, [r3, #4]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d00b      	beq.n	800d47a <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	4618      	mov	r0, r3
 800d468:	f7ff ff8a 	bl	800d380 <setup_tcp>
      }
      break;
 800d46c:	e005      	b.n	800d47a <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	22fa      	movs	r2, #250	; 0xfa
 800d472:	711a      	strb	r2, [r3, #4]
      return;
 800d474:	e00a      	b.n	800d48c <pcb_new+0xbc>
      break;
 800d476:	bf00      	nop
 800d478:	e000      	b.n	800d47c <pcb_new+0xac>
      break;
 800d47a:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	685b      	ldr	r3, [r3, #4]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d102      	bne.n	800d48c <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	22ff      	movs	r2, #255	; 0xff
 800d48a:	711a      	strb	r2, [r3, #4]
  }
}
 800d48c:	3714      	adds	r7, #20
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd90      	pop	{r4, r7, pc}
 800d492:	bf00      	nop
 800d494:	0801e5f4 	.word	0x0801e5f4
 800d498:	0801e7d8 	.word	0x0801e7d8
 800d49c:	0801e638 	.word	0x0801e638
 800d4a0:	0800ce5d 	.word	0x0800ce5d

0800d4a4 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	685b      	ldr	r3, [r3, #4]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d102      	bne.n	800d4c6 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800d4c0:	68f8      	ldr	r0, [r7, #12]
 800d4c2:	f7ff ff85 	bl	800d3d0 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800d4c6:	bf00      	nop
 800d4c8:	3710      	adds	r7, #16
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}
	...

0800d4d0 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b086      	sub	sp, #24
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	6039      	str	r1, [r7, #0]
 800d4da:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800d4e0:	2007      	movs	r0, #7
 800d4e2:	f003 f993 	bl	801080c <memp_malloc>
 800d4e6:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d101      	bne.n	800d4f2 <netconn_alloc+0x22>
    return NULL;
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	e052      	b.n	800d598 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	2200      	movs	r2, #0
 800d4f6:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	79fa      	ldrb	r2, [r7, #7]
 800d4fc:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	2200      	movs	r2, #0
 800d502:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800d504:	79fb      	ldrb	r3, [r7, #7]
 800d506:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d50a:	2b10      	cmp	r3, #16
 800d50c:	d004      	beq.n	800d518 <netconn_alloc+0x48>
 800d50e:	2b20      	cmp	r3, #32
 800d510:	d105      	bne.n	800d51e <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800d512:	2306      	movs	r3, #6
 800d514:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800d516:	e00a      	b.n	800d52e <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800d518:	2306      	movs	r3, #6
 800d51a:	617b      	str	r3, [r7, #20]
      break;
 800d51c:	e007      	b.n	800d52e <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800d51e:	4b20      	ldr	r3, [pc, #128]	; (800d5a0 <netconn_alloc+0xd0>)
 800d520:	f240 22e5 	movw	r2, #741	; 0x2e5
 800d524:	491f      	ldr	r1, [pc, #124]	; (800d5a4 <netconn_alloc+0xd4>)
 800d526:	4820      	ldr	r0, [pc, #128]	; (800d5a8 <netconn_alloc+0xd8>)
 800d528:	f00e fbc8 	bl	801bcbc <iprintf>
      goto free_and_return;
 800d52c:	e02f      	b.n	800d58e <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	3310      	adds	r3, #16
 800d532:	6979      	ldr	r1, [r7, #20]
 800d534:	4618      	mov	r0, r3
 800d536:	f00d fd55 	bl	801afe4 <sys_mbox_new>
 800d53a:	4603      	mov	r3, r0
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d125      	bne.n	800d58c <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	330c      	adds	r3, #12
 800d544:	2100      	movs	r1, #0
 800d546:	4618      	mov	r0, r3
 800d548:	f00d fe13 	bl	801b172 <sys_sem_new>
 800d54c:	4603      	mov	r3, r0
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d005      	beq.n	800d55e <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	3310      	adds	r3, #16
 800d556:	4618      	mov	r0, r3
 800d558:	f00d fd66 	bl	801b028 <sys_mbox_free>
    goto free_and_return;
 800d55c:	e017      	b.n	800d58e <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	3314      	adds	r3, #20
 800d562:	4618      	mov	r0, r3
 800d564:	f00d fdf8 	bl	801b158 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	2200      	movs	r2, #0
 800d56c:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	f04f 32ff 	mov.w	r2, #4294967295
 800d574:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	683a      	ldr	r2, [r7, #0]
 800d57a:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	2200      	movs	r2, #0
 800d580:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	7cfa      	ldrb	r2, [r7, #19]
 800d586:	771a      	strb	r2, [r3, #28]
  return conn;
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	e005      	b.n	800d598 <netconn_alloc+0xc8>
    goto free_and_return;
 800d58c:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800d58e:	68f9      	ldr	r1, [r7, #12]
 800d590:	2007      	movs	r0, #7
 800d592:	f003 f98d 	bl	80108b0 <memp_free>
  return NULL;
 800d596:	2300      	movs	r3, #0
}
 800d598:	4618      	mov	r0, r3
 800d59a:	3718      	adds	r7, #24
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}
 800d5a0:	0801e5f4 	.word	0x0801e5f4
 800d5a4:	0801e7f8 	.word	0x0801e7f8
 800d5a8:	0801e638 	.word	0x0801e638

0800d5ac <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b082      	sub	sp, #8
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	685b      	ldr	r3, [r3, #4]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d006      	beq.n	800d5ca <netconn_free+0x1e>
 800d5bc:	4b1b      	ldr	r3, [pc, #108]	; (800d62c <netconn_free+0x80>)
 800d5be:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800d5c2:	491b      	ldr	r1, [pc, #108]	; (800d630 <netconn_free+0x84>)
 800d5c4:	481b      	ldr	r0, [pc, #108]	; (800d634 <netconn_free+0x88>)
 800d5c6:	f00e fb79 	bl	801bcbc <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	3310      	adds	r3, #16
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f00d fdb1 	bl	801b136 <sys_mbox_valid>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d006      	beq.n	800d5e8 <netconn_free+0x3c>
 800d5da:	4b14      	ldr	r3, [pc, #80]	; (800d62c <netconn_free+0x80>)
 800d5dc:	f240 3223 	movw	r2, #803	; 0x323
 800d5e0:	4915      	ldr	r1, [pc, #84]	; (800d638 <netconn_free+0x8c>)
 800d5e2:	4814      	ldr	r0, [pc, #80]	; (800d634 <netconn_free+0x88>)
 800d5e4:	f00e fb6a 	bl	801bcbc <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	3314      	adds	r3, #20
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	f00d fda2 	bl	801b136 <sys_mbox_valid>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d006      	beq.n	800d606 <netconn_free+0x5a>
 800d5f8:	4b0c      	ldr	r3, [pc, #48]	; (800d62c <netconn_free+0x80>)
 800d5fa:	f240 3226 	movw	r2, #806	; 0x326
 800d5fe:	490f      	ldr	r1, [pc, #60]	; (800d63c <netconn_free+0x90>)
 800d600:	480c      	ldr	r0, [pc, #48]	; (800d634 <netconn_free+0x88>)
 800d602:	f00e fb5b 	bl	801bcbc <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	330c      	adds	r3, #12
 800d60a:	4618      	mov	r0, r3
 800d60c:	f00d fe17 	bl	801b23e <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	330c      	adds	r3, #12
 800d614:	4618      	mov	r0, r3
 800d616:	f00d fe30 	bl	801b27a <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800d61a:	6879      	ldr	r1, [r7, #4]
 800d61c:	2007      	movs	r0, #7
 800d61e:	f003 f947 	bl	80108b0 <memp_free>
}
 800d622:	bf00      	nop
 800d624:	3708      	adds	r7, #8
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}
 800d62a:	bf00      	nop
 800d62c:	0801e5f4 	.word	0x0801e5f4
 800d630:	0801e820 	.word	0x0801e820
 800d634:	0801e638 	.word	0x0801e638
 800d638:	0801e850 	.word	0x0801e850
 800d63c:	0801e88c 	.word	0x0801e88c

0800d640 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b086      	sub	sp, #24
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	3310      	adds	r3, #16
 800d64c:	4618      	mov	r0, r3
 800d64e:	f00d fd72 	bl	801b136 <sys_mbox_valid>
 800d652:	4603      	mov	r3, r0
 800d654:	2b00      	cmp	r3, #0
 800d656:	d02f      	beq.n	800d6b8 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800d658:	e018      	b.n	800d68c <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	781b      	ldrb	r3, [r3, #0]
 800d65e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d662:	2b10      	cmp	r3, #16
 800d664:	d10e      	bne.n	800d684 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800d666:	693b      	ldr	r3, [r7, #16]
 800d668:	f107 020f 	add.w	r2, r7, #15
 800d66c:	4611      	mov	r1, r2
 800d66e:	4618      	mov	r0, r3
 800d670:	f7ff fbba 	bl	800cde8 <lwip_netconn_is_err_msg>
 800d674:	4603      	mov	r3, r0
 800d676:	2b00      	cmp	r3, #0
 800d678:	d108      	bne.n	800d68c <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	4618      	mov	r0, r3
 800d67e:	f003 ffed 	bl	801165c <pbuf_free>
 800d682:	e003      	b.n	800d68c <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800d684:	693b      	ldr	r3, [r7, #16]
 800d686:	4618      	mov	r0, r3
 800d688:	f000 fee6 	bl	800e458 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	3310      	adds	r3, #16
 800d690:	f107 0210 	add.w	r2, r7, #16
 800d694:	4611      	mov	r1, r2
 800d696:	4618      	mov	r0, r3
 800d698:	f00d fd31 	bl	801b0fe <sys_arch_mbox_tryfetch>
 800d69c:	4603      	mov	r3, r0
 800d69e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6a2:	d1da      	bne.n	800d65a <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	3310      	adds	r3, #16
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	f00d fcbd 	bl	801b028 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	3310      	adds	r3, #16
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f00d fd50 	bl	801b158 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	3314      	adds	r3, #20
 800d6bc:	4618      	mov	r0, r3
 800d6be:	f00d fd3a 	bl	801b136 <sys_mbox_valid>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d034      	beq.n	800d732 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800d6c8:	e01d      	b.n	800d706 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800d6ca:	693b      	ldr	r3, [r7, #16]
 800d6cc:	f107 020e 	add.w	r2, r7, #14
 800d6d0:	4611      	mov	r1, r2
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	f7ff fb88 	bl	800cde8 <lwip_netconn_is_err_msg>
 800d6d8:	4603      	mov	r3, r0
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d113      	bne.n	800d706 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800d6de:	693b      	ldr	r3, [r7, #16]
 800d6e0:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800d6e2:	6978      	ldr	r0, [r7, #20]
 800d6e4:	f7ff ffac 	bl	800d640 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800d6e8:	697b      	ldr	r3, [r7, #20]
 800d6ea:	685b      	ldr	r3, [r3, #4]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d007      	beq.n	800d700 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	685b      	ldr	r3, [r3, #4]
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f004 fdb1 	bl	801225c <tcp_abort>
            newconn->pcb.tcp = NULL;
 800d6fa:	697b      	ldr	r3, [r7, #20]
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800d700:	6978      	ldr	r0, [r7, #20]
 800d702:	f7ff ff53 	bl	800d5ac <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	3314      	adds	r3, #20
 800d70a:	f107 0210 	add.w	r2, r7, #16
 800d70e:	4611      	mov	r1, r2
 800d710:	4618      	mov	r0, r3
 800d712:	f00d fcf4 	bl	801b0fe <sys_arch_mbox_tryfetch>
 800d716:	4603      	mov	r3, r0
 800d718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d71c:	d1d5      	bne.n	800d6ca <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	3314      	adds	r3, #20
 800d722:	4618      	mov	r0, r3
 800d724:	f00d fc80 	bl	801b028 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	3314      	adds	r3, #20
 800d72c:	4618      	mov	r0, r3
 800d72e:	f00d fd13 	bl	801b158 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800d732:	bf00      	nop
 800d734:	3718      	adds	r7, #24
 800d736:	46bd      	mov	sp, r7
 800d738:	bd80      	pop	{r7, pc}
	...

0800d73c <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b086      	sub	sp, #24
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
 800d744:	460b      	mov	r3, r1
 800d746:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800d748:	2300      	movs	r3, #0
 800d74a:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d106      	bne.n	800d760 <lwip_netconn_do_close_internal+0x24>
 800d752:	4ba1      	ldr	r3, [pc, #644]	; (800d9d8 <lwip_netconn_do_close_internal+0x29c>)
 800d754:	f240 32a2 	movw	r2, #930	; 0x3a2
 800d758:	49a0      	ldr	r1, [pc, #640]	; (800d9dc <lwip_netconn_do_close_internal+0x2a0>)
 800d75a:	48a1      	ldr	r0, [pc, #644]	; (800d9e0 <lwip_netconn_do_close_internal+0x2a4>)
 800d75c:	f00e faae 	bl	801bcbc <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	781b      	ldrb	r3, [r3, #0]
 800d764:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d768:	2b10      	cmp	r3, #16
 800d76a:	d006      	beq.n	800d77a <lwip_netconn_do_close_internal+0x3e>
 800d76c:	4b9a      	ldr	r3, [pc, #616]	; (800d9d8 <lwip_netconn_do_close_internal+0x29c>)
 800d76e:	f240 32a3 	movw	r2, #931	; 0x3a3
 800d772:	499c      	ldr	r1, [pc, #624]	; (800d9e4 <lwip_netconn_do_close_internal+0x2a8>)
 800d774:	489a      	ldr	r0, [pc, #616]	; (800d9e0 <lwip_netconn_do_close_internal+0x2a4>)
 800d776:	f00e faa1 	bl	801bcbc <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	785b      	ldrb	r3, [r3, #1]
 800d77e:	2b04      	cmp	r3, #4
 800d780:	d006      	beq.n	800d790 <lwip_netconn_do_close_internal+0x54>
 800d782:	4b95      	ldr	r3, [pc, #596]	; (800d9d8 <lwip_netconn_do_close_internal+0x29c>)
 800d784:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800d788:	4997      	ldr	r1, [pc, #604]	; (800d9e8 <lwip_netconn_do_close_internal+0x2ac>)
 800d78a:	4895      	ldr	r0, [pc, #596]	; (800d9e0 <lwip_netconn_do_close_internal+0x2a4>)
 800d78c:	f00e fa96 	bl	801bcbc <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d106      	bne.n	800d7a6 <lwip_netconn_do_close_internal+0x6a>
 800d798:	4b8f      	ldr	r3, [pc, #572]	; (800d9d8 <lwip_netconn_do_close_internal+0x29c>)
 800d79a:	f240 32a5 	movw	r2, #933	; 0x3a5
 800d79e:	4993      	ldr	r1, [pc, #588]	; (800d9ec <lwip_netconn_do_close_internal+0x2b0>)
 800d7a0:	488f      	ldr	r0, [pc, #572]	; (800d9e0 <lwip_netconn_do_close_internal+0x2a4>)
 800d7a2:	f00e fa8b 	bl	801bcbc <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	6a1b      	ldr	r3, [r3, #32]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d106      	bne.n	800d7bc <lwip_netconn_do_close_internal+0x80>
 800d7ae:	4b8a      	ldr	r3, [pc, #552]	; (800d9d8 <lwip_netconn_do_close_internal+0x29c>)
 800d7b0:	f240 32a6 	movw	r2, #934	; 0x3a6
 800d7b4:	498e      	ldr	r1, [pc, #568]	; (800d9f0 <lwip_netconn_do_close_internal+0x2b4>)
 800d7b6:	488a      	ldr	r0, [pc, #552]	; (800d9e0 <lwip_netconn_do_close_internal+0x2a4>)
 800d7b8:	f00e fa80 	bl	801bcbc <iprintf>

  tpcb = conn->pcb.tcp;
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	685b      	ldr	r3, [r3, #4]
 800d7c0:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	6a1b      	ldr	r3, [r3, #32]
 800d7c6:	7a1b      	ldrb	r3, [r3, #8]
 800d7c8:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800d7ca:	7bfb      	ldrb	r3, [r7, #15]
 800d7cc:	f003 0301 	and.w	r3, r3, #1
 800d7d0:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800d7d2:	7bfb      	ldrb	r3, [r7, #15]
 800d7d4:	f003 0302 	and.w	r3, r3, #2
 800d7d8:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800d7da:	7bfb      	ldrb	r3, [r7, #15]
 800d7dc:	2b03      	cmp	r3, #3
 800d7de:	d102      	bne.n	800d7e6 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	75bb      	strb	r3, [r7, #22]
 800d7e4:	e01f      	b.n	800d826 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800d7e6:	7bbb      	ldrb	r3, [r7, #14]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d00e      	beq.n	800d80a <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800d7ec:	693b      	ldr	r3, [r7, #16]
 800d7ee:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800d7f0:	2b05      	cmp	r3, #5
 800d7f2:	d007      	beq.n	800d804 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800d7f4:	693b      	ldr	r3, [r7, #16]
 800d7f6:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800d7f8:	2b06      	cmp	r3, #6
 800d7fa:	d003      	beq.n	800d804 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800d7fc:	693b      	ldr	r3, [r7, #16]
 800d7fe:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800d800:	2b08      	cmp	r3, #8
 800d802:	d102      	bne.n	800d80a <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800d804:	2301      	movs	r3, #1
 800d806:	75bb      	strb	r3, [r7, #22]
 800d808:	e00d      	b.n	800d826 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800d80a:	7b7b      	ldrb	r3, [r7, #13]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d008      	beq.n	800d822 <lwip_netconn_do_close_internal+0xe6>
 800d810:	693b      	ldr	r3, [r7, #16]
 800d812:	8b5b      	ldrh	r3, [r3, #26]
 800d814:	f003 0310 	and.w	r3, r3, #16
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d002      	beq.n	800d822 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800d81c:	2301      	movs	r3, #1
 800d81e:	75bb      	strb	r3, [r7, #22]
 800d820:	e001      	b.n	800d826 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800d822:	2300      	movs	r3, #0
 800d824:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800d826:	7dbb      	ldrb	r3, [r7, #22]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d003      	beq.n	800d834 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800d82c:	2100      	movs	r1, #0
 800d82e:	6938      	ldr	r0, [r7, #16]
 800d830:	f005 fcd8 	bl	80131e4 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800d834:	693b      	ldr	r3, [r7, #16]
 800d836:	7d1b      	ldrb	r3, [r3, #20]
 800d838:	2b01      	cmp	r3, #1
 800d83a:	d104      	bne.n	800d846 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800d83c:	2100      	movs	r1, #0
 800d83e:	6938      	ldr	r0, [r7, #16]
 800d840:	f005 fd48 	bl	80132d4 <tcp_accept>
 800d844:	e01d      	b.n	800d882 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800d846:	7bbb      	ldrb	r3, [r7, #14]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d007      	beq.n	800d85c <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800d84c:	2100      	movs	r1, #0
 800d84e:	6938      	ldr	r0, [r7, #16]
 800d850:	f005 fcda 	bl	8013208 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800d854:	2100      	movs	r1, #0
 800d856:	6938      	ldr	r0, [r7, #16]
 800d858:	f005 fd3c 	bl	80132d4 <tcp_accept>
    }
    if (shut_tx) {
 800d85c:	7b7b      	ldrb	r3, [r7, #13]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d003      	beq.n	800d86a <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800d862:	2100      	movs	r1, #0
 800d864:	6938      	ldr	r0, [r7, #16]
 800d866:	f005 fcf1 	bl	801324c <tcp_sent>
    }
    if (shut_close) {
 800d86a:	7dbb      	ldrb	r3, [r7, #22]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d008      	beq.n	800d882 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800d870:	2200      	movs	r2, #0
 800d872:	2100      	movs	r1, #0
 800d874:	6938      	ldr	r0, [r7, #16]
 800d876:	f005 fd45 	bl	8013304 <tcp_poll>
      tcp_err(tpcb, NULL);
 800d87a:	2100      	movs	r1, #0
 800d87c:	6938      	ldr	r0, [r7, #16]
 800d87e:	f005 fd07 	bl	8013290 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800d882:	7dbb      	ldrb	r3, [r7, #22]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d005      	beq.n	800d894 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800d888:	6938      	ldr	r0, [r7, #16]
 800d88a:	f004 fba1 	bl	8011fd0 <tcp_close>
 800d88e:	4603      	mov	r3, r0
 800d890:	75fb      	strb	r3, [r7, #23]
 800d892:	e007      	b.n	800d8a4 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800d894:	7bbb      	ldrb	r3, [r7, #14]
 800d896:	7b7a      	ldrb	r2, [r7, #13]
 800d898:	4619      	mov	r1, r3
 800d89a:	6938      	ldr	r0, [r7, #16]
 800d89c:	f004 fbc4 	bl	8012028 <tcp_shutdown>
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800d8a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d102      	bne.n	800d8b2 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	757b      	strb	r3, [r7, #21]
 800d8b0:	e016      	b.n	800d8e0 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800d8b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d8b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8ba:	d10f      	bne.n	800d8dc <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	6a1b      	ldr	r3, [r3, #32]
 800d8c0:	7a5b      	ldrb	r3, [r3, #9]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d10c      	bne.n	800d8e0 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800d8c6:	2301      	movs	r3, #1
 800d8c8:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800d8ca:	7dbb      	ldrb	r3, [r7, #22]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d007      	beq.n	800d8e0 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800d8d0:	6938      	ldr	r0, [r7, #16]
 800d8d2:	f004 fcc3 	bl	801225c <tcp_abort>
          err = ERR_OK;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	75fb      	strb	r3, [r7, #23]
 800d8da:	e001      	b.n	800d8e0 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800d8e0:	7d7b      	ldrb	r3, [r7, #21]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d044      	beq.n	800d970 <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	6a1b      	ldr	r3, [r3, #32]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	330c      	adds	r3, #12
 800d8ee:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	6a1b      	ldr	r3, [r3, #32]
 800d8f4:	7dfa      	ldrb	r2, [r7, #23]
 800d8f6:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	2200      	movs	r2, #0
 800d902:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800d904:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d129      	bne.n	800d960 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800d90c:	7dbb      	ldrb	r3, [r7, #22]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d00c      	beq.n	800d92c <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2200      	movs	r2, #0
 800d916:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d005      	beq.n	800d92c <lwip_netconn_do_close_internal+0x1f0>
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d924:	2200      	movs	r2, #0
 800d926:	2104      	movs	r1, #4
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	4798      	blx	r3
      }
      if (shut_rx) {
 800d92c:	7bbb      	ldrb	r3, [r7, #14]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d009      	beq.n	800d946 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d936:	2b00      	cmp	r3, #0
 800d938:	d005      	beq.n	800d946 <lwip_netconn_do_close_internal+0x20a>
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d93e:	2200      	movs	r2, #0
 800d940:	2100      	movs	r1, #0
 800d942:	6878      	ldr	r0, [r7, #4]
 800d944:	4798      	blx	r3
      }
      if (shut_tx) {
 800d946:	7b7b      	ldrb	r3, [r7, #13]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d009      	beq.n	800d960 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d950:	2b00      	cmp	r3, #0
 800d952:	d005      	beq.n	800d960 <lwip_netconn_do_close_internal+0x224>
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d958:	2200      	movs	r2, #0
 800d95a:	2102      	movs	r1, #2
 800d95c:	6878      	ldr	r0, [r7, #4]
 800d95e:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800d960:	78fb      	ldrb	r3, [r7, #3]
 800d962:	2b00      	cmp	r3, #0
 800d964:	d002      	beq.n	800d96c <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800d966:	68b8      	ldr	r0, [r7, #8]
 800d968:	f00d fc5c 	bl	801b224 <sys_sem_signal>
    }
    return ERR_OK;
 800d96c:	2300      	movs	r3, #0
 800d96e:	e02e      	b.n	800d9ce <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 800d970:	7d7b      	ldrb	r3, [r7, #21]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d11e      	bne.n	800d9b4 <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800d976:	693b      	ldr	r3, [r7, #16]
 800d978:	7d1b      	ldrb	r3, [r3, #20]
 800d97a:	2b01      	cmp	r3, #1
 800d97c:	d106      	bne.n	800d98c <lwip_netconn_do_close_internal+0x250>
 800d97e:	4b16      	ldr	r3, [pc, #88]	; (800d9d8 <lwip_netconn_do_close_internal+0x29c>)
 800d980:	f240 4241 	movw	r2, #1089	; 0x441
 800d984:	491b      	ldr	r1, [pc, #108]	; (800d9f4 <lwip_netconn_do_close_internal+0x2b8>)
 800d986:	4816      	ldr	r0, [pc, #88]	; (800d9e0 <lwip_netconn_do_close_internal+0x2a4>)
 800d988:	f00e f998 	bl	801bcbc <iprintf>
    if (shut_tx) {
 800d98c:	7b7b      	ldrb	r3, [r7, #13]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d003      	beq.n	800d99a <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 800d992:	4919      	ldr	r1, [pc, #100]	; (800d9f8 <lwip_netconn_do_close_internal+0x2bc>)
 800d994:	6938      	ldr	r0, [r7, #16]
 800d996:	f005 fc59 	bl	801324c <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800d99a:	2201      	movs	r2, #1
 800d99c:	4917      	ldr	r1, [pc, #92]	; (800d9fc <lwip_netconn_do_close_internal+0x2c0>)
 800d99e:	6938      	ldr	r0, [r7, #16]
 800d9a0:	f005 fcb0 	bl	8013304 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800d9a4:	4916      	ldr	r1, [pc, #88]	; (800da00 <lwip_netconn_do_close_internal+0x2c4>)
 800d9a6:	6938      	ldr	r0, [r7, #16]
 800d9a8:	f005 fc72 	bl	8013290 <tcp_err>
    tcp_arg(tpcb, conn);
 800d9ac:	6879      	ldr	r1, [r7, #4]
 800d9ae:	6938      	ldr	r0, [r7, #16]
 800d9b0:	f005 fc18 	bl	80131e4 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800d9b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d106      	bne.n	800d9ca <lwip_netconn_do_close_internal+0x28e>
 800d9bc:	4b06      	ldr	r3, [pc, #24]	; (800d9d8 <lwip_netconn_do_close_internal+0x29c>)
 800d9be:	f240 424d 	movw	r2, #1101	; 0x44d
 800d9c2:	4910      	ldr	r1, [pc, #64]	; (800da04 <lwip_netconn_do_close_internal+0x2c8>)
 800d9c4:	4806      	ldr	r0, [pc, #24]	; (800d9e0 <lwip_netconn_do_close_internal+0x2a4>)
 800d9c6:	f00e f979 	bl	801bcbc <iprintf>
  return err;
 800d9ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	3718      	adds	r7, #24
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}
 800d9d6:	bf00      	nop
 800d9d8:	0801e5f4 	.word	0x0801e5f4
 800d9dc:	0801e8c8 	.word	0x0801e8c8
 800d9e0:	0801e638 	.word	0x0801e638
 800d9e4:	0801e8d8 	.word	0x0801e8d8
 800d9e8:	0801e8f8 	.word	0x0801e8f8
 800d9ec:	0801e91c 	.word	0x0801e91c
 800d9f0:	0801e75c 	.word	0x0801e75c
 800d9f4:	0801e930 	.word	0x0801e930
 800d9f8:	0800d12d 	.word	0x0800d12d
 800d9fc:	0800d065 	.word	0x0800d065
 800da00:	0800d1d5 	.word	0x0800d1d5
 800da04:	0801e954 	.word	0x0801e954

0800da08 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	b084      	sub	sp, #16
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	785b      	ldrb	r3, [r3, #1]
 800da1a:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800da1c:	7afb      	ldrb	r3, [r7, #11]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d00d      	beq.n	800da3e <lwip_netconn_do_delconn+0x36>
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800da2c:	2b10      	cmp	r3, #16
 800da2e:	d006      	beq.n	800da3e <lwip_netconn_do_delconn+0x36>
 800da30:	4b60      	ldr	r3, [pc, #384]	; (800dbb4 <lwip_netconn_do_delconn+0x1ac>)
 800da32:	f240 425e 	movw	r2, #1118	; 0x45e
 800da36:	4960      	ldr	r1, [pc, #384]	; (800dbb8 <lwip_netconn_do_delconn+0x1b0>)
 800da38:	4860      	ldr	r0, [pc, #384]	; (800dbbc <lwip_netconn_do_delconn+0x1b4>)
 800da3a:	f00e f93f 	bl	801bcbc <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800da3e:	7afb      	ldrb	r3, [r7, #11]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d005      	beq.n	800da50 <lwip_netconn_do_delconn+0x48>
 800da44:	7afb      	ldrb	r3, [r7, #11]
 800da46:	2b02      	cmp	r3, #2
 800da48:	d002      	beq.n	800da50 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800da4a:	7afb      	ldrb	r3, [r7, #11]
 800da4c:	2b03      	cmp	r3, #3
 800da4e:	d109      	bne.n	800da64 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800da50:	7afb      	ldrb	r3, [r7, #11]
 800da52:	2b03      	cmp	r3, #3
 800da54:	d10a      	bne.n	800da6c <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	7f1b      	ldrb	r3, [r3, #28]
 800da5c:	f003 0304 	and.w	r3, r3, #4
 800da60:	2b00      	cmp	r3, #0
 800da62:	d103      	bne.n	800da6c <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	22fb      	movs	r2, #251	; 0xfb
 800da68:	711a      	strb	r2, [r3, #4]
 800da6a:	e097      	b.n	800db9c <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800da6c:	7afb      	ldrb	r3, [r7, #11]
 800da6e:	2b03      	cmp	r3, #3
 800da70:	d10d      	bne.n	800da8e <lwip_netconn_do_delconn+0x86>
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	7f1b      	ldrb	r3, [r3, #28]
 800da78:	f003 0304 	and.w	r3, r3, #4
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d106      	bne.n	800da8e <lwip_netconn_do_delconn+0x86>
 800da80:	4b4c      	ldr	r3, [pc, #304]	; (800dbb4 <lwip_netconn_do_delconn+0x1ac>)
 800da82:	f240 427a 	movw	r2, #1146	; 0x47a
 800da86:	494e      	ldr	r1, [pc, #312]	; (800dbc0 <lwip_netconn_do_delconn+0x1b8>)
 800da88:	484c      	ldr	r0, [pc, #304]	; (800dbbc <lwip_netconn_do_delconn+0x1b4>)
 800da8a:	f00e f917 	bl	801bcbc <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	2200      	movs	r2, #0
 800da92:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	4618      	mov	r0, r3
 800da9a:	f7ff fdd1 	bl	800d640 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	685b      	ldr	r3, [r3, #4]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d05f      	beq.n	800db68 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dab2:	2b10      	cmp	r3, #16
 800dab4:	d00d      	beq.n	800dad2 <lwip_netconn_do_delconn+0xca>
 800dab6:	2b20      	cmp	r3, #32
 800dab8:	d151      	bne.n	800db5e <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	685b      	ldr	r3, [r3, #4]
 800dac0:	2200      	movs	r2, #0
 800dac2:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	685b      	ldr	r3, [r3, #4]
 800daca:	4618      	mov	r0, r3
 800dacc:	f00a fdf6 	bl	80186bc <udp_remove>
          break;
 800dad0:	e046      	b.n	800db60 <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	6a1b      	ldr	r3, [r3, #32]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d006      	beq.n	800daea <lwip_netconn_do_delconn+0xe2>
 800dadc:	4b35      	ldr	r3, [pc, #212]	; (800dbb4 <lwip_netconn_do_delconn+0x1ac>)
 800dade:	f240 4294 	movw	r2, #1172	; 0x494
 800dae2:	4938      	ldr	r1, [pc, #224]	; (800dbc4 <lwip_netconn_do_delconn+0x1bc>)
 800dae4:	4835      	ldr	r0, [pc, #212]	; (800dbbc <lwip_netconn_do_delconn+0x1b4>)
 800dae6:	f00e f8e9 	bl	801bcbc <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	2204      	movs	r2, #4
 800daf0:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	2203      	movs	r2, #3
 800daf6:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	68fa      	ldr	r2, [r7, #12]
 800dafe:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	2100      	movs	r1, #0
 800db06:	4618      	mov	r0, r3
 800db08:	f7ff fe18 	bl	800d73c <lwip_netconn_do_close_internal>
 800db0c:	4603      	mov	r3, r0
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d04b      	beq.n	800dbaa <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	785b      	ldrb	r3, [r3, #1]
 800db18:	2b04      	cmp	r3, #4
 800db1a:	d006      	beq.n	800db2a <lwip_netconn_do_delconn+0x122>
 800db1c:	4b25      	ldr	r3, [pc, #148]	; (800dbb4 <lwip_netconn_do_delconn+0x1ac>)
 800db1e:	f240 429a 	movw	r2, #1178	; 0x49a
 800db22:	4929      	ldr	r1, [pc, #164]	; (800dbc8 <lwip_netconn_do_delconn+0x1c0>)
 800db24:	4825      	ldr	r0, [pc, #148]	; (800dbbc <lwip_netconn_do_delconn+0x1b4>)
 800db26:	f00e f8c9 	bl	801bcbc <iprintf>
            UNLOCK_TCPIP_CORE();
 800db2a:	4828      	ldr	r0, [pc, #160]	; (800dbcc <lwip_netconn_do_delconn+0x1c4>)
 800db2c:	f00d fbeb 	bl	801b306 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	330c      	adds	r3, #12
 800db36:	2100      	movs	r1, #0
 800db38:	4618      	mov	r0, r3
 800db3a:	f00d fb42 	bl	801b1c2 <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800db3e:	4823      	ldr	r0, [pc, #140]	; (800dbcc <lwip_netconn_do_delconn+0x1c4>)
 800db40:	f00d fbd2 	bl	801b2e8 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	785b      	ldrb	r3, [r3, #1]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d02d      	beq.n	800dbaa <lwip_netconn_do_delconn+0x1a2>
 800db4e:	4b19      	ldr	r3, [pc, #100]	; (800dbb4 <lwip_netconn_do_delconn+0x1ac>)
 800db50:	f240 429e 	movw	r2, #1182	; 0x49e
 800db54:	491c      	ldr	r1, [pc, #112]	; (800dbc8 <lwip_netconn_do_delconn+0x1c0>)
 800db56:	4819      	ldr	r0, [pc, #100]	; (800dbbc <lwip_netconn_do_delconn+0x1b4>)
 800db58:	f00e f8b0 	bl	801bcbc <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800db5c:	e025      	b.n	800dbaa <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 800db5e:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	2200      	movs	r2, #0
 800db66:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d007      	beq.n	800db82 <lwip_netconn_do_delconn+0x17a>
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db78:	68fa      	ldr	r2, [r7, #12]
 800db7a:	6810      	ldr	r0, [r2, #0]
 800db7c:	2200      	movs	r2, #0
 800db7e:	2100      	movs	r1, #0
 800db80:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d007      	beq.n	800db9c <lwip_netconn_do_delconn+0x194>
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db92:	68fa      	ldr	r2, [r7, #12]
 800db94:	6810      	ldr	r0, [r2, #0]
 800db96:	2200      	movs	r2, #0
 800db98:	2102      	movs	r1, #2
 800db9a:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	330c      	adds	r3, #12
 800dba2:	4618      	mov	r0, r3
 800dba4:	f00d fb58 	bl	801b258 <sys_sem_valid>
 800dba8:	e000      	b.n	800dbac <lwip_netconn_do_delconn+0x1a4>
          return;
 800dbaa:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800dbac:	3710      	adds	r7, #16
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
 800dbb2:	bf00      	nop
 800dbb4:	0801e5f4 	.word	0x0801e5f4
 800dbb8:	0801e964 	.word	0x0801e964
 800dbbc:	0801e638 	.word	0x0801e638
 800dbc0:	0801e978 	.word	0x0801e978
 800dbc4:	0801e998 	.word	0x0801e998
 800dbc8:	0801e9b4 	.word	0x0801e9b4
 800dbcc:	2000a0a4 	.word	0x2000a0a4

0800dbd0 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b084      	sub	sp, #16
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800dbdc:	68bb      	ldr	r3, [r7, #8]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	685b      	ldr	r3, [r3, #4]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d025      	beq.n	800dc32 <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	781b      	ldrb	r3, [r3, #0]
 800dbec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dbf0:	2b10      	cmp	r3, #16
 800dbf2:	d00e      	beq.n	800dc12 <lwip_netconn_do_bind+0x42>
 800dbf4:	2b20      	cmp	r3, #32
 800dbf6:	d119      	bne.n	800dc2c <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800dbf8:	68bb      	ldr	r3, [r7, #8]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	6858      	ldr	r0, [r3, #4]
 800dbfe:	68bb      	ldr	r3, [r7, #8]
 800dc00:	6899      	ldr	r1, [r3, #8]
 800dc02:	68bb      	ldr	r3, [r7, #8]
 800dc04:	899b      	ldrh	r3, [r3, #12]
 800dc06:	461a      	mov	r2, r3
 800dc08:	f00a fcb0 	bl	801856c <udp_bind>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	73fb      	strb	r3, [r7, #15]
        break;
 800dc10:	e011      	b.n	800dc36 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	6858      	ldr	r0, [r3, #4]
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	6899      	ldr	r1, [r3, #8]
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	899b      	ldrh	r3, [r3, #12]
 800dc20:	461a      	mov	r2, r3
 800dc22:	f004 fb27 	bl	8012274 <tcp_bind>
 800dc26:	4603      	mov	r3, r0
 800dc28:	73fb      	strb	r3, [r7, #15]
        break;
 800dc2a:	e004      	b.n	800dc36 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800dc2c:	23fa      	movs	r3, #250	; 0xfa
 800dc2e:	73fb      	strb	r3, [r7, #15]
        break;
 800dc30:	e001      	b.n	800dc36 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800dc32:	23fa      	movs	r3, #250	; 0xfa
 800dc34:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800dc36:	68bb      	ldr	r3, [r7, #8]
 800dc38:	7bfa      	ldrb	r2, [r7, #15]
 800dc3a:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800dc3c:	bf00      	nop
 800dc3e:	3710      	adds	r7, #16
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b084      	sub	sp, #16
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	4618      	mov	r0, r3
 800dc56:	f7ff f875 	bl	800cd44 <netconn_err>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800dc5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d134      	bne.n	800dcd0 <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 800dc66:	68bb      	ldr	r3, [r7, #8]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	685b      	ldr	r3, [r3, #4]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d02d      	beq.n	800dccc <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	781b      	ldrb	r3, [r3, #0]
 800dc76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dc7a:	2b20      	cmp	r3, #32
 800dc7c:	d123      	bne.n	800dcc6 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	689b      	ldr	r3, [r3, #8]
 800dc82:	689b      	ldr	r3, [r3, #8]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d10c      	bne.n	800dca2 <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	685a      	ldr	r2, [r3, #4]
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	689b      	ldr	r3, [r3, #8]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	4619      	mov	r1, r3
 800dc96:	4610      	mov	r0, r2
 800dc98:	f00a fa7e 	bl	8018198 <udp_send>
 800dc9c:	4603      	mov	r3, r0
 800dc9e:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800dca0:	e016      	b.n	800dcd0 <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800dca2:	68bb      	ldr	r3, [r7, #8]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	6858      	ldr	r0, [r3, #4]
 800dca8:	68bb      	ldr	r3, [r7, #8]
 800dcaa:	689b      	ldr	r3, [r3, #8]
 800dcac:	6819      	ldr	r1, [r3, #0]
 800dcae:	68bb      	ldr	r3, [r7, #8]
 800dcb0:	689b      	ldr	r3, [r3, #8]
 800dcb2:	f103 0208 	add.w	r2, r3, #8
 800dcb6:	68bb      	ldr	r3, [r7, #8]
 800dcb8:	689b      	ldr	r3, [r3, #8]
 800dcba:	899b      	ldrh	r3, [r3, #12]
 800dcbc:	f00a faa0 	bl	8018200 <udp_sendto>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	73fb      	strb	r3, [r7, #15]
          break;
 800dcc4:	e004      	b.n	800dcd0 <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800dcc6:	23f5      	movs	r3, #245	; 0xf5
 800dcc8:	73fb      	strb	r3, [r7, #15]
          break;
 800dcca:	e001      	b.n	800dcd0 <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 800dccc:	23f5      	movs	r3, #245	; 0xf5
 800dcce:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800dcd0:	68bb      	ldr	r3, [r7, #8]
 800dcd2:	7bfa      	ldrb	r2, [r7, #15]
 800dcd4:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800dcd6:	bf00      	nop
 800dcd8:	3710      	adds	r7, #16
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}

0800dcde <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800dcde:	b580      	push	{r7, lr}
 800dce0:	b086      	sub	sp, #24
 800dce2:	af00      	add	r7, sp, #0
 800dce4:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	2200      	movs	r2, #0
 800dcee:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800dcf0:	693b      	ldr	r3, [r7, #16]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	685b      	ldr	r3, [r3, #4]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d022      	beq.n	800dd40 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800dcfa:	693b      	ldr	r3, [r7, #16]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	781b      	ldrb	r3, [r3, #0]
 800dd00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dd04:	2b10      	cmp	r3, #16
 800dd06:	d11b      	bne.n	800dd40 <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800dd08:	693b      	ldr	r3, [r7, #16]
 800dd0a:	689b      	ldr	r3, [r3, #8]
 800dd0c:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800dd0e:	697b      	ldr	r3, [r7, #20]
 800dd10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dd14:	d202      	bcs.n	800dd1c <lwip_netconn_do_recv+0x3e>
 800dd16:	697b      	ldr	r3, [r7, #20]
 800dd18:	b29b      	uxth	r3, r3
 800dd1a:	e001      	b.n	800dd20 <lwip_netconn_do_recv+0x42>
 800dd1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dd20:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800dd22:	693b      	ldr	r3, [r7, #16]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	685b      	ldr	r3, [r3, #4]
 800dd28:	89fa      	ldrh	r2, [r7, #14]
 800dd2a:	4611      	mov	r1, r2
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	f004 fb93 	bl	8012458 <tcp_recved>
        remaining -= recved;
 800dd32:	89fb      	ldrh	r3, [r7, #14]
 800dd34:	697a      	ldr	r2, [r7, #20]
 800dd36:	1ad3      	subs	r3, r2, r3
 800dd38:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800dd3a:	697b      	ldr	r3, [r7, #20]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d1e6      	bne.n	800dd0e <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800dd40:	bf00      	nop
 800dd42:	3718      	adds	r7, #24
 800dd44:	46bd      	mov	sp, r7
 800dd46:	bd80      	pop	{r7, pc}

0800dd48 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b088      	sub	sp, #32
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	6078      	str	r0, [r7, #4]
 800dd50:	460b      	mov	r3, r1
 800dd52:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800dd54:	2300      	movs	r3, #0
 800dd56:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d106      	bne.n	800dd6c <lwip_netconn_do_writemore+0x24>
 800dd5e:	4b96      	ldr	r3, [pc, #600]	; (800dfb8 <lwip_netconn_do_writemore+0x270>)
 800dd60:	f240 6273 	movw	r2, #1651	; 0x673
 800dd64:	4995      	ldr	r1, [pc, #596]	; (800dfbc <lwip_netconn_do_writemore+0x274>)
 800dd66:	4896      	ldr	r0, [pc, #600]	; (800dfc0 <lwip_netconn_do_writemore+0x278>)
 800dd68:	f00d ffa8 	bl	801bcbc <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	785b      	ldrb	r3, [r3, #1]
 800dd70:	2b01      	cmp	r3, #1
 800dd72:	d006      	beq.n	800dd82 <lwip_netconn_do_writemore+0x3a>
 800dd74:	4b90      	ldr	r3, [pc, #576]	; (800dfb8 <lwip_netconn_do_writemore+0x270>)
 800dd76:	f240 6274 	movw	r2, #1652	; 0x674
 800dd7a:	4992      	ldr	r1, [pc, #584]	; (800dfc4 <lwip_netconn_do_writemore+0x27c>)
 800dd7c:	4890      	ldr	r0, [pc, #576]	; (800dfc0 <lwip_netconn_do_writemore+0x278>)
 800dd7e:	f00d ff9d 	bl	801bcbc <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6a1b      	ldr	r3, [r3, #32]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d106      	bne.n	800dd98 <lwip_netconn_do_writemore+0x50>
 800dd8a:	4b8b      	ldr	r3, [pc, #556]	; (800dfb8 <lwip_netconn_do_writemore+0x270>)
 800dd8c:	f240 6275 	movw	r2, #1653	; 0x675
 800dd90:	498d      	ldr	r1, [pc, #564]	; (800dfc8 <lwip_netconn_do_writemore+0x280>)
 800dd92:	488b      	ldr	r0, [pc, #556]	; (800dfc0 <lwip_netconn_do_writemore+0x278>)
 800dd94:	f00d ff92 	bl	801bcbc <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	685b      	ldr	r3, [r3, #4]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d106      	bne.n	800ddae <lwip_netconn_do_writemore+0x66>
 800dda0:	4b85      	ldr	r3, [pc, #532]	; (800dfb8 <lwip_netconn_do_writemore+0x270>)
 800dda2:	f240 6276 	movw	r2, #1654	; 0x676
 800dda6:	4989      	ldr	r1, [pc, #548]	; (800dfcc <lwip_netconn_do_writemore+0x284>)
 800dda8:	4885      	ldr	r0, [pc, #532]	; (800dfc0 <lwip_netconn_do_writemore+0x278>)
 800ddaa:	f00d ff87 	bl	801bcbc <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6a1b      	ldr	r3, [r3, #32]
 800ddb2:	699a      	ldr	r2, [r3, #24]
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	6a1b      	ldr	r3, [r3, #32]
 800ddb8:	695b      	ldr	r3, [r3, #20]
 800ddba:	429a      	cmp	r2, r3
 800ddbc:	d306      	bcc.n	800ddcc <lwip_netconn_do_writemore+0x84>
 800ddbe:	4b7e      	ldr	r3, [pc, #504]	; (800dfb8 <lwip_netconn_do_writemore+0x270>)
 800ddc0:	f240 6277 	movw	r2, #1655	; 0x677
 800ddc4:	4982      	ldr	r1, [pc, #520]	; (800dfd0 <lwip_netconn_do_writemore+0x288>)
 800ddc6:	487e      	ldr	r0, [pc, #504]	; (800dfc0 <lwip_netconn_do_writemore+0x278>)
 800ddc8:	f00d ff78 	bl	801bcbc <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	6a1b      	ldr	r3, [r3, #32]
 800ddd0:	899b      	ldrh	r3, [r3, #12]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d106      	bne.n	800dde4 <lwip_netconn_do_writemore+0x9c>
 800ddd6:	4b78      	ldr	r3, [pc, #480]	; (800dfb8 <lwip_netconn_do_writemore+0x270>)
 800ddd8:	f240 6279 	movw	r2, #1657	; 0x679
 800dddc:	497d      	ldr	r1, [pc, #500]	; (800dfd4 <lwip_netconn_do_writemore+0x28c>)
 800ddde:	4878      	ldr	r0, [pc, #480]	; (800dfc0 <lwip_netconn_do_writemore+0x278>)
 800dde0:	f00d ff6c 	bl	801bcbc <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	6a1b      	ldr	r3, [r3, #32]
 800dde8:	7f1b      	ldrb	r3, [r3, #28]
 800ddea:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	7f1b      	ldrb	r3, [r3, #28]
 800ddf0:	f003 0302 	and.w	r3, r3, #2
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d104      	bne.n	800de02 <lwip_netconn_do_writemore+0xba>
 800ddf8:	7ebb      	ldrb	r3, [r7, #26]
 800ddfa:	f003 0304 	and.w	r3, r3, #4
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d001      	beq.n	800de06 <lwip_netconn_do_writemore+0xbe>
 800de02:	2301      	movs	r3, #1
 800de04:	e000      	b.n	800de08 <lwip_netconn_do_writemore+0xc0>
 800de06:	2300      	movs	r3, #0
 800de08:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	6a1b      	ldr	r3, [r3, #32]
 800de0e:	689b      	ldr	r3, [r3, #8]
 800de10:	681a      	ldr	r2, [r3, #0]
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6a1b      	ldr	r3, [r3, #32]
 800de16:	691b      	ldr	r3, [r3, #16]
 800de18:	4413      	add	r3, r2
 800de1a:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	6a1b      	ldr	r3, [r3, #32]
 800de20:	689b      	ldr	r3, [r3, #8]
 800de22:	685a      	ldr	r2, [r3, #4]
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	6a1b      	ldr	r3, [r3, #32]
 800de28:	691b      	ldr	r3, [r3, #16]
 800de2a:	1ad3      	subs	r3, r2, r3
 800de2c:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800de2e:	693b      	ldr	r3, [r7, #16]
 800de30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800de34:	d307      	bcc.n	800de46 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800de36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800de3a:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800de3c:	7ebb      	ldrb	r3, [r7, #26]
 800de3e:	f043 0302 	orr.w	r3, r3, #2
 800de42:	76bb      	strb	r3, [r7, #26]
 800de44:	e001      	b.n	800de4a <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800de46:	693b      	ldr	r3, [r7, #16]
 800de48:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	685b      	ldr	r3, [r3, #4]
 800de4e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800de52:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800de54:	89fa      	ldrh	r2, [r7, #14]
 800de56:	8bbb      	ldrh	r3, [r7, #28]
 800de58:	429a      	cmp	r2, r3
 800de5a:	d216      	bcs.n	800de8a <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800de5c:	89fb      	ldrh	r3, [r7, #14]
 800de5e:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800de60:	7e3b      	ldrb	r3, [r7, #24]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d00d      	beq.n	800de82 <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800de66:	8bbb      	ldrh	r3, [r7, #28]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d10e      	bne.n	800de8a <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6a1b      	ldr	r3, [r3, #32]
 800de70:	699b      	ldr	r3, [r3, #24]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d102      	bne.n	800de7c <lwip_netconn_do_writemore+0x134>
 800de76:	f06f 0306 	mvn.w	r3, #6
 800de7a:	e000      	b.n	800de7e <lwip_netconn_do_writemore+0x136>
 800de7c:	2300      	movs	r3, #0
 800de7e:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800de80:	e07d      	b.n	800df7e <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800de82:	7ebb      	ldrb	r3, [r7, #26]
 800de84:	f043 0302 	orr.w	r3, r3, #2
 800de88:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	6a1b      	ldr	r3, [r3, #32]
 800de8e:	691a      	ldr	r2, [r3, #16]
 800de90:	8bbb      	ldrh	r3, [r7, #28]
 800de92:	441a      	add	r2, r3
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	6a1b      	ldr	r3, [r3, #32]
 800de98:	689b      	ldr	r3, [r3, #8]
 800de9a:	685b      	ldr	r3, [r3, #4]
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d906      	bls.n	800deae <lwip_netconn_do_writemore+0x166>
 800dea0:	4b45      	ldr	r3, [pc, #276]	; (800dfb8 <lwip_netconn_do_writemore+0x270>)
 800dea2:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800dea6:	494c      	ldr	r1, [pc, #304]	; (800dfd8 <lwip_netconn_do_writemore+0x290>)
 800dea8:	4845      	ldr	r0, [pc, #276]	; (800dfc0 <lwip_netconn_do_writemore+0x278>)
 800deaa:	f00d ff07 	bl	801bcbc <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800deae:	8bbb      	ldrh	r3, [r7, #28]
 800deb0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800deb4:	4293      	cmp	r3, r2
 800deb6:	d103      	bne.n	800dec0 <lwip_netconn_do_writemore+0x178>
 800deb8:	693b      	ldr	r3, [r7, #16]
 800deba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800debe:	d209      	bcs.n	800ded4 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800dec0:	693b      	ldr	r3, [r7, #16]
 800dec2:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800dec4:	8bba      	ldrh	r2, [r7, #28]
 800dec6:	429a      	cmp	r2, r3
 800dec8:	d10b      	bne.n	800dee2 <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	6a1b      	ldr	r3, [r3, #32]
 800dece:	899b      	ldrh	r3, [r3, #12]
 800ded0:	2b01      	cmp	r3, #1
 800ded2:	d906      	bls.n	800dee2 <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800ded4:	2301      	movs	r3, #1
 800ded6:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800ded8:	7ebb      	ldrb	r3, [r7, #26]
 800deda:	f043 0302 	orr.w	r3, r3, #2
 800dede:	76bb      	strb	r3, [r7, #26]
 800dee0:	e001      	b.n	800dee6 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800dee2:	2300      	movs	r3, #0
 800dee4:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	6858      	ldr	r0, [r3, #4]
 800deea:	7ebb      	ldrb	r3, [r7, #26]
 800deec:	8bba      	ldrh	r2, [r7, #28]
 800deee:	6979      	ldr	r1, [r7, #20]
 800def0:	f008 f8b6 	bl	8016060 <tcp_write>
 800def4:	4603      	mov	r3, r0
 800def6:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800def8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d12c      	bne.n	800df5a <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	6a1b      	ldr	r3, [r3, #32]
 800df04:	6999      	ldr	r1, [r3, #24]
 800df06:	8bba      	ldrh	r2, [r7, #28]
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	6a1b      	ldr	r3, [r3, #32]
 800df0c:	440a      	add	r2, r1
 800df0e:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6a1b      	ldr	r3, [r3, #32]
 800df14:	6919      	ldr	r1, [r3, #16]
 800df16:	8bba      	ldrh	r2, [r7, #28]
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	6a1b      	ldr	r3, [r3, #32]
 800df1c:	440a      	add	r2, r1
 800df1e:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6a1b      	ldr	r3, [r3, #32]
 800df24:	691a      	ldr	r2, [r3, #16]
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	6a1b      	ldr	r3, [r3, #32]
 800df2a:	689b      	ldr	r3, [r3, #8]
 800df2c:	685b      	ldr	r3, [r3, #4]
 800df2e:	429a      	cmp	r2, r3
 800df30:	d113      	bne.n	800df5a <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	6a1b      	ldr	r3, [r3, #32]
 800df36:	899a      	ldrh	r2, [r3, #12]
 800df38:	3a01      	subs	r2, #1
 800df3a:	b292      	uxth	r2, r2
 800df3c:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	6a1b      	ldr	r3, [r3, #32]
 800df42:	899b      	ldrh	r3, [r3, #12]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d008      	beq.n	800df5a <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	6a1b      	ldr	r3, [r3, #32]
 800df4c:	689a      	ldr	r2, [r3, #8]
 800df4e:	3208      	adds	r2, #8
 800df50:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6a1b      	ldr	r3, [r3, #32]
 800df56:	2200      	movs	r2, #0
 800df58:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800df5a:	7e7b      	ldrb	r3, [r7, #25]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d004      	beq.n	800df6a <lwip_netconn_do_writemore+0x222>
 800df60:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800df64:	2b00      	cmp	r3, #0
 800df66:	f43f af50 	beq.w	800de0a <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800df6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d004      	beq.n	800df7c <lwip_netconn_do_writemore+0x234>
 800df72:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800df76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df7a:	d146      	bne.n	800e00a <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800df7c:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800df7e:	7e3b      	ldrb	r3, [r7, #24]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d02b      	beq.n	800dfdc <lwip_netconn_do_writemore+0x294>
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6a1b      	ldr	r3, [r3, #32]
 800df88:	699a      	ldr	r2, [r3, #24]
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	6a1b      	ldr	r3, [r3, #32]
 800df8e:	695b      	ldr	r3, [r3, #20]
 800df90:	429a      	cmp	r2, r3
 800df92:	d223      	bcs.n	800dfdc <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d005      	beq.n	800dfa8 <lwip_netconn_do_writemore+0x260>
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	2103      	movs	r1, #3
 800dfa4:	6878      	ldr	r0, [r7, #4]
 800dfa6:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	7f1b      	ldrb	r3, [r3, #28]
 800dfac:	f043 0310 	orr.w	r3, r3, #16
 800dfb0:	b2da      	uxtb	r2, r3
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	771a      	strb	r2, [r3, #28]
 800dfb6:	e028      	b.n	800e00a <lwip_netconn_do_writemore+0x2c2>
 800dfb8:	0801e5f4 	.word	0x0801e5f4
 800dfbc:	0801e74c 	.word	0x0801e74c
 800dfc0:	0801e638 	.word	0x0801e638
 800dfc4:	0801ea54 	.word	0x0801ea54
 800dfc8:	0801e75c 	.word	0x0801e75c
 800dfcc:	0801ea74 	.word	0x0801ea74
 800dfd0:	0801ea8c 	.word	0x0801ea8c
 800dfd4:	0801eacc 	.word	0x0801eacc
 800dfd8:	0801eaf4 	.word	0x0801eaf4
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	685b      	ldr	r3, [r3, #4]
 800dfe0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800dfe4:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800dfe8:	d305      	bcc.n	800dff6 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	685b      	ldr	r3, [r3, #4]
 800dfee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800dff2:	2b04      	cmp	r3, #4
 800dff4:	d909      	bls.n	800e00a <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d005      	beq.n	800e00a <lwip_netconn_do_writemore+0x2c2>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e002:	2200      	movs	r2, #0
 800e004:	2103      	movs	r1, #3
 800e006:	6878      	ldr	r0, [r7, #4]
 800e008:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800e00a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d11d      	bne.n	800e04e <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	6a1b      	ldr	r3, [r3, #32]
 800e016:	699a      	ldr	r2, [r3, #24]
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	6a1b      	ldr	r3, [r3, #32]
 800e01c:	695b      	ldr	r3, [r3, #20]
 800e01e:	429a      	cmp	r2, r3
 800e020:	d002      	beq.n	800e028 <lwip_netconn_do_writemore+0x2e0>
 800e022:	7e3b      	ldrb	r3, [r7, #24]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d001      	beq.n	800e02c <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800e028:	2301      	movs	r3, #1
 800e02a:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	685b      	ldr	r3, [r3, #4]
 800e030:	4618      	mov	r0, r3
 800e032:	f008 fdff 	bl	8016c34 <tcp_output>
 800e036:	4603      	mov	r3, r0
 800e038:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800e03a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e03e:	f113 0f04 	cmn.w	r3, #4
 800e042:	d12c      	bne.n	800e09e <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e044:	7b3b      	ldrb	r3, [r7, #12]
 800e046:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e048:	2301      	movs	r3, #1
 800e04a:	76fb      	strb	r3, [r7, #27]
 800e04c:	e027      	b.n	800e09e <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800e04e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e052:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e056:	d120      	bne.n	800e09a <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	685b      	ldr	r3, [r3, #4]
 800e05c:	4618      	mov	r0, r3
 800e05e:	f008 fde9 	bl	8016c34 <tcp_output>
 800e062:	4603      	mov	r3, r0
 800e064:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800e066:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800e06a:	f113 0f04 	cmn.w	r3, #4
 800e06e:	d104      	bne.n	800e07a <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e070:	7b7b      	ldrb	r3, [r7, #13]
 800e072:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e074:	2301      	movs	r3, #1
 800e076:	76fb      	strb	r3, [r7, #27]
 800e078:	e011      	b.n	800e09e <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800e07a:	7e3b      	ldrb	r3, [r7, #24]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d00e      	beq.n	800e09e <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	6a1b      	ldr	r3, [r3, #32]
 800e084:	699b      	ldr	r3, [r3, #24]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d102      	bne.n	800e090 <lwip_netconn_do_writemore+0x348>
 800e08a:	f06f 0306 	mvn.w	r3, #6
 800e08e:	e000      	b.n	800e092 <lwip_netconn_do_writemore+0x34a>
 800e090:	2300      	movs	r3, #0
 800e092:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e094:	2301      	movs	r3, #1
 800e096:	76fb      	strb	r3, [r7, #27]
 800e098:	e001      	b.n	800e09e <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800e09a:	2301      	movs	r3, #1
 800e09c:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800e09e:	7efb      	ldrb	r3, [r7, #27]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d015      	beq.n	800e0d0 <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	6a1b      	ldr	r3, [r3, #32]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	330c      	adds	r3, #12
 800e0ac:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	6a1b      	ldr	r3, [r3, #32]
 800e0b2:	7ffa      	ldrb	r2, [r7, #31]
 800e0b4:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e0c2:	78fb      	ldrb	r3, [r7, #3]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d006      	beq.n	800e0d6 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800e0c8:	68b8      	ldr	r0, [r7, #8]
 800e0ca:	f00d f8ab 	bl	801b224 <sys_sem_signal>
 800e0ce:	e002      	b.n	800e0d6 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800e0d0:	f04f 33ff 	mov.w	r3, #4294967295
 800e0d4:	e000      	b.n	800e0d8 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800e0d6:	2300      	movs	r3, #0
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3720      	adds	r7, #32
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	bd80      	pop	{r7, pc}

0800e0e0 <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b084      	sub	sp, #16
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f7fe fe27 	bl	800cd44 <netconn_err>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e0fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d166      	bne.n	800e1d0 <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e102:	68bb      	ldr	r3, [r7, #8]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	781b      	ldrb	r3, [r3, #0]
 800e108:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e10c:	2b10      	cmp	r3, #16
 800e10e:	d15d      	bne.n	800e1cc <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 800e110:	68bb      	ldr	r3, [r7, #8]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	785b      	ldrb	r3, [r3, #1]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d002      	beq.n	800e120 <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 800e11a:	23fb      	movs	r3, #251	; 0xfb
 800e11c:	73fb      	strb	r3, [r7, #15]
 800e11e:	e057      	b.n	800e1d0 <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 800e120:	68bb      	ldr	r3, [r7, #8]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	685b      	ldr	r3, [r3, #4]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d04d      	beq.n	800e1c6 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	2201      	movs	r2, #1
 800e130:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e132:	68bb      	ldr	r3, [r7, #8]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	6a1b      	ldr	r3, [r3, #32]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d006      	beq.n	800e14a <lwip_netconn_do_write+0x6a>
 800e13c:	4b28      	ldr	r3, [pc, #160]	; (800e1e0 <lwip_netconn_do_write+0x100>)
 800e13e:	f240 7223 	movw	r2, #1827	; 0x723
 800e142:	4928      	ldr	r1, [pc, #160]	; (800e1e4 <lwip_netconn_do_write+0x104>)
 800e144:	4828      	ldr	r0, [pc, #160]	; (800e1e8 <lwip_netconn_do_write+0x108>)
 800e146:	f00d fdb9 	bl	801bcbc <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800e14a:	68bb      	ldr	r3, [r7, #8]
 800e14c:	695b      	ldr	r3, [r3, #20]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d106      	bne.n	800e160 <lwip_netconn_do_write+0x80>
 800e152:	4b23      	ldr	r3, [pc, #140]	; (800e1e0 <lwip_netconn_do_write+0x100>)
 800e154:	f240 7224 	movw	r2, #1828	; 0x724
 800e158:	4924      	ldr	r1, [pc, #144]	; (800e1ec <lwip_netconn_do_write+0x10c>)
 800e15a:	4823      	ldr	r0, [pc, #140]	; (800e1e8 <lwip_netconn_do_write+0x108>)
 800e15c:	f00d fdae 	bl	801bcbc <iprintf>
        msg->conn->current_msg = msg;
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	68ba      	ldr	r2, [r7, #8]
 800e166:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 800e168:	68bb      	ldr	r3, [r7, #8]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	2100      	movs	r1, #0
 800e16e:	4618      	mov	r0, r3
 800e170:	f7ff fdea 	bl	800dd48 <lwip_netconn_do_writemore>
 800e174:	4603      	mov	r3, r0
 800e176:	2b00      	cmp	r3, #0
 800e178:	d02e      	beq.n	800e1d8 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800e17a:	68bb      	ldr	r3, [r7, #8]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	785b      	ldrb	r3, [r3, #1]
 800e180:	2b01      	cmp	r3, #1
 800e182:	d006      	beq.n	800e192 <lwip_netconn_do_write+0xb2>
 800e184:	4b16      	ldr	r3, [pc, #88]	; (800e1e0 <lwip_netconn_do_write+0x100>)
 800e186:	f44f 62e5 	mov.w	r2, #1832	; 0x728
 800e18a:	4919      	ldr	r1, [pc, #100]	; (800e1f0 <lwip_netconn_do_write+0x110>)
 800e18c:	4816      	ldr	r0, [pc, #88]	; (800e1e8 <lwip_netconn_do_write+0x108>)
 800e18e:	f00d fd95 	bl	801bcbc <iprintf>
          UNLOCK_TCPIP_CORE();
 800e192:	4818      	ldr	r0, [pc, #96]	; (800e1f4 <lwip_netconn_do_write+0x114>)
 800e194:	f00d f8b7 	bl	801b306 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e198:	68bb      	ldr	r3, [r7, #8]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	330c      	adds	r3, #12
 800e19e:	2100      	movs	r1, #0
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	f00d f80e 	bl	801b1c2 <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800e1a6:	4813      	ldr	r0, [pc, #76]	; (800e1f4 <lwip_netconn_do_write+0x114>)
 800e1a8:	f00d f89e 	bl	801b2e8 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	785b      	ldrb	r3, [r3, #1]
 800e1b2:	2b01      	cmp	r3, #1
 800e1b4:	d110      	bne.n	800e1d8 <lwip_netconn_do_write+0xf8>
 800e1b6:	4b0a      	ldr	r3, [pc, #40]	; (800e1e0 <lwip_netconn_do_write+0x100>)
 800e1b8:	f240 722c 	movw	r2, #1836	; 0x72c
 800e1bc:	490c      	ldr	r1, [pc, #48]	; (800e1f0 <lwip_netconn_do_write+0x110>)
 800e1be:	480a      	ldr	r0, [pc, #40]	; (800e1e8 <lwip_netconn_do_write+0x108>)
 800e1c0:	f00d fd7c 	bl	801bcbc <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 800e1c4:	e008      	b.n	800e1d8 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 800e1c6:	23f5      	movs	r3, #245	; 0xf5
 800e1c8:	73fb      	strb	r3, [r7, #15]
 800e1ca:	e001      	b.n	800e1d0 <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 800e1cc:	23fa      	movs	r3, #250	; 0xfa
 800e1ce:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 800e1d0:	68bb      	ldr	r3, [r7, #8]
 800e1d2:	7bfa      	ldrb	r2, [r7, #15]
 800e1d4:	711a      	strb	r2, [r3, #4]
 800e1d6:	e000      	b.n	800e1da <lwip_netconn_do_write+0xfa>
        return;
 800e1d8:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 800e1da:	3710      	adds	r7, #16
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	bd80      	pop	{r7, pc}
 800e1e0:	0801e5f4 	.word	0x0801e5f4
 800e1e4:	0801e998 	.word	0x0801e998
 800e1e8:	0801e638 	.word	0x0801e638
 800e1ec:	0801eb20 	.word	0x0801eb20
 800e1f0:	0801e9b4 	.word	0x0801e9b4
 800e1f4:	2000a0a4 	.word	0x2000a0a4

0800e1f8 <lwip_netconn_do_getaddr>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_getaddr(void *m)
{
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b084      	sub	sp, #16
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	60fb      	str	r3, [r7, #12]

  if (msg->conn->pcb.ip != NULL) {
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	685b      	ldr	r3, [r3, #4]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d06b      	beq.n	800e2e6 <lwip_netconn_do_getaddr+0xee>
    if (msg->msg.ad.local) {
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	7c1b      	ldrb	r3, [r3, #16]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d007      	beq.n	800e226 <lwip_netconn_do_getaddr+0x2e>
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	685a      	ldr	r2, [r3, #4]
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	689b      	ldr	r3, [r3, #8]
 800e220:	6812      	ldr	r2, [r2, #0]
 800e222:	601a      	str	r2, [r3, #0]
 800e224:	e006      	b.n	800e234 <lwip_netconn_do_getaddr+0x3c>
                   msg->conn->pcb.ip->local_ip);
    } else {
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	685a      	ldr	r2, [r3, #4]
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	689b      	ldr	r3, [r3, #8]
 800e230:	6852      	ldr	r2, [r2, #4]
 800e232:	601a      	str	r2, [r3, #0]
                   msg->conn->pcb.ip->remote_ip);
    }

    msg->err = ERR_OK;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2200      	movs	r2, #0
 800e238:	711a      	strb	r2, [r3, #4]
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	781b      	ldrb	r3, [r3, #0]
 800e240:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e244:	2b10      	cmp	r3, #16
 800e246:	d021      	beq.n	800e28c <lwip_netconn_do_getaddr+0x94>
 800e248:	2b20      	cmp	r3, #32
 800e24a:	d144      	bne.n	800e2d6 <lwip_netconn_do_getaddr+0xde>
        }
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        if (msg->msg.ad.local) {
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	7c1b      	ldrb	r3, [r3, #16]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d007      	beq.n	800e264 <lwip_netconn_do_getaddr+0x6c>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->local_port;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	685a      	ldr	r2, [r3, #4]
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	68db      	ldr	r3, [r3, #12]
 800e25e:	8a52      	ldrh	r2, [r2, #18]
 800e260:	801a      	strh	r2, [r3, #0]
            msg->err = ERR_CONN;
          } else {
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
          }
        }
        break;
 800e262:	e044      	b.n	800e2ee <lwip_netconn_do_getaddr+0xf6>
          if ((msg->conn->pcb.udp->flags & UDP_FLAGS_CONNECTED) == 0) {
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	7c1b      	ldrb	r3, [r3, #16]
 800e26c:	f003 0304 	and.w	r3, r3, #4
 800e270:	2b00      	cmp	r3, #0
 800e272:	d103      	bne.n	800e27c <lwip_netconn_do_getaddr+0x84>
            msg->err = ERR_CONN;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	22f5      	movs	r2, #245	; 0xf5
 800e278:	711a      	strb	r2, [r3, #4]
        break;
 800e27a:	e038      	b.n	800e2ee <lwip_netconn_do_getaddr+0xf6>
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	685a      	ldr	r2, [r3, #4]
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	68db      	ldr	r3, [r3, #12]
 800e286:	8a92      	ldrh	r2, [r2, #20]
 800e288:	801a      	strh	r2, [r3, #0]
        break;
 800e28a:	e030      	b.n	800e2ee <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        if ((msg->msg.ad.local == 0) &&
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	7c1b      	ldrb	r3, [r3, #16]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d10f      	bne.n	800e2b4 <lwip_netconn_do_getaddr+0xbc>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	685b      	ldr	r3, [r3, #4]
 800e29a:	7d1b      	ldrb	r3, [r3, #20]
        if ((msg->msg.ad.local == 0) &&
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d005      	beq.n	800e2ac <lwip_netconn_do_getaddr+0xb4>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	685b      	ldr	r3, [r3, #4]
 800e2a6:	7d1b      	ldrb	r3, [r3, #20]
 800e2a8:	2b01      	cmp	r3, #1
 800e2aa:	d103      	bne.n	800e2b4 <lwip_netconn_do_getaddr+0xbc>
          /* pcb is not connected and remote name is requested */
          msg->err = ERR_CONN;
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	22f5      	movs	r2, #245	; 0xf5
 800e2b0:	711a      	strb	r2, [r3, #4]
        } else {
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
        }
        break;
 800e2b2:	e01c      	b.n	800e2ee <lwip_netconn_do_getaddr+0xf6>
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	7c1b      	ldrb	r3, [r3, #16]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d004      	beq.n	800e2c6 <lwip_netconn_do_getaddr+0xce>
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	685b      	ldr	r3, [r3, #4]
 800e2c2:	8adb      	ldrh	r3, [r3, #22]
 800e2c4:	e003      	b.n	800e2ce <lwip_netconn_do_getaddr+0xd6>
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	685b      	ldr	r3, [r3, #4]
 800e2cc:	8b1b      	ldrh	r3, [r3, #24]
 800e2ce:	68fa      	ldr	r2, [r7, #12]
 800e2d0:	68d2      	ldr	r2, [r2, #12]
 800e2d2:	8013      	strh	r3, [r2, #0]
        break;
 800e2d4:	e00b      	b.n	800e2ee <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_TCP */
      default:
        LWIP_ASSERT("invalid netconn_type", 0);
 800e2d6:	4b08      	ldr	r3, [pc, #32]	; (800e2f8 <lwip_netconn_do_getaddr+0x100>)
 800e2d8:	f240 727d 	movw	r2, #1917	; 0x77d
 800e2dc:	4907      	ldr	r1, [pc, #28]	; (800e2fc <lwip_netconn_do_getaddr+0x104>)
 800e2de:	4808      	ldr	r0, [pc, #32]	; (800e300 <lwip_netconn_do_getaddr+0x108>)
 800e2e0:	f00d fcec 	bl	801bcbc <iprintf>
        break;
 800e2e4:	e003      	b.n	800e2ee <lwip_netconn_do_getaddr+0xf6>
    }
  } else {
    msg->err = ERR_CONN;
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	22f5      	movs	r2, #245	; 0xf5
 800e2ea:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e2ec:	bf00      	nop
 800e2ee:	bf00      	nop
 800e2f0:	3710      	adds	r7, #16
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	bd80      	pop	{r7, pc}
 800e2f6:	bf00      	nop
 800e2f8:	0801e5f4 	.word	0x0801e5f4
 800e2fc:	0801eb34 	.word	0x0801eb34
 800e300:	0801e638 	.word	0x0801e638

0800e304 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b084      	sub	sp, #16
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	785b      	ldrb	r3, [r3, #1]
 800e316:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	685b      	ldr	r3, [r3, #4]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d069      	beq.n	800e3f6 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	781b      	ldrb	r3, [r3, #0]
 800e328:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800e32c:	2b10      	cmp	r3, #16
 800e32e:	d162      	bne.n	800e3f6 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800e334:	2b03      	cmp	r3, #3
 800e336:	d002      	beq.n	800e33e <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800e338:	7afb      	ldrb	r3, [r7, #11]
 800e33a:	2b02      	cmp	r3, #2
 800e33c:	d05b      	beq.n	800e3f6 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800e33e:	7afb      	ldrb	r3, [r7, #11]
 800e340:	2b03      	cmp	r3, #3
 800e342:	d103      	bne.n	800e34c <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	22f5      	movs	r2, #245	; 0xf5
 800e348:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800e34a:	e059      	b.n	800e400 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800e34c:	7afb      	ldrb	r3, [r7, #11]
 800e34e:	2b01      	cmp	r3, #1
 800e350:	d103      	bne.n	800e35a <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	22fb      	movs	r2, #251	; 0xfb
 800e356:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800e358:	e052      	b.n	800e400 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	7a1b      	ldrb	r3, [r3, #8]
 800e35e:	f003 0301 	and.w	r3, r3, #1
 800e362:	2b00      	cmp	r3, #0
 800e364:	d004      	beq.n	800e370 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	4618      	mov	r0, r3
 800e36c:	f7ff f968 	bl	800d640 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	6a1b      	ldr	r3, [r3, #32]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d006      	beq.n	800e388 <lwip_netconn_do_close+0x84>
 800e37a:	4b23      	ldr	r3, [pc, #140]	; (800e408 <lwip_netconn_do_close+0x104>)
 800e37c:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800e380:	4922      	ldr	r1, [pc, #136]	; (800e40c <lwip_netconn_do_close+0x108>)
 800e382:	4823      	ldr	r0, [pc, #140]	; (800e410 <lwip_netconn_do_close+0x10c>)
 800e384:	f00d fc9a 	bl	801bcbc <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	2204      	movs	r2, #4
 800e38e:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	68fa      	ldr	r2, [r7, #12]
 800e396:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	2100      	movs	r1, #0
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f7ff f9cc 	bl	800d73c <lwip_netconn_do_close_internal>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d029      	beq.n	800e3fe <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	785b      	ldrb	r3, [r3, #1]
 800e3b0:	2b04      	cmp	r3, #4
 800e3b2:	d006      	beq.n	800e3c2 <lwip_netconn_do_close+0xbe>
 800e3b4:	4b14      	ldr	r3, [pc, #80]	; (800e408 <lwip_netconn_do_close+0x104>)
 800e3b6:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800e3ba:	4916      	ldr	r1, [pc, #88]	; (800e414 <lwip_netconn_do_close+0x110>)
 800e3bc:	4814      	ldr	r0, [pc, #80]	; (800e410 <lwip_netconn_do_close+0x10c>)
 800e3be:	f00d fc7d 	bl	801bcbc <iprintf>
        UNLOCK_TCPIP_CORE();
 800e3c2:	4815      	ldr	r0, [pc, #84]	; (800e418 <lwip_netconn_do_close+0x114>)
 800e3c4:	f00c ff9f 	bl	801b306 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	330c      	adds	r3, #12
 800e3ce:	2100      	movs	r1, #0
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	f00c fef6 	bl	801b1c2 <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800e3d6:	4810      	ldr	r0, [pc, #64]	; (800e418 <lwip_netconn_do_close+0x114>)
 800e3d8:	f00c ff86 	bl	801b2e8 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	785b      	ldrb	r3, [r3, #1]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d00b      	beq.n	800e3fe <lwip_netconn_do_close+0xfa>
 800e3e6:	4b08      	ldr	r3, [pc, #32]	; (800e408 <lwip_netconn_do_close+0x104>)
 800e3e8:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800e3ec:	4909      	ldr	r1, [pc, #36]	; (800e414 <lwip_netconn_do_close+0x110>)
 800e3ee:	4808      	ldr	r0, [pc, #32]	; (800e410 <lwip_netconn_do_close+0x10c>)
 800e3f0:	f00d fc64 	bl	801bcbc <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800e3f4:	e003      	b.n	800e3fe <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	22f5      	movs	r2, #245	; 0xf5
 800e3fa:	711a      	strb	r2, [r3, #4]
 800e3fc:	e000      	b.n	800e400 <lwip_netconn_do_close+0xfc>
      return;
 800e3fe:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e400:	3710      	adds	r7, #16
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
 800e406:	bf00      	nop
 800e408:	0801e5f4 	.word	0x0801e5f4
 800e40c:	0801e998 	.word	0x0801e998
 800e410:	0801e638 	.word	0x0801e638
 800e414:	0801e9b4 	.word	0x0801e9b4
 800e418:	2000a0a4 	.word	0x2000a0a4

0800e41c <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 800e41c:	b480      	push	{r7}
 800e41e:	b083      	sub	sp, #12
 800e420:	af00      	add	r7, sp, #0
 800e422:	4603      	mov	r3, r0
 800e424:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 800e426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	dc04      	bgt.n	800e438 <err_to_errno+0x1c>
 800e42e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e432:	f113 0f10 	cmn.w	r3, #16
 800e436:	da01      	bge.n	800e43c <err_to_errno+0x20>
    return EIO;
 800e438:	2305      	movs	r3, #5
 800e43a:	e005      	b.n	800e448 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 800e43c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e440:	425b      	negs	r3, r3
 800e442:	4a04      	ldr	r2, [pc, #16]	; (800e454 <err_to_errno+0x38>)
 800e444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800e448:	4618      	mov	r0, r3
 800e44a:	370c      	adds	r7, #12
 800e44c:	46bd      	mov	sp, r7
 800e44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e452:	4770      	bx	lr
 800e454:	08021bd0 	.word	0x08021bd0

0800e458 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800e458:	b580      	push	{r7, lr}
 800e45a:	b082      	sub	sp, #8
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d013      	beq.n	800e48e <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d00b      	beq.n	800e486 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	4618      	mov	r0, r3
 800e474:	f003 f8f2 	bl	801165c <pbuf_free>
      buf->p = buf->ptr = NULL;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2200      	movs	r2, #0
 800e47c:	605a      	str	r2, [r3, #4]
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	685a      	ldr	r2, [r3, #4]
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800e486:	6879      	ldr	r1, [r7, #4]
 800e488:	2006      	movs	r0, #6
 800e48a:	f002 fa11 	bl	80108b0 <memp_free>
  }
}
 800e48e:	bf00      	nop
 800e490:	3708      	adds	r7, #8
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}
	...

0800e498 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 800e498:	b580      	push	{r7, lr}
 800e49a:	b082      	sub	sp, #8
 800e49c:	af00      	add	r7, sp, #0
 800e49e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d106      	bne.n	800e4b4 <netbuf_free+0x1c>
 800e4a6:	4b0d      	ldr	r3, [pc, #52]	; (800e4dc <netbuf_free+0x44>)
 800e4a8:	2281      	movs	r2, #129	; 0x81
 800e4aa:	490d      	ldr	r1, [pc, #52]	; (800e4e0 <netbuf_free+0x48>)
 800e4ac:	480d      	ldr	r0, [pc, #52]	; (800e4e4 <netbuf_free+0x4c>)
 800e4ae:	f00d fc05 	bl	801bcbc <iprintf>
 800e4b2:	e00f      	b.n	800e4d4 <netbuf_free+0x3c>
  if (buf->p != NULL) {
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d004      	beq.n	800e4c6 <netbuf_free+0x2e>
    pbuf_free(buf->p);
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	f003 f8cb 	bl	801165c <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	605a      	str	r2, [r3, #4]
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	685a      	ldr	r2, [r3, #4]
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 800e4d4:	3708      	adds	r7, #8
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	bd80      	pop	{r7, pc}
 800e4da:	bf00      	nop
 800e4dc:	0801eb4c 	.word	0x0801eb4c
 800e4e0:	0801ebe8 	.word	0x0801ebe8
 800e4e4:	0801eb9c 	.word	0x0801eb9c

0800e4e8 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b084      	sub	sp, #16
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	60f8      	str	r0, [r7, #12]
 800e4f0:	60b9      	str	r1, [r7, #8]
 800e4f2:	4613      	mov	r3, r2
 800e4f4:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d108      	bne.n	800e50e <netbuf_ref+0x26>
 800e4fc:	4b1c      	ldr	r3, [pc, #112]	; (800e570 <netbuf_ref+0x88>)
 800e4fe:	2299      	movs	r2, #153	; 0x99
 800e500:	491c      	ldr	r1, [pc, #112]	; (800e574 <netbuf_ref+0x8c>)
 800e502:	481d      	ldr	r0, [pc, #116]	; (800e578 <netbuf_ref+0x90>)
 800e504:	f00d fbda 	bl	801bcbc <iprintf>
 800e508:	f06f 030f 	mvn.w	r3, #15
 800e50c:	e02b      	b.n	800e566 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	2b00      	cmp	r3, #0
 800e514:	d004      	beq.n	800e520 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	4618      	mov	r0, r3
 800e51c:	f003 f89e 	bl	801165c <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800e520:	2241      	movs	r2, #65	; 0x41
 800e522:	2100      	movs	r1, #0
 800e524:	2036      	movs	r0, #54	; 0x36
 800e526:	f002 fd83 	bl	8011030 <pbuf_alloc>
 800e52a:	4602      	mov	r2, r0
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d105      	bne.n	800e544 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	2200      	movs	r2, #0
 800e53c:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800e53e:	f04f 33ff 	mov.w	r3, #4294967295
 800e542:	e010      	b.n	800e566 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	68ba      	ldr	r2, [r7, #8]
 800e54a:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	88fa      	ldrh	r2, [r7, #6]
 800e552:	811a      	strh	r2, [r3, #8]
 800e554:	68fa      	ldr	r2, [r7, #12]
 800e556:	6812      	ldr	r2, [r2, #0]
 800e558:	891b      	ldrh	r3, [r3, #8]
 800e55a:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	681a      	ldr	r2, [r3, #0]
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800e564:	2300      	movs	r3, #0
}
 800e566:	4618      	mov	r0, r3
 800e568:	3710      	adds	r7, #16
 800e56a:	46bd      	mov	sp, r7
 800e56c:	bd80      	pop	{r7, pc}
 800e56e:	bf00      	nop
 800e570:	0801eb4c 	.word	0x0801eb4c
 800e574:	0801ec04 	.word	0x0801ec04
 800e578:	0801eb9c 	.word	0x0801eb9c

0800e57c <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 800e57c:	b480      	push	{r7}
 800e57e:	b085      	sub	sp, #20
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	db02      	blt.n	800e594 <tryget_socket_unconn_nouse+0x18>
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2b03      	cmp	r3, #3
 800e592:	dd01      	ble.n	800e598 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 800e594:	2300      	movs	r3, #0
 800e596:	e003      	b.n	800e5a0 <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	011b      	lsls	r3, r3, #4
 800e59c:	4a03      	ldr	r2, [pc, #12]	; (800e5ac <tryget_socket_unconn_nouse+0x30>)
 800e59e:	4413      	add	r3, r2
}
 800e5a0:	4618      	mov	r0, r3
 800e5a2:	3714      	adds	r7, #20
 800e5a4:	46bd      	mov	sp, r7
 800e5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5aa:	4770      	bx	lr
 800e5ac:	2000475c 	.word	0x2000475c

0800e5b0 <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b084      	sub	sp, #16
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f7ff ffdf 	bl	800e57c <tryget_socket_unconn_nouse>
 800e5be:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
}
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	3710      	adds	r7, #16
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}

0800e5ca <tryget_socket_unconn_locked>:

/* Like tryget_socket_unconn(), but called under SYS_ARCH_PROTECT lock. */
static struct lwip_sock *
tryget_socket_unconn_locked(int fd)
{
 800e5ca:	b580      	push	{r7, lr}
 800e5cc:	b084      	sub	sp, #16
 800e5ce:	af00      	add	r7, sp, #0
 800e5d0:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	f7ff ffd2 	bl	800e57c <tryget_socket_unconn_nouse>
 800e5d8:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used_locked(ret)) {
      return NULL;
    }
  }
  return ret;
 800e5da:	68fb      	ldr	r3, [r7, #12]
}
 800e5dc:	4618      	mov	r0, r3
 800e5de:	3710      	adds	r7, #16
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	bd80      	pop	{r7, pc}

0800e5e4 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b084      	sub	sp, #16
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f7ff ffdf 	bl	800e5b0 <tryget_socket_unconn>
 800e5f2:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d005      	beq.n	800e606 <tryget_socket+0x22>
    if (sock->conn) {
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d001      	beq.n	800e606 <tryget_socket+0x22>
      return sock;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	e000      	b.n	800e608 <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 800e606:	2300      	movs	r3, #0
}
 800e608:	4618      	mov	r0, r3
 800e60a:	3710      	adds	r7, #16
 800e60c:	46bd      	mov	sp, r7
 800e60e:	bd80      	pop	{r7, pc}

0800e610 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b084      	sub	sp, #16
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 800e618:	6878      	ldr	r0, [r7, #4]
 800e61a:	f7ff ffe3 	bl	800e5e4 <tryget_socket>
 800e61e:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	2b00      	cmp	r3, #0
 800e624:	d104      	bne.n	800e630 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 800e626:	4b05      	ldr	r3, [pc, #20]	; (800e63c <get_socket+0x2c>)
 800e628:	2209      	movs	r2, #9
 800e62a:	601a      	str	r2, [r3, #0]
    return NULL;
 800e62c:	2300      	movs	r3, #0
 800e62e:	e000      	b.n	800e632 <get_socket+0x22>
  }
  return sock;
 800e630:	68fb      	ldr	r3, [r7, #12]
}
 800e632:	4618      	mov	r0, r3
 800e634:	3710      	adds	r7, #16
 800e636:	46bd      	mov	sp, r7
 800e638:	bd80      	pop	{r7, pc}
 800e63a:	bf00      	nop
 800e63c:	2000d7d8 	.word	0x2000d7d8

0800e640 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 800e640:	b580      	push	{r7, lr}
 800e642:	b084      	sub	sp, #16
 800e644:	af00      	add	r7, sp, #0
 800e646:	6078      	str	r0, [r7, #4]
 800e648:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800e64a:	2300      	movs	r3, #0
 800e64c:	60fb      	str	r3, [r7, #12]
 800e64e:	e052      	b.n	800e6f6 <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 800e650:	f00c fe8c 	bl	801b36c <sys_arch_protect>
 800e654:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 800e656:	4a2c      	ldr	r2, [pc, #176]	; (800e708 <alloc_socket+0xc8>)
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	011b      	lsls	r3, r3, #4
 800e65c:	4413      	add	r3, r2
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d142      	bne.n	800e6ea <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 800e664:	4a28      	ldr	r2, [pc, #160]	; (800e708 <alloc_socket+0xc8>)
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	011b      	lsls	r3, r3, #4
 800e66a:	4413      	add	r3, r2
 800e66c:	687a      	ldr	r2, [r7, #4]
 800e66e:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 800e670:	68b8      	ldr	r0, [r7, #8]
 800e672:	f00c fe89 	bl	801b388 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 800e676:	4a24      	ldr	r2, [pc, #144]	; (800e708 <alloc_socket+0xc8>)
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	011b      	lsls	r3, r3, #4
 800e67c:	4413      	add	r3, r2
 800e67e:	3304      	adds	r3, #4
 800e680:	2200      	movs	r2, #0
 800e682:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 800e684:	4a20      	ldr	r2, [pc, #128]	; (800e708 <alloc_socket+0xc8>)
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	011b      	lsls	r3, r3, #4
 800e68a:	4413      	add	r3, r2
 800e68c:	330e      	adds	r3, #14
 800e68e:	781b      	ldrb	r3, [r3, #0]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d006      	beq.n	800e6a2 <alloc_socket+0x62>
 800e694:	4b1d      	ldr	r3, [pc, #116]	; (800e70c <alloc_socket+0xcc>)
 800e696:	f240 220e 	movw	r2, #526	; 0x20e
 800e69a:	491d      	ldr	r1, [pc, #116]	; (800e710 <alloc_socket+0xd0>)
 800e69c:	481d      	ldr	r0, [pc, #116]	; (800e714 <alloc_socket+0xd4>)
 800e69e:	f00d fb0d 	bl	801bcbc <iprintf>
      sockets[i].rcvevent   = 0;
 800e6a2:	4a19      	ldr	r2, [pc, #100]	; (800e708 <alloc_socket+0xc8>)
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	011b      	lsls	r3, r3, #4
 800e6a8:	4413      	add	r3, r2
 800e6aa:	3308      	adds	r3, #8
 800e6ac:	2200      	movs	r2, #0
 800e6ae:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	781b      	ldrb	r3, [r3, #0]
 800e6b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e6b8:	2b10      	cmp	r3, #16
 800e6ba:	d102      	bne.n	800e6c2 <alloc_socket+0x82>
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d001      	beq.n	800e6c6 <alloc_socket+0x86>
 800e6c2:	2301      	movs	r3, #1
 800e6c4:	e000      	b.n	800e6c8 <alloc_socket+0x88>
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	b299      	uxth	r1, r3
 800e6ca:	4a0f      	ldr	r2, [pc, #60]	; (800e708 <alloc_socket+0xc8>)
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	011b      	lsls	r3, r3, #4
 800e6d0:	4413      	add	r3, r2
 800e6d2:	330a      	adds	r3, #10
 800e6d4:	460a      	mov	r2, r1
 800e6d6:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 800e6d8:	4a0b      	ldr	r2, [pc, #44]	; (800e708 <alloc_socket+0xc8>)
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	011b      	lsls	r3, r3, #4
 800e6de:	4413      	add	r3, r2
 800e6e0:	330c      	adds	r3, #12
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	e00a      	b.n	800e700 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 800e6ea:	68b8      	ldr	r0, [r7, #8]
 800e6ec:	f00c fe4c 	bl	801b388 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	3301      	adds	r3, #1
 800e6f4:	60fb      	str	r3, [r7, #12]
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	2b03      	cmp	r3, #3
 800e6fa:	dda9      	ble.n	800e650 <alloc_socket+0x10>
  }
  return -1;
 800e6fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e700:	4618      	mov	r0, r3
 800e702:	3710      	adds	r7, #16
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}
 800e708:	2000475c 	.word	0x2000475c
 800e70c:	0801ece4 	.word	0x0801ece4
 800e710:	0801ed18 	.word	0x0801ed18
 800e714:	0801ed38 	.word	0x0801ed38

0800e718 <lwip_bind>:
  return newsock;
}

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 800e718:	b580      	push	{r7, lr}
 800e71a:	b08a      	sub	sp, #40	; 0x28
 800e71c:	af00      	add	r7, sp, #0
 800e71e:	60f8      	str	r0, [r7, #12]
 800e720:	60b9      	str	r1, [r7, #8]
 800e722:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 800e724:	68f8      	ldr	r0, [r7, #12]
 800e726:	f7ff ff73 	bl	800e610 <get_socket>
 800e72a:	6278      	str	r0, [r7, #36]	; 0x24
  if (!sock) {
 800e72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d102      	bne.n	800e738 <lwip_bind+0x20>
    return -1;
 800e732:	f04f 33ff 	mov.w	r3, #4294967295
 800e736:	e051      	b.n	800e7dc <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	2b10      	cmp	r3, #16
 800e73c:	d108      	bne.n	800e750 <lwip_bind+0x38>
 800e73e:	68bb      	ldr	r3, [r7, #8]
 800e740:	785b      	ldrb	r3, [r3, #1]
 800e742:	2b02      	cmp	r3, #2
 800e744:	d104      	bne.n	800e750 <lwip_bind+0x38>
 800e746:	68bb      	ldr	r3, [r7, #8]
 800e748:	f003 0303 	and.w	r3, r3, #3
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d014      	beq.n	800e77a <lwip_bind+0x62>
 800e750:	4b24      	ldr	r3, [pc, #144]	; (800e7e4 <lwip_bind+0xcc>)
 800e752:	f240 22e2 	movw	r2, #738	; 0x2e2
 800e756:	4924      	ldr	r1, [pc, #144]	; (800e7e8 <lwip_bind+0xd0>)
 800e758:	4824      	ldr	r0, [pc, #144]	; (800e7ec <lwip_bind+0xd4>)
 800e75a:	f00d faaf 	bl	801bcbc <iprintf>
 800e75e:	f06f 000f 	mvn.w	r0, #15
 800e762:	f7ff fe5b 	bl	800e41c <err_to_errno>
 800e766:	6178      	str	r0, [r7, #20]
 800e768:	697b      	ldr	r3, [r7, #20]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d002      	beq.n	800e774 <lwip_bind+0x5c>
 800e76e:	4a20      	ldr	r2, [pc, #128]	; (800e7f0 <lwip_bind+0xd8>)
 800e770:	697b      	ldr	r3, [r7, #20]
 800e772:	6013      	str	r3, [r2, #0]
 800e774:	f04f 33ff 	mov.w	r3, #4294967295
 800e778:	e030      	b.n	800e7dc <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 800e77a:	68bb      	ldr	r3, [r7, #8]
 800e77c:	685b      	ldr	r3, [r3, #4]
 800e77e:	613b      	str	r3, [r7, #16]
 800e780:	68bb      	ldr	r3, [r7, #8]
 800e782:	885b      	ldrh	r3, [r3, #2]
 800e784:	4618      	mov	r0, r3
 800e786:	f001 fb8b 	bl	800fea0 <lwip_htons>
 800e78a:	4603      	mov	r3, r0
 800e78c:	847b      	strh	r3, [r7, #34]	; 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 800e78e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e794:	f107 0110 	add.w	r1, r7, #16
 800e798:	4618      	mov	r0, r3
 800e79a:	f7fd ff69 	bl	800c670 <netconn_bind>
 800e79e:	4603      	mov	r3, r0
 800e7a0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

  if (err != ERR_OK) {
 800e7a4:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d00e      	beq.n	800e7ca <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 800e7ac:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	f7ff fe33 	bl	800e41c <err_to_errno>
 800e7b6:	61b8      	str	r0, [r7, #24]
 800e7b8:	69bb      	ldr	r3, [r7, #24]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d002      	beq.n	800e7c4 <lwip_bind+0xac>
 800e7be:	4a0c      	ldr	r2, [pc, #48]	; (800e7f0 <lwip_bind+0xd8>)
 800e7c0:	69bb      	ldr	r3, [r7, #24]
 800e7c2:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800e7c4:	f04f 33ff 	mov.w	r3, #4294967295
 800e7c8:	e008      	b.n	800e7dc <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	61fb      	str	r3, [r7, #28]
 800e7ce:	69fb      	ldr	r3, [r7, #28]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d002      	beq.n	800e7da <lwip_bind+0xc2>
 800e7d4:	4a06      	ldr	r2, [pc, #24]	; (800e7f0 <lwip_bind+0xd8>)
 800e7d6:	69fb      	ldr	r3, [r7, #28]
 800e7d8:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800e7da:	2300      	movs	r3, #0
}
 800e7dc:	4618      	mov	r0, r3
 800e7de:	3728      	adds	r7, #40	; 0x28
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bd80      	pop	{r7, pc}
 800e7e4:	0801ece4 	.word	0x0801ece4
 800e7e8:	0801ed88 	.word	0x0801ed88
 800e7ec:	0801ed38 	.word	0x0801ed38
 800e7f0:	2000d7d8 	.word	0x2000d7d8

0800e7f4 <lwip_recv_tcp>:
 * until "len" bytes are received or we're otherwise done.
 * Keeps sock->lastdata for peeking or partly copying.
 */
static ssize_t
lwip_recv_tcp(struct lwip_sock *sock, void *mem, size_t len, int flags)
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b08c      	sub	sp, #48	; 0x30
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	60f8      	str	r0, [r7, #12]
 800e7fc:	60b9      	str	r1, [r7, #8]
 800e7fe:	607a      	str	r2, [r7, #4]
 800e800:	603b      	str	r3, [r7, #0]
  u8_t apiflags = NETCONN_NOAUTORCVD;
 800e802:	2308      	movs	r3, #8
 800e804:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  ssize_t recvd = 0;
 800e808:	2300      	movs	r3, #0
 800e80a:	62bb      	str	r3, [r7, #40]	; 0x28
  ssize_t recv_left = (len <= SSIZE_MAX) ? (ssize_t)len : SSIZE_MAX;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	db01      	blt.n	800e816 <lwip_recv_tcp+0x22>
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	e001      	b.n	800e81a <lwip_recv_tcp+0x26>
 800e816:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800e81a:	627b      	str	r3, [r7, #36]	; 0x24

  LWIP_ASSERT("no socket given", sock != NULL);
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d106      	bne.n	800e830 <lwip_recv_tcp+0x3c>
 800e822:	4b74      	ldr	r3, [pc, #464]	; (800e9f4 <lwip_recv_tcp+0x200>)
 800e824:	f240 329e 	movw	r2, #926	; 0x39e
 800e828:	4973      	ldr	r1, [pc, #460]	; (800e9f8 <lwip_recv_tcp+0x204>)
 800e82a:	4874      	ldr	r0, [pc, #464]	; (800e9fc <lwip_recv_tcp+0x208>)
 800e82c:	f00d fa46 	bl	801bcbc <iprintf>
  LWIP_ASSERT("this should be checked internally", NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP);
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	781b      	ldrb	r3, [r3, #0]
 800e836:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e83a:	2b10      	cmp	r3, #16
 800e83c:	d006      	beq.n	800e84c <lwip_recv_tcp+0x58>
 800e83e:	4b6d      	ldr	r3, [pc, #436]	; (800e9f4 <lwip_recv_tcp+0x200>)
 800e840:	f240 329f 	movw	r2, #927	; 0x39f
 800e844:	496e      	ldr	r1, [pc, #440]	; (800ea00 <lwip_recv_tcp+0x20c>)
 800e846:	486d      	ldr	r0, [pc, #436]	; (800e9fc <lwip_recv_tcp+0x208>)
 800e848:	f00d fa38 	bl	801bcbc <iprintf>

  if (flags & MSG_DONTWAIT) {
 800e84c:	683b      	ldr	r3, [r7, #0]
 800e84e:	f003 0308 	and.w	r3, r3, #8
 800e852:	2b00      	cmp	r3, #0
 800e854:	d005      	beq.n	800e862 <lwip_recv_tcp+0x6e>
    apiflags |= NETCONN_DONTBLOCK;
 800e856:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e85a:	f043 0304 	orr.w	r3, r3, #4
 800e85e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    err_t err;
    u16_t copylen;

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: top while sock->lastdata=%p\n", (void *)sock->lastdata.pbuf));
    /* Check if there is data left from the last recv operation. */
    if (sock->lastdata.pbuf) {
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	685b      	ldr	r3, [r3, #4]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d003      	beq.n	800e872 <lwip_recv_tcp+0x7e>
      p = sock->lastdata.pbuf;
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	685b      	ldr	r3, [r3, #4]
 800e86e:	617b      	str	r3, [r7, #20]
 800e870:	e036      	b.n	800e8e0 <lwip_recv_tcp+0xec>
    } else {
      /* No data was left from the previous operation, so we try to get
         some from the network. */
      err = netconn_recv_tcp_pbuf_flags(sock->conn, &p, apiflags);
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800e87a:	f107 0114 	add.w	r1, r7, #20
 800e87e:	4618      	mov	r0, r3
 800e880:	f7fe f8d8 	bl	800ca34 <netconn_recv_tcp_pbuf_flags>
 800e884:	4603      	mov	r3, r0
 800e886:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: netconn_recv err=%d, pbuf=%p\n",
                                  err, (void *)p));

      if (err != ERR_OK) {
 800e88a:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d019      	beq.n	800e8c6 <lwip_recv_tcp+0xd2>
        if (recvd > 0) {
 800e892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e894:	2b00      	cmp	r3, #0
 800e896:	f300 808d 	bgt.w	800e9b4 <lwip_recv_tcp+0x1c0>
          goto lwip_recv_tcp_done;
        }
        /* We should really do some error checking here. */
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: p == NULL, error is \"%s\"!\n",
                                    lwip_strerr(err)));
        sock_set_errno(sock, err_to_errno(err));
 800e89a:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800e89e:	4618      	mov	r0, r3
 800e8a0:	f7ff fdbc 	bl	800e41c <err_to_errno>
 800e8a4:	61f8      	str	r0, [r7, #28]
 800e8a6:	69fb      	ldr	r3, [r7, #28]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d002      	beq.n	800e8b2 <lwip_recv_tcp+0xbe>
 800e8ac:	4a55      	ldr	r2, [pc, #340]	; (800ea04 <lwip_recv_tcp+0x210>)
 800e8ae:	69fb      	ldr	r3, [r7, #28]
 800e8b0:	6013      	str	r3, [r2, #0]
        if (err == ERR_CLSD) {
 800e8b2:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800e8b6:	f113 0f0f 	cmn.w	r3, #15
 800e8ba:	d101      	bne.n	800e8c0 <lwip_recv_tcp+0xcc>
          return 0;
 800e8bc:	2300      	movs	r3, #0
 800e8be:	e094      	b.n	800e9ea <lwip_recv_tcp+0x1f6>
        } else {
          return -1;
 800e8c0:	f04f 33ff 	mov.w	r3, #4294967295
 800e8c4:	e091      	b.n	800e9ea <lwip_recv_tcp+0x1f6>
        }
      }
      LWIP_ASSERT("p != NULL", p != NULL);
 800e8c6:	697b      	ldr	r3, [r7, #20]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d106      	bne.n	800e8da <lwip_recv_tcp+0xe6>
 800e8cc:	4b49      	ldr	r3, [pc, #292]	; (800e9f4 <lwip_recv_tcp+0x200>)
 800e8ce:	f240 32c5 	movw	r2, #965	; 0x3c5
 800e8d2:	494d      	ldr	r1, [pc, #308]	; (800ea08 <lwip_recv_tcp+0x214>)
 800e8d4:	4849      	ldr	r0, [pc, #292]	; (800e9fc <lwip_recv_tcp+0x208>)
 800e8d6:	f00d f9f1 	bl	801bcbc <iprintf>
      sock->lastdata.pbuf = p;
 800e8da:	697a      	ldr	r2, [r7, #20]
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	605a      	str	r2, [r3, #4]
    }

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: buflen=%"U16_F" recv_left=%d off=%d\n",
                                p->tot_len, (int)recv_left, (int)recvd));

    if (recv_left > p->tot_len) {
 800e8e0:	697b      	ldr	r3, [r7, #20]
 800e8e2:	891b      	ldrh	r3, [r3, #8]
 800e8e4:	461a      	mov	r2, r3
 800e8e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8e8:	4293      	cmp	r3, r2
 800e8ea:	dd03      	ble.n	800e8f4 <lwip_recv_tcp+0x100>
      copylen = p->tot_len;
 800e8ec:	697b      	ldr	r3, [r7, #20]
 800e8ee:	891b      	ldrh	r3, [r3, #8]
 800e8f0:	847b      	strh	r3, [r7, #34]	; 0x22
 800e8f2:	e001      	b.n	800e8f8 <lwip_recv_tcp+0x104>
    } else {
      copylen = (u16_t)recv_left;
 800e8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8f6:	847b      	strh	r3, [r7, #34]	; 0x22
    }
    if (recvd + copylen < recvd) {
 800e8f8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e8fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8fc:	4413      	add	r3, r2
 800e8fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e900:	429a      	cmp	r2, r3
 800e902:	dd03      	ble.n	800e90c <lwip_recv_tcp+0x118>
      /* overflow */
      copylen = (u16_t)(SSIZE_MAX - recvd);
 800e904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e906:	b29b      	uxth	r3, r3
 800e908:	43db      	mvns	r3, r3
 800e90a:	847b      	strh	r3, [r7, #34]	; 0x22
    }

    /* copy the contents of the received buffer into
    the supplied memory pointer mem */
    pbuf_copy_partial(p, (u8_t *)mem + recvd, copylen, 0);
 800e90c:	6978      	ldr	r0, [r7, #20]
 800e90e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e910:	68ba      	ldr	r2, [r7, #8]
 800e912:	18d1      	adds	r1, r2, r3
 800e914:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e916:	2300      	movs	r3, #0
 800e918:	f003 f8a6 	bl	8011a68 <pbuf_copy_partial>

    recvd += copylen;
 800e91c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e91e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e920:	4413      	add	r3, r2
 800e922:	62bb      	str	r3, [r7, #40]	; 0x28

    /* TCP combines multiple pbufs for one recv */
    LWIP_ASSERT("invalid copylen, len would underflow", recv_left >= copylen);
 800e924:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e926:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e928:	429a      	cmp	r2, r3
 800e92a:	da06      	bge.n	800e93a <lwip_recv_tcp+0x146>
 800e92c:	4b31      	ldr	r3, [pc, #196]	; (800e9f4 <lwip_recv_tcp+0x200>)
 800e92e:	f240 32dd 	movw	r2, #989	; 0x3dd
 800e932:	4936      	ldr	r1, [pc, #216]	; (800ea0c <lwip_recv_tcp+0x218>)
 800e934:	4831      	ldr	r0, [pc, #196]	; (800e9fc <lwip_recv_tcp+0x208>)
 800e936:	f00d f9c1 	bl	801bcbc <iprintf>
    recv_left -= copylen;
 800e93a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e93c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e93e:	1ad3      	subs	r3, r2, r3
 800e940:	627b      	str	r3, [r7, #36]	; 0x24

    /* Unless we peek the incoming message... */
    if ((flags & MSG_PEEK) == 0) {
 800e942:	683b      	ldr	r3, [r7, #0]
 800e944:	f003 0301 	and.w	r3, r3, #1
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d123      	bne.n	800e994 <lwip_recv_tcp+0x1a0>
      /* ... check if there is data left in the pbuf */
      LWIP_ASSERT("invalid copylen", p->tot_len >= copylen);
 800e94c:	697b      	ldr	r3, [r7, #20]
 800e94e:	891b      	ldrh	r3, [r3, #8]
 800e950:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e952:	429a      	cmp	r2, r3
 800e954:	d906      	bls.n	800e964 <lwip_recv_tcp+0x170>
 800e956:	4b27      	ldr	r3, [pc, #156]	; (800e9f4 <lwip_recv_tcp+0x200>)
 800e958:	f240 32e3 	movw	r2, #995	; 0x3e3
 800e95c:	492c      	ldr	r1, [pc, #176]	; (800ea10 <lwip_recv_tcp+0x21c>)
 800e95e:	4827      	ldr	r0, [pc, #156]	; (800e9fc <lwip_recv_tcp+0x208>)
 800e960:	f00d f9ac 	bl	801bcbc <iprintf>
      if (p->tot_len - copylen > 0) {
 800e964:	697b      	ldr	r3, [r7, #20]
 800e966:	891b      	ldrh	r3, [r3, #8]
 800e968:	461a      	mov	r2, r3
 800e96a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e96c:	1ad3      	subs	r3, r2, r3
 800e96e:	2b00      	cmp	r3, #0
 800e970:	dd09      	ble.n	800e986 <lwip_recv_tcp+0x192>
        /* If so, it should be saved in the sock structure for the next recv call.
           We store the pbuf but hide/free the consumed data: */
        sock->lastdata.pbuf = pbuf_free_header(p, copylen);
 800e972:	697b      	ldr	r3, [r7, #20]
 800e974:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e976:	4611      	mov	r1, r2
 800e978:	4618      	mov	r0, r3
 800e97a:	f002 fe3c 	bl	80115f6 <pbuf_free_header>
 800e97e:	4602      	mov	r2, r0
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	605a      	str	r2, [r3, #4]
 800e984:	e006      	b.n	800e994 <lwip_recv_tcp+0x1a0>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: lastdata now pbuf=%p\n", (void *)sock->lastdata.pbuf));
      } else {
        sock->lastdata.pbuf = NULL;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	2200      	movs	r2, #0
 800e98a:	605a      	str	r2, [r3, #4]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: deleting pbuf=%p\n", (void *)p));
        pbuf_free(p);
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	4618      	mov	r0, r3
 800e990:	f002 fe64 	bl	801165c <pbuf_free>
      }
    }
    /* once we have some data to return, only add more if we don't need to wait */
    apiflags |= NETCONN_DONTBLOCK | NETCONN_NOFIN;
 800e994:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e998:	f043 0314 	orr.w	r3, r3, #20
 800e99c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    /* @todo: do we need to support peeking more than one pbuf? */
  } while ((recv_left > 0) && !(flags & MSG_PEEK));
 800e9a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	dd08      	ble.n	800e9b8 <lwip_recv_tcp+0x1c4>
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	f003 0301 	and.w	r3, r3, #1
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	f43f af58 	beq.w	800e862 <lwip_recv_tcp+0x6e>
lwip_recv_tcp_done:
 800e9b2:	e001      	b.n	800e9b8 <lwip_recv_tcp+0x1c4>
          goto lwip_recv_tcp_done;
 800e9b4:	bf00      	nop
 800e9b6:	e000      	b.n	800e9ba <lwip_recv_tcp+0x1c6>
lwip_recv_tcp_done:
 800e9b8:	bf00      	nop
  if ((recvd > 0) && !(flags & MSG_PEEK)) {
 800e9ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	dd0b      	ble.n	800e9d8 <lwip_recv_tcp+0x1e4>
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	f003 0301 	and.w	r3, r3, #1
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d106      	bne.n	800e9d8 <lwip_recv_tcp+0x1e4>
    /* ensure window update after copying all data */
    netconn_tcp_recvd(sock->conn, (size_t)recvd);
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e9d0:	4611      	mov	r1, r2
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	f7fd ff7c 	bl	800c8d0 <netconn_tcp_recvd>
  }
  sock_set_errno(sock, 0);
 800e9d8:	2300      	movs	r3, #0
 800e9da:	61bb      	str	r3, [r7, #24]
 800e9dc:	69bb      	ldr	r3, [r7, #24]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d002      	beq.n	800e9e8 <lwip_recv_tcp+0x1f4>
 800e9e2:	4a08      	ldr	r2, [pc, #32]	; (800ea04 <lwip_recv_tcp+0x210>)
 800e9e4:	69bb      	ldr	r3, [r7, #24]
 800e9e6:	6013      	str	r3, [r2, #0]
  return recvd;
 800e9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	3730      	adds	r7, #48	; 0x30
 800e9ee:	46bd      	mov	sp, r7
 800e9f0:	bd80      	pop	{r7, pc}
 800e9f2:	bf00      	nop
 800e9f4:	0801ece4 	.word	0x0801ece4
 800e9f8:	0801eddc 	.word	0x0801eddc
 800e9fc:	0801ed38 	.word	0x0801ed38
 800ea00:	0801edec 	.word	0x0801edec
 800ea04:	2000d7d8 	.word	0x2000d7d8
 800ea08:	0801ee10 	.word	0x0801ee10
 800ea0c:	0801ee1c 	.word	0x0801ee1c
 800ea10:	0801ee44 	.word	0x0801ee44

0800ea14 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 800ea14:	b590      	push	{r4, r7, lr}
 800ea16:	b08b      	sub	sp, #44	; 0x2c
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	60f8      	str	r0, [r7, #12]
 800ea1c:	60b9      	str	r1, [r7, #8]
 800ea1e:	603b      	str	r3, [r7, #0]
 800ea20:	4613      	mov	r3, r2
 800ea22:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 800ea24:	2300      	movs	r3, #0
 800ea26:	627b      	str	r3, [r7, #36]	; 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 800ea28:	68bb      	ldr	r3, [r7, #8]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d106      	bne.n	800ea3c <lwip_sock_make_addr+0x28>
 800ea2e:	4b2b      	ldr	r3, [pc, #172]	; (800eadc <lwip_sock_make_addr+0xc8>)
 800ea30:	f240 4207 	movw	r2, #1031	; 0x407
 800ea34:	492a      	ldr	r1, [pc, #168]	; (800eae0 <lwip_sock_make_addr+0xcc>)
 800ea36:	482b      	ldr	r0, [pc, #172]	; (800eae4 <lwip_sock_make_addr+0xd0>)
 800ea38:	f00d f940 	bl	801bcbc <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 800ea3c:	683b      	ldr	r3, [r7, #0]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d106      	bne.n	800ea50 <lwip_sock_make_addr+0x3c>
 800ea42:	4b26      	ldr	r3, [pc, #152]	; (800eadc <lwip_sock_make_addr+0xc8>)
 800ea44:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800ea48:	4927      	ldr	r1, [pc, #156]	; (800eae8 <lwip_sock_make_addr+0xd4>)
 800ea4a:	4826      	ldr	r0, [pc, #152]	; (800eae4 <lwip_sock_make_addr+0xd0>)
 800ea4c:	f00d f936 	bl	801bcbc <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 800ea50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d106      	bne.n	800ea64 <lwip_sock_make_addr+0x50>
 800ea56:	4b21      	ldr	r3, [pc, #132]	; (800eadc <lwip_sock_make_addr+0xc8>)
 800ea58:	f240 4209 	movw	r2, #1033	; 0x409
 800ea5c:	4923      	ldr	r1, [pc, #140]	; (800eaec <lwip_sock_make_addr+0xd8>)
 800ea5e:	4821      	ldr	r0, [pc, #132]	; (800eae4 <lwip_sock_make_addr+0xd0>)
 800ea60:	f00d f92c 	bl	801bcbc <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 800ea64:	f107 0314 	add.w	r3, r7, #20
 800ea68:	2210      	movs	r2, #16
 800ea6a:	701a      	strb	r2, [r3, #0]
 800ea6c:	f107 0314 	add.w	r3, r7, #20
 800ea70:	2202      	movs	r2, #2
 800ea72:	705a      	strb	r2, [r3, #1]
 800ea74:	f107 0414 	add.w	r4, r7, #20
 800ea78:	88fb      	ldrh	r3, [r7, #6]
 800ea7a:	4618      	mov	r0, r3
 800ea7c:	f001 fa10 	bl	800fea0 <lwip_htons>
 800ea80:	4603      	mov	r3, r0
 800ea82:	8063      	strh	r3, [r4, #2]
 800ea84:	f107 0314 	add.w	r3, r7, #20
 800ea88:	68ba      	ldr	r2, [r7, #8]
 800ea8a:	6812      	ldr	r2, [r2, #0]
 800ea8c:	605a      	str	r2, [r3, #4]
 800ea8e:	f107 0314 	add.w	r3, r7, #20
 800ea92:	3308      	adds	r3, #8
 800ea94:	2208      	movs	r2, #8
 800ea96:	2100      	movs	r1, #0
 800ea98:	4618      	mov	r0, r3
 800ea9a:	f00c fcc5 	bl	801b428 <memset>
  if (*fromlen < saddr.sa.sa_len) {
 800ea9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	7d3a      	ldrb	r2, [r7, #20]
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d202      	bcs.n	800eaae <lwip_sock_make_addr+0x9a>
    truncated = 1;
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	627b      	str	r3, [r7, #36]	; 0x24
 800eaac:	e008      	b.n	800eac0 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 800eaae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	7d3a      	ldrb	r2, [r7, #20]
 800eab4:	4293      	cmp	r3, r2
 800eab6:	d903      	bls.n	800eac0 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 800eab8:	7d3b      	ldrb	r3, [r7, #20]
 800eaba:	461a      	mov	r2, r3
 800eabc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eabe:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 800eac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eac2:	681a      	ldr	r2, [r3, #0]
 800eac4:	f107 0314 	add.w	r3, r7, #20
 800eac8:	4619      	mov	r1, r3
 800eaca:	6838      	ldr	r0, [r7, #0]
 800eacc:	f00c fc9e 	bl	801b40c <memcpy>
  return truncated;
 800ead0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	372c      	adds	r7, #44	; 0x2c
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd90      	pop	{r4, r7, pc}
 800eada:	bf00      	nop
 800eadc:	0801ece4 	.word	0x0801ece4
 800eae0:	0801ee54 	.word	0x0801ee54
 800eae4:	0801ed38 	.word	0x0801ed38
 800eae8:	0801ee68 	.word	0x0801ee68
 800eaec:	0801ee78 	.word	0x0801ee78

0800eaf0 <lwip_recv_tcp_from>:

#if LWIP_TCP
/* Helper function to get a tcp socket's remote address info */
static int
lwip_recv_tcp_from(struct lwip_sock *sock, struct sockaddr *from, socklen_t *fromlen, const char *dbg_fn, int dbg_s, ssize_t dbg_ret)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b088      	sub	sp, #32
 800eaf4:	af02      	add	r7, sp, #8
 800eaf6:	60f8      	str	r0, [r7, #12]
 800eaf8:	60b9      	str	r1, [r7, #8]
 800eafa:	607a      	str	r2, [r7, #4]
 800eafc:	603b      	str	r3, [r7, #0]
  if (sock == NULL) {
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d101      	bne.n	800eb08 <lwip_recv_tcp_from+0x18>
    return 0;
 800eb04:	2300      	movs	r3, #0
 800eb06:	e021      	b.n	800eb4c <lwip_recv_tcp_from+0x5c>
  LWIP_UNUSED_ARG(dbg_fn);
  LWIP_UNUSED_ARG(dbg_s);
  LWIP_UNUSED_ARG(dbg_ret);

#if !SOCKETS_DEBUG
  if (from && fromlen)
 800eb08:	68bb      	ldr	r3, [r7, #8]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d01d      	beq.n	800eb4a <lwip_recv_tcp_from+0x5a>
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d01a      	beq.n	800eb4a <lwip_recv_tcp_from+0x5a>
#endif /* !SOCKETS_DEBUG */
  {
    /* get remote addr/port from tcp_pcb */
    u16_t port;
    ip_addr_t tmpaddr;
    netconn_getaddr(sock->conn, &tmpaddr, &port, 0);
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	6818      	ldr	r0, [r3, #0]
 800eb18:	f107 0216 	add.w	r2, r7, #22
 800eb1c:	f107 0110 	add.w	r1, r7, #16
 800eb20:	2300      	movs	r3, #0
 800eb22:	f7fd fd53 	bl	800c5cc <netconn_getaddr>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("%s(%d):  addr=", dbg_fn, dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, tmpaddr);
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", port, (int)dbg_ret));
    if (from && fromlen) {
 800eb26:	68bb      	ldr	r3, [r7, #8]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d00e      	beq.n	800eb4a <lwip_recv_tcp_from+0x5a>
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d00b      	beq.n	800eb4a <lwip_recv_tcp_from+0x5a>
      return lwip_sock_make_addr(sock->conn, &tmpaddr, port, from, fromlen);
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	6818      	ldr	r0, [r3, #0]
 800eb36:	8afa      	ldrh	r2, [r7, #22]
 800eb38:	f107 0110 	add.w	r1, r7, #16
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	9300      	str	r3, [sp, #0]
 800eb40:	68bb      	ldr	r3, [r7, #8]
 800eb42:	f7ff ff67 	bl	800ea14 <lwip_sock_make_addr>
 800eb46:	4603      	mov	r3, r0
 800eb48:	e000      	b.n	800eb4c <lwip_recv_tcp_from+0x5c>
    }
  }
  return 0;
 800eb4a:	2300      	movs	r3, #0
}
 800eb4c:	4618      	mov	r0, r3
 800eb4e:	3718      	adds	r7, #24
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}

0800eb54 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 800eb54:	b590      	push	{r4, r7, lr}
 800eb56:	b08d      	sub	sp, #52	; 0x34
 800eb58:	af02      	add	r7, sp, #8
 800eb5a:	60f8      	str	r0, [r7, #12]
 800eb5c:	60b9      	str	r1, [r7, #8]
 800eb5e:	607a      	str	r2, [r7, #4]
 800eb60:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	689b      	ldr	r3, [r3, #8]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d10d      	bne.n	800eb86 <lwip_recvfrom_udp_raw+0x32>
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	68db      	ldr	r3, [r3, #12]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	dd09      	ble.n	800eb86 <lwip_recvfrom_udp_raw+0x32>
 800eb72:	4b5e      	ldr	r3, [pc, #376]	; (800ecec <lwip_recvfrom_udp_raw+0x198>)
 800eb74:	f240 4249 	movw	r2, #1097	; 0x449
 800eb78:	495d      	ldr	r1, [pc, #372]	; (800ecf0 <lwip_recvfrom_udp_raw+0x19c>)
 800eb7a:	485e      	ldr	r0, [pc, #376]	; (800ecf4 <lwip_recvfrom_udp_raw+0x1a0>)
 800eb7c:	f00d f89e 	bl	801bcbc <iprintf>
 800eb80:	f06f 030f 	mvn.w	r3, #15
 800eb84:	e0ad      	b.n	800ece2 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 800eb86:	68bb      	ldr	r3, [r7, #8]
 800eb88:	f003 0308 	and.w	r3, r3, #8
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d003      	beq.n	800eb98 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 800eb90:	2304      	movs	r3, #4
 800eb92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800eb96:	e002      	b.n	800eb9e <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 800eb98:	2300      	movs	r3, #0
 800eb9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	685b      	ldr	r3, [r3, #4]
 800eba2:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 800eba4:	693b      	ldr	r3, [r7, #16]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d11e      	bne.n	800ebe8 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ebb2:	f107 0110 	add.w	r1, r7, #16
 800ebb6:	4618      	mov	r0, r3
 800ebb8:	f7fd ff68 	bl	800ca8c <netconn_recv_udp_raw_netbuf_flags>
 800ebbc:	4603      	mov	r3, r0
 800ebbe:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 800ebc0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d002      	beq.n	800ebce <lwip_recvfrom_udp_raw+0x7a>
      return err;
 800ebc8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ebcc:	e089      	b.n	800ece2 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800ebce:	693b      	ldr	r3, [r7, #16]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d106      	bne.n	800ebe2 <lwip_recvfrom_udp_raw+0x8e>
 800ebd4:	4b45      	ldr	r3, [pc, #276]	; (800ecec <lwip_recvfrom_udp_raw+0x198>)
 800ebd6:	f240 425e 	movw	r2, #1118	; 0x45e
 800ebda:	4947      	ldr	r1, [pc, #284]	; (800ecf8 <lwip_recvfrom_udp_raw+0x1a4>)
 800ebdc:	4845      	ldr	r0, [pc, #276]	; (800ecf4 <lwip_recvfrom_udp_raw+0x1a0>)
 800ebde:	f00d f86d 	bl	801bcbc <iprintf>
    sock->lastdata.netbuf = buf;
 800ebe2:	693a      	ldr	r2, [r7, #16]
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 800ebe8:	693b      	ldr	r3, [r7, #16]
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	891b      	ldrh	r3, [r3, #8]
 800ebee:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	847b      	strh	r3, [r7, #34]	; 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	61fb      	str	r3, [r7, #28]
 800ebf8:	e029      	b.n	800ec4e <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 800ebfa:	8b3a      	ldrh	r2, [r7, #24]
 800ebfc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ebfe:	1ad3      	subs	r3, r2, r3
 800ec00:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	689a      	ldr	r2, [r3, #8]
 800ec06:	69fb      	ldr	r3, [r7, #28]
 800ec08:	00db      	lsls	r3, r3, #3
 800ec0a:	4413      	add	r3, r2
 800ec0c:	685a      	ldr	r2, [r3, #4]
 800ec0e:	8afb      	ldrh	r3, [r7, #22]
 800ec10:	429a      	cmp	r2, r3
 800ec12:	d902      	bls.n	800ec1a <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 800ec14:	8afb      	ldrh	r3, [r7, #22]
 800ec16:	84bb      	strh	r3, [r7, #36]	; 0x24
 800ec18:	e006      	b.n	800ec28 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	689a      	ldr	r2, [r3, #8]
 800ec1e:	69fb      	ldr	r3, [r7, #28]
 800ec20:	00db      	lsls	r3, r3, #3
 800ec22:	4413      	add	r3, r2
 800ec24:	685b      	ldr	r3, [r3, #4]
 800ec26:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 800ec28:	693b      	ldr	r3, [r7, #16]
 800ec2a:	6818      	ldr	r0, [r3, #0]
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	689a      	ldr	r2, [r3, #8]
 800ec30:	69fb      	ldr	r3, [r7, #28]
 800ec32:	00db      	lsls	r3, r3, #3
 800ec34:	4413      	add	r3, r2
 800ec36:	6819      	ldr	r1, [r3, #0]
 800ec38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ec3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ec3c:	f002 ff14 	bl	8011a68 <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 800ec40:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ec42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec44:	4413      	add	r3, r2
 800ec46:	847b      	strh	r3, [r7, #34]	; 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800ec48:	69fb      	ldr	r3, [r7, #28]
 800ec4a:	3301      	adds	r3, #1
 800ec4c:	61fb      	str	r3, [r7, #28]
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	68db      	ldr	r3, [r3, #12]
 800ec52:	69fa      	ldr	r2, [r7, #28]
 800ec54:	429a      	cmp	r2, r3
 800ec56:	da03      	bge.n	800ec60 <lwip_recvfrom_udp_raw+0x10c>
 800ec58:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ec5a:	8b3b      	ldrh	r3, [r7, #24]
 800ec5c:	429a      	cmp	r2, r3
 800ec5e:	d3cc      	bcc.n	800ebfa <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d01a      	beq.n	800ec9e <lwip_recvfrom_udp_raw+0x14a>
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	685b      	ldr	r3, [r3, #4]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d016      	beq.n	800ec9e <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d012      	beq.n	800ec9e <lwip_recvfrom_udp_raw+0x14a>
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	685b      	ldr	r3, [r3, #4]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d00e      	beq.n	800ec9e <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	6818      	ldr	r0, [r3, #0]
 800ec84:	693b      	ldr	r3, [r7, #16]
 800ec86:	f103 0108 	add.w	r1, r3, #8
 800ec8a:	693b      	ldr	r3, [r7, #16]
 800ec8c:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	3304      	adds	r3, #4
 800ec96:	9300      	str	r3, [sp, #0]
 800ec98:	4623      	mov	r3, r4
 800ec9a:	f7ff febb 	bl	800ea14 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2200      	movs	r2, #0
 800eca2:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	691b      	ldr	r3, [r3, #16]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d007      	beq.n	800ecbc <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 800ecac:	2300      	movs	r3, #0
 800ecae:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 800ecb0:	7d7b      	ldrb	r3, [r7, #21]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d102      	bne.n	800ecbc <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	2200      	movs	r2, #0
 800ecba:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	f003 0301 	and.w	r3, r3, #1
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d106      	bne.n	800ecd4 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	2200      	movs	r2, #0
 800ecca:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 800eccc:	693b      	ldr	r3, [r7, #16]
 800ecce:	4618      	mov	r0, r3
 800ecd0:	f7ff fbc2 	bl	800e458 <netbuf_delete>
  }
  if (datagram_len) {
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d002      	beq.n	800ece0 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	8b3a      	ldrh	r2, [r7, #24]
 800ecde:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 800ece0:	2300      	movs	r3, #0
}
 800ece2:	4618      	mov	r0, r3
 800ece4:	372c      	adds	r7, #44	; 0x2c
 800ece6:	46bd      	mov	sp, r7
 800ece8:	bd90      	pop	{r4, r7, pc}
 800ecea:	bf00      	nop
 800ecec:	0801ece4 	.word	0x0801ece4
 800ecf0:	0801ee88 	.word	0x0801ee88
 800ecf4:	0801ed38 	.word	0x0801ed38
 800ecf8:	0801eeb4 	.word	0x0801eeb4

0800ecfc <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b096      	sub	sp, #88	; 0x58
 800ed00:	af02      	add	r7, sp, #8
 800ed02:	60f8      	str	r0, [r7, #12]
 800ed04:	60b9      	str	r1, [r7, #8]
 800ed06:	607a      	str	r2, [r7, #4]
 800ed08:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 800ed0a:	68f8      	ldr	r0, [r7, #12]
 800ed0c:	f7ff fc80 	bl	800e610 <get_socket>
 800ed10:	64f8      	str	r0, [r7, #76]	; 0x4c
  if (!sock) {
 800ed12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d102      	bne.n	800ed1e <lwip_recvfrom+0x22>
    return -1;
 800ed18:	f04f 33ff 	mov.w	r3, #4294967295
 800ed1c:	e078      	b.n	800ee10 <lwip_recvfrom+0x114>
  }
#if LWIP_TCP
  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800ed1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	781b      	ldrb	r3, [r3, #0]
 800ed24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ed28:	2b10      	cmp	r3, #16
 800ed2a:	d112      	bne.n	800ed52 <lwip_recvfrom+0x56>
    ret = lwip_recv_tcp(sock, mem, len, flags);
 800ed2c:	683b      	ldr	r3, [r7, #0]
 800ed2e:	687a      	ldr	r2, [r7, #4]
 800ed30:	68b9      	ldr	r1, [r7, #8]
 800ed32:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ed34:	f7ff fd5e 	bl	800e7f4 <lwip_recv_tcp>
 800ed38:	6478      	str	r0, [r7, #68]	; 0x44
    lwip_recv_tcp_from(sock, from, fromlen, "lwip_recvfrom", s, ret);
 800ed3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed3c:	9301      	str	r3, [sp, #4]
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	9300      	str	r3, [sp, #0]
 800ed42:	4b35      	ldr	r3, [pc, #212]	; (800ee18 <lwip_recvfrom+0x11c>)
 800ed44:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ed46:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ed48:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ed4a:	f7ff fed1 	bl	800eaf0 <lwip_recv_tcp_from>
    done_socket(sock);
    return ret;
 800ed4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed50:	e05e      	b.n	800ee10 <lwip_recvfrom+0x114>
  } else
#endif
  {
    u16_t datagram_len = 0;
 800ed52:	2300      	movs	r3, #0
 800ed54:	877b      	strh	r3, [r7, #58]	; 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 800ed56:	68bb      	ldr	r3, [r7, #8]
 800ed58:	633b      	str	r3, [r7, #48]	; 0x30
    vec.iov_len = len;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	637b      	str	r3, [r7, #52]	; 0x34
    msg.msg_control = NULL;
 800ed5e:	2300      	movs	r3, #0
 800ed60:	627b      	str	r3, [r7, #36]	; 0x24
    msg.msg_controllen = 0;
 800ed62:	2300      	movs	r3, #0
 800ed64:	62bb      	str	r3, [r7, #40]	; 0x28
    msg.msg_flags = 0;
 800ed66:	2300      	movs	r3, #0
 800ed68:	62fb      	str	r3, [r7, #44]	; 0x2c
    msg.msg_iov = &vec;
 800ed6a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ed6e:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 800ed70:	2301      	movs	r3, #1
 800ed72:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 800ed74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ed76:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 800ed78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d002      	beq.n	800ed84 <lwip_recvfrom+0x88>
 800ed7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	e000      	b.n	800ed86 <lwip_recvfrom+0x8a>
 800ed84:	2300      	movs	r3, #0
 800ed86:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 800ed88:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 800ed8c:	f107 0214 	add.w	r2, r7, #20
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	9300      	str	r3, [sp, #0]
 800ed94:	460b      	mov	r3, r1
 800ed96:	6839      	ldr	r1, [r7, #0]
 800ed98:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ed9a:	f7ff fedb 	bl	800eb54 <lwip_recvfrom_udp_raw>
 800ed9e:	4603      	mov	r3, r0
 800eda0:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    if (err != ERR_OK) {
 800eda4:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d00e      	beq.n	800edca <lwip_recvfrom+0xce>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 800edac:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 800edb0:	4618      	mov	r0, r3
 800edb2:	f7ff fb33 	bl	800e41c <err_to_errno>
 800edb6:	63f8      	str	r0, [r7, #60]	; 0x3c
 800edb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d002      	beq.n	800edc4 <lwip_recvfrom+0xc8>
 800edbe:	4a17      	ldr	r2, [pc, #92]	; (800ee1c <lwip_recvfrom+0x120>)
 800edc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800edc2:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800edc4:	f04f 33ff 	mov.w	r3, #4294967295
 800edc8:	e022      	b.n	800ee10 <lwip_recvfrom+0x114>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 800edca:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800edcc:	461a      	mov	r2, r3
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	4293      	cmp	r3, r2
 800edd2:	bf28      	it	cs
 800edd4:	4613      	movcs	r3, r2
 800edd6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800edda:	4293      	cmp	r3, r2
 800eddc:	d206      	bcs.n	800edec <lwip_recvfrom+0xf0>
 800edde:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ede0:	461a      	mov	r2, r3
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	4293      	cmp	r3, r2
 800ede6:	bf28      	it	cs
 800ede8:	4613      	movcs	r3, r2
 800edea:	e001      	b.n	800edf0 <lwip_recvfrom+0xf4>
 800edec:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800edf0:	647b      	str	r3, [r7, #68]	; 0x44
    if (fromlen) {
 800edf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d002      	beq.n	800edfe <lwip_recvfrom+0x102>
      *fromlen = msg.msg_namelen;
 800edf8:	69ba      	ldr	r2, [r7, #24]
 800edfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800edfc:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 800edfe:	2300      	movs	r3, #0
 800ee00:	643b      	str	r3, [r7, #64]	; 0x40
 800ee02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d002      	beq.n	800ee0e <lwip_recvfrom+0x112>
 800ee08:	4a04      	ldr	r2, [pc, #16]	; (800ee1c <lwip_recvfrom+0x120>)
 800ee0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee0c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 800ee0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800ee10:	4618      	mov	r0, r3
 800ee12:	3750      	adds	r7, #80	; 0x50
 800ee14:	46bd      	mov	sp, r7
 800ee16:	bd80      	pop	{r7, pc}
 800ee18:	0801eec0 	.word	0x0801eec0
 800ee1c:	2000d7d8 	.word	0x2000d7d8

0800ee20 <lwip_send>:
#endif /* LWIP_UDP || LWIP_RAW */
}

ssize_t
lwip_send(int s, const void *data, size_t size, int flags)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b08a      	sub	sp, #40	; 0x28
 800ee24:	af02      	add	r7, sp, #8
 800ee26:	60f8      	str	r0, [r7, #12]
 800ee28:	60b9      	str	r1, [r7, #8]
 800ee2a:	607a      	str	r2, [r7, #4]
 800ee2c:	603b      	str	r3, [r7, #0]
  size_t written;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d, data=%p, size=%"SZT_F", flags=0x%x)\n",
                              s, data, size, flags));

  sock = get_socket(s);
 800ee2e:	68f8      	ldr	r0, [r7, #12]
 800ee30:	f7ff fbee 	bl	800e610 <get_socket>
 800ee34:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 800ee36:	69fb      	ldr	r3, [r7, #28]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d102      	bne.n	800ee42 <lwip_send+0x22>
    return -1;
 800ee3c:	f04f 33ff 	mov.w	r3, #4294967295
 800ee40:	e046      	b.n	800eed0 <lwip_send+0xb0>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800ee42:	69fb      	ldr	r3, [r7, #28]
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	781b      	ldrb	r3, [r3, #0]
 800ee48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ee4c:	2b10      	cmp	r3, #16
 800ee4e:	d00b      	beq.n	800ee68 <lwip_send+0x48>
#if (LWIP_UDP || LWIP_RAW)
    done_socket(sock);
    return lwip_sendto(s, data, size, flags, NULL, 0);
 800ee50:	2300      	movs	r3, #0
 800ee52:	9301      	str	r3, [sp, #4]
 800ee54:	2300      	movs	r3, #0
 800ee56:	9300      	str	r3, [sp, #0]
 800ee58:	683b      	ldr	r3, [r7, #0]
 800ee5a:	687a      	ldr	r2, [r7, #4]
 800ee5c:	68b9      	ldr	r1, [r7, #8]
 800ee5e:	68f8      	ldr	r0, [r7, #12]
 800ee60:	f000 f83c 	bl	800eedc <lwip_sendto>
 800ee64:	4603      	mov	r3, r0
 800ee66:	e033      	b.n	800eed0 <lwip_send+0xb0>
    return -1;
#endif /* (LWIP_UDP || LWIP_RAW) */
  }

  write_flags = (u8_t)(NETCONN_COPY |
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 800ee68:	683b      	ldr	r3, [r7, #0]
 800ee6a:	f003 0310 	and.w	r3, r3, #16
  write_flags = (u8_t)(NETCONN_COPY |
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d001      	beq.n	800ee76 <lwip_send+0x56>
 800ee72:	2203      	movs	r2, #3
 800ee74:	e000      	b.n	800ee78 <lwip_send+0x58>
 800ee76:	2201      	movs	r2, #1
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 800ee78:	683b      	ldr	r3, [r7, #0]
 800ee7a:	105b      	asrs	r3, r3, #1
 800ee7c:	b25b      	sxtb	r3, r3
 800ee7e:	f003 0304 	and.w	r3, r3, #4
 800ee82:	b25b      	sxtb	r3, r3
 800ee84:	4313      	orrs	r3, r2
 800ee86:	b25b      	sxtb	r3, r3
  write_flags = (u8_t)(NETCONN_COPY |
 800ee88:	76fb      	strb	r3, [r7, #27]
                       ((flags & MSG_DONTWAIT) ? NETCONN_DONTBLOCK : 0));
  written = 0;
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	613b      	str	r3, [r7, #16]
  err = netconn_write_partly(sock->conn, data, size, write_flags, &written);
 800ee8e:	69fb      	ldr	r3, [r7, #28]
 800ee90:	6818      	ldr	r0, [r3, #0]
 800ee92:	7efa      	ldrb	r2, [r7, #27]
 800ee94:	f107 0310 	add.w	r3, r7, #16
 800ee98:	9300      	str	r3, [sp, #0]
 800ee9a:	4613      	mov	r3, r2
 800ee9c:	687a      	ldr	r2, [r7, #4]
 800ee9e:	68b9      	ldr	r1, [r7, #8]
 800eea0:	f7fd fe4e 	bl	800cb40 <netconn_write_partly>
 800eea4:	4603      	mov	r3, r0
 800eea6:	76bb      	strb	r3, [r7, #26]

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d) err=%d written=%"SZT_F"\n", s, err, written));
  sock_set_errno(sock, err_to_errno(err));
 800eea8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800eeac:	4618      	mov	r0, r3
 800eeae:	f7ff fab5 	bl	800e41c <err_to_errno>
 800eeb2:	6178      	str	r0, [r7, #20]
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d002      	beq.n	800eec0 <lwip_send+0xa0>
 800eeba:	4a07      	ldr	r2, [pc, #28]	; (800eed8 <lwip_send+0xb8>)
 800eebc:	697b      	ldr	r3, [r7, #20]
 800eebe:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  /* casting 'written' to ssize_t is OK here since the netconn API limits it to SSIZE_MAX */
  return (err == ERR_OK ? (ssize_t)written : -1);
 800eec0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d101      	bne.n	800eecc <lwip_send+0xac>
 800eec8:	693b      	ldr	r3, [r7, #16]
 800eeca:	e001      	b.n	800eed0 <lwip_send+0xb0>
 800eecc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800eed0:	4618      	mov	r0, r3
 800eed2:	3720      	adds	r7, #32
 800eed4:	46bd      	mov	sp, r7
 800eed6:	bd80      	pop	{r7, pc}
 800eed8:	2000d7d8 	.word	0x2000d7d8

0800eedc <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 800eedc:	b580      	push	{r7, lr}
 800eede:	b08e      	sub	sp, #56	; 0x38
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	60f8      	str	r0, [r7, #12]
 800eee4:	60b9      	str	r1, [r7, #8]
 800eee6:	607a      	str	r2, [r7, #4]
 800eee8:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 800eeea:	68f8      	ldr	r0, [r7, #12]
 800eeec:	f7ff fb90 	bl	800e610 <get_socket>
 800eef0:	6338      	str	r0, [r7, #48]	; 0x30
  if (!sock) {
 800eef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d102      	bne.n	800eefe <lwip_sendto+0x22>
    return -1;
 800eef8:	f04f 33ff 	mov.w	r3, #4294967295
 800eefc:	e093      	b.n	800f026 <lwip_sendto+0x14a>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800eefe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	781b      	ldrb	r3, [r3, #0]
 800ef04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ef08:	2b10      	cmp	r3, #16
 800ef0a:	d107      	bne.n	800ef1c <lwip_sendto+0x40>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	687a      	ldr	r2, [r7, #4]
 800ef10:	68b9      	ldr	r1, [r7, #8]
 800ef12:	68f8      	ldr	r0, [r7, #12]
 800ef14:	f7ff ff84 	bl	800ee20 <lwip_send>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	e084      	b.n	800f026 <lwip_sendto+0x14a>
    done_socket(sock);
    return -1;
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ef22:	d30a      	bcc.n	800ef3a <lwip_sendto+0x5e>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 800ef24:	235a      	movs	r3, #90	; 0x5a
 800ef26:	623b      	str	r3, [r7, #32]
 800ef28:	6a3b      	ldr	r3, [r7, #32]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d002      	beq.n	800ef34 <lwip_sendto+0x58>
 800ef2e:	4a40      	ldr	r2, [pc, #256]	; (800f030 <lwip_sendto+0x154>)
 800ef30:	6a3b      	ldr	r3, [r7, #32]
 800ef32:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800ef34:	f04f 33ff 	mov.w	r3, #4294967295
 800ef38:	e075      	b.n	800f026 <lwip_sendto+0x14a>
  }
  short_size = (u16_t)size;
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 800ef3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d102      	bne.n	800ef4a <lwip_sendto+0x6e>
 800ef44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d023      	beq.n	800ef92 <lwip_sendto+0xb6>
 800ef4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef4c:	2b10      	cmp	r3, #16
 800ef4e:	d10b      	bne.n	800ef68 <lwip_sendto+0x8c>
 800ef50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d008      	beq.n	800ef68 <lwip_sendto+0x8c>
 800ef56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef58:	785b      	ldrb	r3, [r3, #1]
 800ef5a:	2b02      	cmp	r3, #2
 800ef5c:	d104      	bne.n	800ef68 <lwip_sendto+0x8c>
 800ef5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef60:	f003 0303 	and.w	r3, r3, #3
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d014      	beq.n	800ef92 <lwip_sendto+0xb6>
 800ef68:	4b32      	ldr	r3, [pc, #200]	; (800f034 <lwip_sendto+0x158>)
 800ef6a:	f240 6252 	movw	r2, #1618	; 0x652
 800ef6e:	4932      	ldr	r1, [pc, #200]	; (800f038 <lwip_sendto+0x15c>)
 800ef70:	4832      	ldr	r0, [pc, #200]	; (800f03c <lwip_sendto+0x160>)
 800ef72:	f00c fea3 	bl	801bcbc <iprintf>
 800ef76:	f06f 000f 	mvn.w	r0, #15
 800ef7a:	f7ff fa4f 	bl	800e41c <err_to_errno>
 800ef7e:	62b8      	str	r0, [r7, #40]	; 0x28
 800ef80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d002      	beq.n	800ef8c <lwip_sendto+0xb0>
 800ef86:	4a2a      	ldr	r2, [pc, #168]	; (800f030 <lwip_sendto+0x154>)
 800ef88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef8a:	6013      	str	r3, [r2, #0]
 800ef8c:	f04f 33ff 	mov.w	r3, #4294967295
 800ef90:	e049      	b.n	800f026 <lwip_sendto+0x14a>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 800ef92:	2300      	movs	r3, #0
 800ef94:	617b      	str	r3, [r7, #20]
 800ef96:	697b      	ldr	r3, [r7, #20]
 800ef98:	613b      	str	r3, [r7, #16]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 800ef9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d00a      	beq.n	800efb6 <lwip_sendto+0xda>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 800efa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800efa2:	685b      	ldr	r3, [r3, #4]
 800efa4:	61bb      	str	r3, [r7, #24]
 800efa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800efa8:	885b      	ldrh	r3, [r3, #2]
 800efaa:	4618      	mov	r0, r3
 800efac:	f000 ff78 	bl	800fea0 <lwip_htons>
 800efb0:	4603      	mov	r3, r0
 800efb2:	86bb      	strh	r3, [r7, #52]	; 0x34
 800efb4:	e003      	b.n	800efbe <lwip_sendto+0xe2>
  } else {
    remote_port = 0;
 800efb6:	2300      	movs	r3, #0
 800efb8:	86bb      	strh	r3, [r7, #52]	; 0x34
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 800efba:	2300      	movs	r3, #0
 800efbc:	61bb      	str	r3, [r7, #24]
  }
  netbuf_fromport(&buf) = remote_port;
 800efbe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800efc0:	83bb      	strh	r3, [r7, #28]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 800efc2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800efc4:	f107 0310 	add.w	r3, r7, #16
 800efc8:	68b9      	ldr	r1, [r7, #8]
 800efca:	4618      	mov	r0, r3
 800efcc:	f7ff fa8c 	bl	800e4e8 <netbuf_ref>
 800efd0:	4603      	mov	r3, r0
 800efd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 800efd6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d10a      	bne.n	800eff4 <lwip_sendto+0x118>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 800efde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	f107 0210 	add.w	r2, r7, #16
 800efe6:	4611      	mov	r1, r2
 800efe8:	4618      	mov	r0, r3
 800efea:	f7fd fd7b 	bl	800cae4 <netconn_send>
 800efee:	4603      	mov	r3, r0
 800eff0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 800eff4:	f107 0310 	add.w	r3, r7, #16
 800eff8:	4618      	mov	r0, r3
 800effa:	f7ff fa4d 	bl	800e498 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 800effe:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800f002:	4618      	mov	r0, r3
 800f004:	f7ff fa0a 	bl	800e41c <err_to_errno>
 800f008:	6278      	str	r0, [r7, #36]	; 0x24
 800f00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d002      	beq.n	800f016 <lwip_sendto+0x13a>
 800f010:	4a07      	ldr	r2, [pc, #28]	; (800f030 <lwip_sendto+0x154>)
 800f012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f014:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 800f016:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d101      	bne.n	800f022 <lwip_sendto+0x146>
 800f01e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f020:	e001      	b.n	800f026 <lwip_sendto+0x14a>
 800f022:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f026:	4618      	mov	r0, r3
 800f028:	3738      	adds	r7, #56	; 0x38
 800f02a:	46bd      	mov	sp, r7
 800f02c:	bd80      	pop	{r7, pc}
 800f02e:	bf00      	nop
 800f030:	2000d7d8 	.word	0x2000d7d8
 800f034:	0801ece4 	.word	0x0801ece4
 800f038:	0801efc4 	.word	0x0801efc4
 800f03c:	0801ed38 	.word	0x0801ed38

0800f040 <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b086      	sub	sp, #24
 800f044:	af00      	add	r7, sp, #0
 800f046:	60f8      	str	r0, [r7, #12]
 800f048:	60b9      	str	r1, [r7, #8]
 800f04a:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	2b03      	cmp	r3, #3
 800f050:	d009      	beq.n	800f066 <lwip_socket+0x26>
 800f052:	68bb      	ldr	r3, [r7, #8]
 800f054:	2b03      	cmp	r3, #3
 800f056:	dc23      	bgt.n	800f0a0 <lwip_socket+0x60>
 800f058:	68bb      	ldr	r3, [r7, #8]
 800f05a:	2b01      	cmp	r3, #1
 800f05c:	d019      	beq.n	800f092 <lwip_socket+0x52>
 800f05e:	68bb      	ldr	r3, [r7, #8]
 800f060:	2b02      	cmp	r3, #2
 800f062:	d009      	beq.n	800f078 <lwip_socket+0x38>
 800f064:	e01c      	b.n	800f0a0 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	b2db      	uxtb	r3, r3
 800f06a:	4a22      	ldr	r2, [pc, #136]	; (800f0f4 <lwip_socket+0xb4>)
 800f06c:	4619      	mov	r1, r3
 800f06e:	2040      	movs	r0, #64	; 0x40
 800f070:	f7fd f9f2 	bl	800c458 <netconn_new_with_proto_and_callback>
 800f074:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 800f076:	e019      	b.n	800f0ac <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	2b88      	cmp	r3, #136	; 0x88
 800f07c:	d101      	bne.n	800f082 <lwip_socket+0x42>
 800f07e:	2321      	movs	r3, #33	; 0x21
 800f080:	e000      	b.n	800f084 <lwip_socket+0x44>
 800f082:	2320      	movs	r3, #32
 800f084:	4a1b      	ldr	r2, [pc, #108]	; (800f0f4 <lwip_socket+0xb4>)
 800f086:	2100      	movs	r1, #0
 800f088:	4618      	mov	r0, r3
 800f08a:	f7fd f9e5 	bl	800c458 <netconn_new_with_proto_and_callback>
 800f08e:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800f090:	e00c      	b.n	800f0ac <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 800f092:	4a18      	ldr	r2, [pc, #96]	; (800f0f4 <lwip_socket+0xb4>)
 800f094:	2100      	movs	r1, #0
 800f096:	2010      	movs	r0, #16
 800f098:	f7fd f9de 	bl	800c458 <netconn_new_with_proto_and_callback>
 800f09c:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 800f09e:	e005      	b.n	800f0ac <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 800f0a0:	4b15      	ldr	r3, [pc, #84]	; (800f0f8 <lwip_socket+0xb8>)
 800f0a2:	2216      	movs	r2, #22
 800f0a4:	601a      	str	r2, [r3, #0]
      return -1;
 800f0a6:	f04f 33ff 	mov.w	r3, #4294967295
 800f0aa:	e01e      	b.n	800f0ea <lwip_socket+0xaa>
  }

  if (!conn) {
 800f0ac:	697b      	ldr	r3, [r7, #20]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d105      	bne.n	800f0be <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 800f0b2:	4b11      	ldr	r3, [pc, #68]	; (800f0f8 <lwip_socket+0xb8>)
 800f0b4:	2269      	movs	r2, #105	; 0x69
 800f0b6:	601a      	str	r2, [r3, #0]
    return -1;
 800f0b8:	f04f 33ff 	mov.w	r3, #4294967295
 800f0bc:	e015      	b.n	800f0ea <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 800f0be:	2100      	movs	r1, #0
 800f0c0:	6978      	ldr	r0, [r7, #20]
 800f0c2:	f7ff fabd 	bl	800e640 <alloc_socket>
 800f0c6:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 800f0c8:	693b      	ldr	r3, [r7, #16]
 800f0ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0ce:	d108      	bne.n	800f0e2 <lwip_socket+0xa2>
    netconn_delete(conn);
 800f0d0:	6978      	ldr	r0, [r7, #20]
 800f0d2:	f7fd fa5f 	bl	800c594 <netconn_delete>
    set_errno(ENFILE);
 800f0d6:	4b08      	ldr	r3, [pc, #32]	; (800f0f8 <lwip_socket+0xb8>)
 800f0d8:	2217      	movs	r2, #23
 800f0da:	601a      	str	r2, [r3, #0]
    return -1;
 800f0dc:	f04f 33ff 	mov.w	r3, #4294967295
 800f0e0:	e003      	b.n	800f0ea <lwip_socket+0xaa>
  }
  conn->socket = i;
 800f0e2:	697b      	ldr	r3, [r7, #20]
 800f0e4:	693a      	ldr	r2, [r7, #16]
 800f0e6:	619a      	str	r2, [r3, #24]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 800f0e8:	693b      	ldr	r3, [r7, #16]
}
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	3718      	adds	r7, #24
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	bd80      	pop	{r7, pc}
 800f0f2:	bf00      	nop
 800f0f4:	0800f8ad 	.word	0x0800f8ad
 800f0f8:	2000d7d8 	.word	0x2000d7d8

0800f0fc <lwip_link_select_cb>:

#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
/* Add select_cb to select_cb_list. */
static void
lwip_link_select_cb(struct lwip_select_cb *select_cb)
{
 800f0fc:	b580      	push	{r7, lr}
 800f0fe:	b082      	sub	sp, #8
 800f100:	af00      	add	r7, sp, #0
 800f102:	6078      	str	r0, [r7, #4]
  LWIP_SOCKET_SELECT_DECL_PROTECT(lev);

  /* Protect the select_cb_list */
  LWIP_SOCKET_SELECT_PROTECT(lev);
 800f104:	480c      	ldr	r0, [pc, #48]	; (800f138 <lwip_link_select_cb+0x3c>)
 800f106:	f00c f8ef 	bl	801b2e8 <sys_mutex_lock>

  /* Put this select_cb on top of list */
  select_cb->next = select_cb_list;
 800f10a:	4b0c      	ldr	r3, [pc, #48]	; (800f13c <lwip_link_select_cb+0x40>)
 800f10c:	681a      	ldr	r2, [r3, #0]
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	601a      	str	r2, [r3, #0]
  if (select_cb_list != NULL) {
 800f112:	4b0a      	ldr	r3, [pc, #40]	; (800f13c <lwip_link_select_cb+0x40>)
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d003      	beq.n	800f122 <lwip_link_select_cb+0x26>
    select_cb_list->prev = select_cb;
 800f11a:	4b08      	ldr	r3, [pc, #32]	; (800f13c <lwip_link_select_cb+0x40>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	687a      	ldr	r2, [r7, #4]
 800f120:	605a      	str	r2, [r3, #4]
  }
  select_cb_list = select_cb;
 800f122:	4a06      	ldr	r2, [pc, #24]	; (800f13c <lwip_link_select_cb+0x40>)
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	6013      	str	r3, [r2, #0]
  /* Increasing this counter tells select_check_waiters that the list has changed. */
  select_cb_ctr++;
#endif

  /* Now we can safely unprotect */
  LWIP_SOCKET_SELECT_UNPROTECT(lev);
 800f128:	4803      	ldr	r0, [pc, #12]	; (800f138 <lwip_link_select_cb+0x3c>)
 800f12a:	f00c f8ec 	bl	801b306 <sys_mutex_unlock>
}
 800f12e:	bf00      	nop
 800f130:	3708      	adds	r7, #8
 800f132:	46bd      	mov	sp, r7
 800f134:	bd80      	pop	{r7, pc}
 800f136:	bf00      	nop
 800f138:	2000a0a4 	.word	0x2000a0a4
 800f13c:	2000479c 	.word	0x2000479c

0800f140 <lwip_unlink_select_cb>:

/* Remove select_cb from select_cb_list. */
static void
lwip_unlink_select_cb(struct lwip_select_cb *select_cb)
{
 800f140:	b580      	push	{r7, lr}
 800f142:	b082      	sub	sp, #8
 800f144:	af00      	add	r7, sp, #0
 800f146:	6078      	str	r0, [r7, #4]
  LWIP_SOCKET_SELECT_DECL_PROTECT(lev);

  /* Take us off the list */
  LWIP_SOCKET_SELECT_PROTECT(lev);
 800f148:	481b      	ldr	r0, [pc, #108]	; (800f1b8 <lwip_unlink_select_cb+0x78>)
 800f14a:	f00c f8cd 	bl	801b2e8 <sys_mutex_lock>
  if (select_cb->next != NULL) {
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	2b00      	cmp	r3, #0
 800f154:	d004      	beq.n	800f160 <lwip_unlink_select_cb+0x20>
    select_cb->next->prev = select_cb->prev;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	687a      	ldr	r2, [r7, #4]
 800f15c:	6852      	ldr	r2, [r2, #4]
 800f15e:	605a      	str	r2, [r3, #4]
  }
  if (select_cb_list == select_cb) {
 800f160:	4b16      	ldr	r3, [pc, #88]	; (800f1bc <lwip_unlink_select_cb+0x7c>)
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	687a      	ldr	r2, [r7, #4]
 800f166:	429a      	cmp	r2, r3
 800f168:	d10f      	bne.n	800f18a <lwip_unlink_select_cb+0x4a>
    LWIP_ASSERT("select_cb->prev == NULL", select_cb->prev == NULL);
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	685b      	ldr	r3, [r3, #4]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d006      	beq.n	800f180 <lwip_unlink_select_cb+0x40>
 800f172:	4b13      	ldr	r3, [pc, #76]	; (800f1c0 <lwip_unlink_select_cb+0x80>)
 800f174:	f240 720d 	movw	r2, #1805	; 0x70d
 800f178:	4912      	ldr	r1, [pc, #72]	; (800f1c4 <lwip_unlink_select_cb+0x84>)
 800f17a:	4813      	ldr	r0, [pc, #76]	; (800f1c8 <lwip_unlink_select_cb+0x88>)
 800f17c:	f00c fd9e 	bl	801bcbc <iprintf>
    select_cb_list = select_cb->next;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	4a0d      	ldr	r2, [pc, #52]	; (800f1bc <lwip_unlink_select_cb+0x7c>)
 800f186:	6013      	str	r3, [r2, #0]
 800f188:	e00f      	b.n	800f1aa <lwip_unlink_select_cb+0x6a>
  } else {
    LWIP_ASSERT("select_cb->prev != NULL", select_cb->prev != NULL);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	685b      	ldr	r3, [r3, #4]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d106      	bne.n	800f1a0 <lwip_unlink_select_cb+0x60>
 800f192:	4b0b      	ldr	r3, [pc, #44]	; (800f1c0 <lwip_unlink_select_cb+0x80>)
 800f194:	f44f 62e2 	mov.w	r2, #1808	; 0x710
 800f198:	490c      	ldr	r1, [pc, #48]	; (800f1cc <lwip_unlink_select_cb+0x8c>)
 800f19a:	480b      	ldr	r0, [pc, #44]	; (800f1c8 <lwip_unlink_select_cb+0x88>)
 800f19c:	f00c fd8e 	bl	801bcbc <iprintf>
    select_cb->prev->next = select_cb->next;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	685b      	ldr	r3, [r3, #4]
 800f1a4:	687a      	ldr	r2, [r7, #4]
 800f1a6:	6812      	ldr	r2, [r2, #0]
 800f1a8:	601a      	str	r2, [r3, #0]
  }
#if !LWIP_TCPIP_CORE_LOCKING
  /* Increasing this counter tells select_check_waiters that the list has changed. */
  select_cb_ctr++;
#endif
  LWIP_SOCKET_SELECT_UNPROTECT(lev);
 800f1aa:	4803      	ldr	r0, [pc, #12]	; (800f1b8 <lwip_unlink_select_cb+0x78>)
 800f1ac:	f00c f8ab 	bl	801b306 <sys_mutex_unlock>
}
 800f1b0:	bf00      	nop
 800f1b2:	3708      	adds	r7, #8
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}
 800f1b8:	2000a0a4 	.word	0x2000a0a4
 800f1bc:	2000479c 	.word	0x2000479c
 800f1c0:	0801ece4 	.word	0x0801ece4
 800f1c4:	0801efe4 	.word	0x0801efe4
 800f1c8:	0801ed38 	.word	0x0801ed38
 800f1cc:	0801effc 	.word	0x0801effc

0800f1d0 <lwip_selscan>:
 * @return number of sockets that had events (read/write/exception) (>= 0)
 */
static int
lwip_selscan(int maxfdp1, fd_set *readset_in, fd_set *writeset_in, fd_set *exceptset_in,
             fd_set *readset_out, fd_set *writeset_out, fd_set *exceptset_out)
{
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b098      	sub	sp, #96	; 0x60
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	60f8      	str	r0, [r7, #12]
 800f1d8:	60b9      	str	r1, [r7, #8]
 800f1da:	607a      	str	r2, [r7, #4]
 800f1dc:	603b      	str	r3, [r7, #0]
  int i, nready = 0;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	65bb      	str	r3, [r7, #88]	; 0x58
  fd_set lreadset, lwriteset, lexceptset;
  struct lwip_sock *sock;
  SYS_ARCH_DECL_PROTECT(lev);

  FD_ZERO(&lreadset);
 800f1e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f1e6:	653b      	str	r3, [r7, #80]	; 0x50
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	657b      	str	r3, [r7, #84]	; 0x54
 800f1ec:	e007      	b.n	800f1fe <lwip_selscan+0x2e>
 800f1ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f1f0:	1c5a      	adds	r2, r3, #1
 800f1f2:	653a      	str	r2, [r7, #80]	; 0x50
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	701a      	strb	r2, [r3, #0]
 800f1f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f1fa:	3301      	adds	r3, #1
 800f1fc:	657b      	str	r3, [r7, #84]	; 0x54
 800f1fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f200:	2b07      	cmp	r3, #7
 800f202:	d9f4      	bls.n	800f1ee <lwip_selscan+0x1e>
  FD_ZERO(&lwriteset);
 800f204:	f107 031c 	add.w	r3, r7, #28
 800f208:	64bb      	str	r3, [r7, #72]	; 0x48
 800f20a:	2300      	movs	r3, #0
 800f20c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f20e:	e007      	b.n	800f220 <lwip_selscan+0x50>
 800f210:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f212:	1c5a      	adds	r2, r3, #1
 800f214:	64ba      	str	r2, [r7, #72]	; 0x48
 800f216:	2200      	movs	r2, #0
 800f218:	701a      	strb	r2, [r3, #0]
 800f21a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f21c:	3301      	adds	r3, #1
 800f21e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f222:	2b07      	cmp	r3, #7
 800f224:	d9f4      	bls.n	800f210 <lwip_selscan+0x40>
  FD_ZERO(&lexceptset);
 800f226:	f107 0314 	add.w	r3, r7, #20
 800f22a:	643b      	str	r3, [r7, #64]	; 0x40
 800f22c:	2300      	movs	r3, #0
 800f22e:	647b      	str	r3, [r7, #68]	; 0x44
 800f230:	e007      	b.n	800f242 <lwip_selscan+0x72>
 800f232:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f234:	1c5a      	adds	r2, r3, #1
 800f236:	643a      	str	r2, [r7, #64]	; 0x40
 800f238:	2200      	movs	r2, #0
 800f23a:	701a      	strb	r2, [r3, #0]
 800f23c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f23e:	3301      	adds	r3, #1
 800f240:	647b      	str	r3, [r7, #68]	; 0x44
 800f242:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f244:	2b07      	cmp	r3, #7
 800f246:	d9f4      	bls.n	800f232 <lwip_selscan+0x62>

  /* Go through each socket in each list to count number of sockets which
     currently match */
  for (i = LWIP_SOCKET_OFFSET; i < maxfdp1; i++) {
 800f248:	2300      	movs	r3, #0
 800f24a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f24c:	e0e1      	b.n	800f412 <lwip_selscan+0x242>
    /* if this FD is not in the set, continue */
    if (!(readset_in && FD_ISSET(i, readset_in)) &&
 800f24e:	68bb      	ldr	r3, [r7, #8]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d00d      	beq.n	800f270 <lwip_selscan+0xa0>
 800f254:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f256:	095a      	lsrs	r2, r3, #5
 800f258:	68bb      	ldr	r3, [r7, #8]
 800f25a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f25e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f260:	f002 021f 	and.w	r2, r2, #31
 800f264:	2101      	movs	r1, #1
 800f266:	fa01 f202 	lsl.w	r2, r1, r2
 800f26a:	4013      	ands	r3, r2
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d123      	bne.n	800f2b8 <lwip_selscan+0xe8>
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d00d      	beq.n	800f292 <lwip_selscan+0xc2>
        !(writeset_in && FD_ISSET(i, writeset_in)) &&
 800f276:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f278:	095a      	lsrs	r2, r3, #5
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f280:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f282:	f002 021f 	and.w	r2, r2, #31
 800f286:	2101      	movs	r1, #1
 800f288:	fa01 f202 	lsl.w	r2, r1, r2
 800f28c:	4013      	ands	r3, r2
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d112      	bne.n	800f2b8 <lwip_selscan+0xe8>
 800f292:	683b      	ldr	r3, [r7, #0]
 800f294:	2b00      	cmp	r3, #0
 800f296:	f000 80b8 	beq.w	800f40a <lwip_selscan+0x23a>
        !(exceptset_in && FD_ISSET(i, exceptset_in))) {
 800f29a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f29c:	095a      	lsrs	r2, r3, #5
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2a4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f2a6:	f002 021f 	and.w	r2, r2, #31
 800f2aa:	2101      	movs	r1, #1
 800f2ac:	fa01 f202 	lsl.w	r2, r1, r2
 800f2b0:	4013      	ands	r3, r2
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	f000 80a9 	beq.w	800f40a <lwip_selscan+0x23a>
      continue;
    }
    /* First get the socket's status (protected)... */
    SYS_ARCH_PROTECT(lev);
 800f2b8:	f00c f858 	bl	801b36c <sys_arch_protect>
 800f2bc:	63f8      	str	r0, [r7, #60]	; 0x3c
    sock = tryget_socket_unconn_locked(i);
 800f2be:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f2c0:	f7ff f983 	bl	800e5ca <tryget_socket_unconn_locked>
 800f2c4:	63b8      	str	r0, [r7, #56]	; 0x38
    if (sock != NULL) {
 800f2c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	f000 8098 	beq.w	800f3fe <lwip_selscan+0x22e>
      void *lastdata = sock->lastdata.pbuf;
 800f2ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2d0:	685b      	ldr	r3, [r3, #4]
 800f2d2:	637b      	str	r3, [r7, #52]	; 0x34
      s16_t rcvevent = sock->rcvevent;
 800f2d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2d6:	891b      	ldrh	r3, [r3, #8]
 800f2d8:	867b      	strh	r3, [r7, #50]	; 0x32
      u16_t sendevent = sock->sendevent;
 800f2da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2dc:	895b      	ldrh	r3, [r3, #10]
 800f2de:	863b      	strh	r3, [r7, #48]	; 0x30
      u16_t errevent = sock->errevent;
 800f2e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2e2:	899b      	ldrh	r3, [r3, #12]
 800f2e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
      SYS_ARCH_UNPROTECT(lev);
 800f2e6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f2e8:	f00c f84e 	bl	801b388 <sys_arch_unprotect>

      /* ... then examine it: */
      /* See if netconn of this socket is ready for read */
      if (readset_in && FD_ISSET(i, readset_in) && ((lastdata != NULL) || (rcvevent > 0))) {
 800f2ec:	68bb      	ldr	r3, [r7, #8]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d02c      	beq.n	800f34c <lwip_selscan+0x17c>
 800f2f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f2f4:	095a      	lsrs	r2, r3, #5
 800f2f6:	68bb      	ldr	r3, [r7, #8]
 800f2f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f2fe:	f002 021f 	and.w	r2, r2, #31
 800f302:	2101      	movs	r1, #1
 800f304:	fa01 f202 	lsl.w	r2, r1, r2
 800f308:	4013      	ands	r3, r2
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d01e      	beq.n	800f34c <lwip_selscan+0x17c>
 800f30e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f310:	2b00      	cmp	r3, #0
 800f312:	d103      	bne.n	800f31c <lwip_selscan+0x14c>
 800f314:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800f318:	2b00      	cmp	r3, #0
 800f31a:	dd17      	ble.n	800f34c <lwip_selscan+0x17c>
        FD_SET(i, &lreadset);
 800f31c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f31e:	095a      	lsrs	r2, r3, #5
 800f320:	0093      	lsls	r3, r2, #2
 800f322:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800f326:	440b      	add	r3, r1
 800f328:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800f32c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800f32e:	f001 011f 	and.w	r1, r1, #31
 800f332:	2001      	movs	r0, #1
 800f334:	fa00 f101 	lsl.w	r1, r0, r1
 800f338:	4319      	orrs	r1, r3
 800f33a:	0093      	lsls	r3, r2, #2
 800f33c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800f340:	4413      	add	r3, r2
 800f342:	f843 1c3c 	str.w	r1, [r3, #-60]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_selscan: fd=%d ready for reading\n", i));
        nready++;
 800f346:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f348:	3301      	adds	r3, #1
 800f34a:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      /* See if netconn of this socket is ready for write */
      if (writeset_in && FD_ISSET(i, writeset_in) && (sendevent != 0)) {
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d028      	beq.n	800f3a4 <lwip_selscan+0x1d4>
 800f352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f354:	095a      	lsrs	r2, r3, #5
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f35c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f35e:	f002 021f 	and.w	r2, r2, #31
 800f362:	2101      	movs	r1, #1
 800f364:	fa01 f202 	lsl.w	r2, r1, r2
 800f368:	4013      	ands	r3, r2
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d01a      	beq.n	800f3a4 <lwip_selscan+0x1d4>
 800f36e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800f370:	2b00      	cmp	r3, #0
 800f372:	d017      	beq.n	800f3a4 <lwip_selscan+0x1d4>
        FD_SET(i, &lwriteset);
 800f374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f376:	095a      	lsrs	r2, r3, #5
 800f378:	0093      	lsls	r3, r2, #2
 800f37a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800f37e:	440b      	add	r3, r1
 800f380:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f384:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800f386:	f001 011f 	and.w	r1, r1, #31
 800f38a:	2001      	movs	r0, #1
 800f38c:	fa00 f101 	lsl.w	r1, r0, r1
 800f390:	4319      	orrs	r1, r3
 800f392:	0093      	lsls	r3, r2, #2
 800f394:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800f398:	4413      	add	r3, r2
 800f39a:	f843 1c44 	str.w	r1, [r3, #-68]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_selscan: fd=%d ready for writing\n", i));
        nready++;
 800f39e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f3a0:	3301      	adds	r3, #1
 800f3a2:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      /* See if netconn of this socket had an error */
      if (exceptset_in && FD_ISSET(i, exceptset_in) && (errevent != 0)) {
 800f3a4:	683b      	ldr	r3, [r7, #0]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d030      	beq.n	800f40c <lwip_selscan+0x23c>
 800f3aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f3ac:	095a      	lsrs	r2, r3, #5
 800f3ae:	683b      	ldr	r3, [r7, #0]
 800f3b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f3b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f3b6:	f002 021f 	and.w	r2, r2, #31
 800f3ba:	2101      	movs	r1, #1
 800f3bc:	fa01 f202 	lsl.w	r2, r1, r2
 800f3c0:	4013      	ands	r3, r2
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d022      	beq.n	800f40c <lwip_selscan+0x23c>
 800f3c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d01f      	beq.n	800f40c <lwip_selscan+0x23c>
        FD_SET(i, &lexceptset);
 800f3cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f3ce:	095a      	lsrs	r2, r3, #5
 800f3d0:	0093      	lsls	r3, r2, #2
 800f3d2:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800f3d6:	440b      	add	r3, r1
 800f3d8:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f3dc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800f3de:	f001 011f 	and.w	r1, r1, #31
 800f3e2:	2001      	movs	r0, #1
 800f3e4:	fa00 f101 	lsl.w	r1, r0, r1
 800f3e8:	4319      	orrs	r1, r3
 800f3ea:	0093      	lsls	r3, r2, #2
 800f3ec:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800f3f0:	4413      	add	r3, r2
 800f3f2:	f843 1c4c 	str.w	r1, [r3, #-76]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_selscan: fd=%d ready for exception\n", i));
        nready++;
 800f3f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f3f8:	3301      	adds	r3, #1
 800f3fa:	65bb      	str	r3, [r7, #88]	; 0x58
 800f3fc:	e006      	b.n	800f40c <lwip_selscan+0x23c>
      }
      done_socket(sock);
    } else {
      SYS_ARCH_UNPROTECT(lev);
 800f3fe:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f400:	f00b ffc2 	bl	801b388 <sys_arch_unprotect>
      /* no a valid open socket */
      return -1;
 800f404:	f04f 33ff 	mov.w	r3, #4294967295
 800f408:	e02b      	b.n	800f462 <lwip_selscan+0x292>
      continue;
 800f40a:	bf00      	nop
  for (i = LWIP_SOCKET_OFFSET; i < maxfdp1; i++) {
 800f40c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f40e:	3301      	adds	r3, #1
 800f410:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f412:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	429a      	cmp	r2, r3
 800f418:	f6ff af19 	blt.w	800f24e <lwip_selscan+0x7e>
    }
  }
  /* copy local sets to the ones provided as arguments */
  *readset_out = lreadset;
 800f41c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f41e:	461a      	mov	r2, r3
 800f420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f424:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f428:	e882 0003 	stmia.w	r2, {r0, r1}
  *writeset_out = lwriteset;
 800f42c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f42e:	461a      	mov	r2, r3
 800f430:	f107 031c 	add.w	r3, r7, #28
 800f434:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f438:	e882 0003 	stmia.w	r2, {r0, r1}
  *exceptset_out = lexceptset;
 800f43c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f43e:	461a      	mov	r2, r3
 800f440:	f107 0314 	add.w	r3, r7, #20
 800f444:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f448:	e882 0003 	stmia.w	r2, {r0, r1}

  LWIP_ASSERT("nready >= 0", nready >= 0);
 800f44c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f44e:	2b00      	cmp	r3, #0
 800f450:	da06      	bge.n	800f460 <lwip_selscan+0x290>
 800f452:	4b06      	ldr	r3, [pc, #24]	; (800f46c <lwip_selscan+0x29c>)
 800f454:	f240 7269 	movw	r2, #1897	; 0x769
 800f458:	4905      	ldr	r1, [pc, #20]	; (800f470 <lwip_selscan+0x2a0>)
 800f45a:	4806      	ldr	r0, [pc, #24]	; (800f474 <lwip_selscan+0x2a4>)
 800f45c:	f00c fc2e 	bl	801bcbc <iprintf>
  return nready;
 800f460:	6dbb      	ldr	r3, [r7, #88]	; 0x58
}
 800f462:	4618      	mov	r0, r3
 800f464:	3760      	adds	r7, #96	; 0x60
 800f466:	46bd      	mov	sp, r7
 800f468:	bd80      	pop	{r7, pc}
 800f46a:	bf00      	nop
 800f46c:	0801ece4 	.word	0x0801ece4
 800f470:	0801f014 	.word	0x0801f014
 800f474:	0801ed38 	.word	0x0801ed38

0800f478 <lwip_select>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

int
lwip_select(int maxfdp1, fd_set *readset, fd_set *writeset, fd_set *exceptset,
            struct timeval *timeout)
{
 800f478:	b580      	push	{r7, lr}
 800f47a:	b0a0      	sub	sp, #128	; 0x80
 800f47c:	af04      	add	r7, sp, #16
 800f47e:	60f8      	str	r0, [r7, #12]
 800f480:	60b9      	str	r1, [r7, #8]
 800f482:	607a      	str	r2, [r7, #4]
 800f484:	603b      	str	r3, [r7, #0]
  u32_t waitres = 0;
 800f486:	2300      	movs	r3, #0
 800f488:	66fb      	str	r3, [r7, #108]	; 0x6c
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_select(%d, %p, %p, %p, tvsec=%"S32_F" tvusec=%"S32_F")\n",
                              maxfdp1, (void *)readset, (void *) writeset, (void *) exceptset,
                              timeout ? (s32_t)timeout->tv_sec : (s32_t) - 1,
                              timeout ? (s32_t)timeout->tv_usec : (s32_t) - 1));

  if ((maxfdp1 < 0) || (maxfdp1 > LWIP_SELECT_MAXNFDS)) {
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	db02      	blt.n	800f496 <lwip_select+0x1e>
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	2b40      	cmp	r3, #64	; 0x40
 800f494:	dd05      	ble.n	800f4a2 <lwip_select+0x2a>
    set_errno(EINVAL);
 800f496:	4b84      	ldr	r3, [pc, #528]	; (800f6a8 <lwip_select+0x230>)
 800f498:	2216      	movs	r2, #22
 800f49a:	601a      	str	r2, [r3, #0]
    return -1;
 800f49c:	f04f 33ff 	mov.w	r3, #4294967295
 800f4a0:	e1b3      	b.n	800f80a <lwip_select+0x392>

  lwip_select_inc_sockets_used(maxfdp1, readset, writeset, exceptset, &used_sockets);

  /* Go through each socket in each list to count number of sockets which
     currently match */
  nready = lwip_selscan(maxfdp1, readset, writeset, exceptset, &lreadset, &lwriteset, &lexceptset);
 800f4a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f4a6:	9302      	str	r3, [sp, #8]
 800f4a8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800f4ac:	9301      	str	r3, [sp, #4]
 800f4ae:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f4b2:	9300      	str	r3, [sp, #0]
 800f4b4:	683b      	ldr	r3, [r7, #0]
 800f4b6:	687a      	ldr	r2, [r7, #4]
 800f4b8:	68b9      	ldr	r1, [r7, #8]
 800f4ba:	68f8      	ldr	r0, [r7, #12]
 800f4bc:	f7ff fe88 	bl	800f1d0 <lwip_selscan>
 800f4c0:	66b8      	str	r0, [r7, #104]	; 0x68

  if (nready < 0) {
 800f4c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	da05      	bge.n	800f4d4 <lwip_select+0x5c>
    /* one of the sockets in one of the fd_sets was invalid */
    set_errno(EBADF);
 800f4c8:	4b77      	ldr	r3, [pc, #476]	; (800f6a8 <lwip_select+0x230>)
 800f4ca:	2209      	movs	r2, #9
 800f4cc:	601a      	str	r2, [r3, #0]
    lwip_select_dec_sockets_used(maxfdp1, &used_sockets);
    return -1;
 800f4ce:	f04f 33ff 	mov.w	r3, #4294967295
 800f4d2:	e19a      	b.n	800f80a <lwip_select+0x392>
  } else if (nready > 0) {
 800f4d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	f300 8175 	bgt.w	800f7c6 <lwip_select+0x34e>
    /* one or more sockets are set, no need to wait */
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_select: nready=%d\n", nready));
  } else {
    /* If we don't have any current events, then suspend if we are supposed to */
    if (timeout && timeout->tv_sec == 0 && timeout->tv_usec == 0) {
 800f4dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d009      	beq.n	800f4f6 <lwip_select+0x7e>
 800f4e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e8:	4313      	orrs	r3, r2
 800f4ea:	d104      	bne.n	800f4f6 <lwip_select+0x7e>
 800f4ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f4ee:	689b      	ldr	r3, [r3, #8]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	f000 8168 	beq.w	800f7c6 <lwip_select+0x34e>
         list is only valid while we are in this function, so it's ok
         to use local variables (unless we're running in MPU compatible
         mode). */
      API_SELECT_CB_VAR_DECLARE(select_cb);
      API_SELECT_CB_VAR_ALLOC(select_cb, set_errno(ENOMEM); lwip_select_dec_sockets_used(maxfdp1, &used_sockets); return -1);
      memset(&API_SELECT_CB_VAR_REF(select_cb), 0, sizeof(struct lwip_select_cb));
 800f4f6:	f107 0310 	add.w	r3, r7, #16
 800f4fa:	2224      	movs	r2, #36	; 0x24
 800f4fc:	2100      	movs	r1, #0
 800f4fe:	4618      	mov	r0, r3
 800f500:	f00b ff92 	bl	801b428 <memset>

      API_SELECT_CB_VAR_REF(select_cb).readset = readset;
 800f504:	68bb      	ldr	r3, [r7, #8]
 800f506:	61bb      	str	r3, [r7, #24]
      API_SELECT_CB_VAR_REF(select_cb).writeset = writeset;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	61fb      	str	r3, [r7, #28]
      API_SELECT_CB_VAR_REF(select_cb).exceptset = exceptset;
 800f50c:	683b      	ldr	r3, [r7, #0]
 800f50e:	623b      	str	r3, [r7, #32]
#if LWIP_NETCONN_SEM_PER_THREAD
      API_SELECT_CB_VAR_REF(select_cb).sem = LWIP_NETCONN_THREAD_SEM_GET();
#else /* LWIP_NETCONN_SEM_PER_THREAD */
      if (sys_sem_new(&API_SELECT_CB_VAR_REF(select_cb).sem, 0) != ERR_OK) {
 800f510:	f107 0310 	add.w	r3, r7, #16
 800f514:	3320      	adds	r3, #32
 800f516:	2100      	movs	r1, #0
 800f518:	4618      	mov	r0, r3
 800f51a:	f00b fe2a 	bl	801b172 <sys_sem_new>
 800f51e:	4603      	mov	r3, r0
 800f520:	2b00      	cmp	r3, #0
 800f522:	d005      	beq.n	800f530 <lwip_select+0xb8>
        /* failed to create semaphore */
        set_errno(ENOMEM);
 800f524:	4b60      	ldr	r3, [pc, #384]	; (800f6a8 <lwip_select+0x230>)
 800f526:	220c      	movs	r2, #12
 800f528:	601a      	str	r2, [r3, #0]
        lwip_select_dec_sockets_used(maxfdp1, &used_sockets);
        API_SELECT_CB_VAR_FREE(select_cb);
        return -1;
 800f52a:	f04f 33ff 	mov.w	r3, #4294967295
 800f52e:	e16c      	b.n	800f80a <lwip_select+0x392>
      }
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

      lwip_link_select_cb(&API_SELECT_CB_VAR_REF(select_cb));
 800f530:	f107 0310 	add.w	r3, r7, #16
 800f534:	4618      	mov	r0, r3
 800f536:	f7ff fde1 	bl	800f0fc <lwip_link_select_cb>

      /* Increase select_waiting for each socket we are interested in */
      maxfdp2 = maxfdp1;
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	65fb      	str	r3, [r7, #92]	; 0x5c
      for (i = LWIP_SOCKET_OFFSET; i < maxfdp1; i++) {
 800f53e:	2300      	movs	r3, #0
 800f540:	663b      	str	r3, [r7, #96]	; 0x60
 800f542:	e06b      	b.n	800f61c <lwip_select+0x1a4>
        if ((readset && FD_ISSET(i, readset)) ||
 800f544:	68bb      	ldr	r3, [r7, #8]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d00d      	beq.n	800f566 <lwip_select+0xee>
 800f54a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f54c:	095a      	lsrs	r2, r3, #5
 800f54e:	68bb      	ldr	r3, [r7, #8]
 800f550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f554:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f556:	f002 021f 	and.w	r2, r2, #31
 800f55a:	2101      	movs	r1, #1
 800f55c:	fa01 f202 	lsl.w	r2, r1, r2
 800f560:	4013      	ands	r3, r2
 800f562:	2b00      	cmp	r3, #0
 800f564:	d121      	bne.n	800f5aa <lwip_select+0x132>
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d00d      	beq.n	800f588 <lwip_select+0x110>
            (writeset && FD_ISSET(i, writeset)) ||
 800f56c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f56e:	095a      	lsrs	r2, r3, #5
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f576:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f578:	f002 021f 	and.w	r2, r2, #31
 800f57c:	2101      	movs	r1, #1
 800f57e:	fa01 f202 	lsl.w	r2, r1, r2
 800f582:	4013      	ands	r3, r2
 800f584:	2b00      	cmp	r3, #0
 800f586:	d110      	bne.n	800f5aa <lwip_select+0x132>
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d043      	beq.n	800f616 <lwip_select+0x19e>
            (exceptset && FD_ISSET(i, exceptset))) {
 800f58e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f590:	095a      	lsrs	r2, r3, #5
 800f592:	683b      	ldr	r3, [r7, #0]
 800f594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f598:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f59a:	f002 021f 	and.w	r2, r2, #31
 800f59e:	2101      	movs	r1, #1
 800f5a0:	fa01 f202 	lsl.w	r2, r1, r2
 800f5a4:	4013      	ands	r3, r2
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d035      	beq.n	800f616 <lwip_select+0x19e>
          struct lwip_sock *sock;
          SYS_ARCH_PROTECT(lev);
 800f5aa:	f00b fedf 	bl	801b36c <sys_arch_protect>
 800f5ae:	65b8      	str	r0, [r7, #88]	; 0x58
          sock = tryget_socket_unconn_locked(i);
 800f5b0:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800f5b2:	f7ff f80a 	bl	800e5ca <tryget_socket_unconn_locked>
 800f5b6:	6578      	str	r0, [r7, #84]	; 0x54
          if (sock != NULL) {
 800f5b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d01f      	beq.n	800f5fe <lwip_select+0x186>
            sock->select_waiting++;
 800f5be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5c0:	7b9b      	ldrb	r3, [r3, #14]
 800f5c2:	3301      	adds	r3, #1
 800f5c4:	b2da      	uxtb	r2, r3
 800f5c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5c8:	739a      	strb	r2, [r3, #14]
            if (sock->select_waiting == 0) {
 800f5ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5cc:	7b9b      	ldrb	r3, [r3, #14]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d111      	bne.n	800f5f6 <lwip_select+0x17e>
              /* overflow - too many threads waiting */
              sock->select_waiting--;
 800f5d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5d4:	7b9b      	ldrb	r3, [r3, #14]
 800f5d6:	3b01      	subs	r3, #1
 800f5d8:	b2da      	uxtb	r2, r3
 800f5da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5dc:	739a      	strb	r2, [r3, #14]
              nready = -1;
 800f5de:	f04f 33ff 	mov.w	r3, #4294967295
 800f5e2:	66bb      	str	r3, [r7, #104]	; 0x68
              maxfdp2 = i;
 800f5e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f5e6:	65fb      	str	r3, [r7, #92]	; 0x5c
              SYS_ARCH_UNPROTECT(lev);
 800f5e8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f5ea:	f00b fecd 	bl	801b388 <sys_arch_unprotect>
              done_socket(sock);
              set_errno(EBUSY);
 800f5ee:	4b2e      	ldr	r3, [pc, #184]	; (800f6a8 <lwip_select+0x230>)
 800f5f0:	2210      	movs	r2, #16
 800f5f2:	601a      	str	r2, [r3, #0]
              break;
 800f5f4:	e016      	b.n	800f624 <lwip_select+0x1ac>
            }
            SYS_ARCH_UNPROTECT(lev);
 800f5f6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f5f8:	f00b fec6 	bl	801b388 <sys_arch_unprotect>
 800f5fc:	e00b      	b.n	800f616 <lwip_select+0x19e>
            done_socket(sock);
          } else {
            /* Not a valid socket */
            nready = -1;
 800f5fe:	f04f 33ff 	mov.w	r3, #4294967295
 800f602:	66bb      	str	r3, [r7, #104]	; 0x68
            maxfdp2 = i;
 800f604:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f606:	65fb      	str	r3, [r7, #92]	; 0x5c
            SYS_ARCH_UNPROTECT(lev);
 800f608:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f60a:	f00b febd 	bl	801b388 <sys_arch_unprotect>
            set_errno(EBADF);
 800f60e:	4b26      	ldr	r3, [pc, #152]	; (800f6a8 <lwip_select+0x230>)
 800f610:	2209      	movs	r2, #9
 800f612:	601a      	str	r2, [r3, #0]
            break;
 800f614:	e006      	b.n	800f624 <lwip_select+0x1ac>
      for (i = LWIP_SOCKET_OFFSET; i < maxfdp1; i++) {
 800f616:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f618:	3301      	adds	r3, #1
 800f61a:	663b      	str	r3, [r7, #96]	; 0x60
 800f61c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	429a      	cmp	r2, r3
 800f622:	db8f      	blt.n	800f544 <lwip_select+0xcc>
          }
        }
      }

      if (nready >= 0) {
 800f624:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f626:	2b00      	cmp	r3, #0
 800f628:	db3b      	blt.n	800f6a2 <lwip_select+0x22a>
        /* Call lwip_selscan again: there could have been events between
           the last scan (without us on the list) and putting us on the list! */
        nready = lwip_selscan(maxfdp1, readset, writeset, exceptset, &lreadset, &lwriteset, &lexceptset);
 800f62a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f62e:	9302      	str	r3, [sp, #8]
 800f630:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800f634:	9301      	str	r3, [sp, #4]
 800f636:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f63a:	9300      	str	r3, [sp, #0]
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	687a      	ldr	r2, [r7, #4]
 800f640:	68b9      	ldr	r1, [r7, #8]
 800f642:	68f8      	ldr	r0, [r7, #12]
 800f644:	f7ff fdc4 	bl	800f1d0 <lwip_selscan>
 800f648:	66b8      	str	r0, [r7, #104]	; 0x68
        if (!nready) {
 800f64a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d128      	bne.n	800f6a2 <lwip_select+0x22a>
          /* Still none ready, just wait to be woken */
          if (timeout == 0) {
 800f650:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f652:	2b00      	cmp	r3, #0
 800f654:	d102      	bne.n	800f65c <lwip_select+0x1e4>
            /* Wait forever */
            msectimeout = 0;
 800f656:	2300      	movs	r3, #0
 800f658:	667b      	str	r3, [r7, #100]	; 0x64
 800f65a:	e01a      	b.n	800f692 <lwip_select+0x21a>
          } else {
            long msecs_long = ((timeout->tv_sec * 1000) + ((timeout->tv_usec + 500) / 1000));
 800f65c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f666:	fb03 f202 	mul.w	r2, r3, r2
 800f66a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f66c:	689b      	ldr	r3, [r3, #8]
 800f66e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f672:	490e      	ldr	r1, [pc, #56]	; (800f6ac <lwip_select+0x234>)
 800f674:	fb81 0103 	smull	r0, r1, r1, r3
 800f678:	1189      	asrs	r1, r1, #6
 800f67a:	17db      	asrs	r3, r3, #31
 800f67c:	1acb      	subs	r3, r1, r3
 800f67e:	4413      	add	r3, r2
 800f680:	653b      	str	r3, [r7, #80]	; 0x50
            if (msecs_long <= 0) {
 800f682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f684:	2b00      	cmp	r3, #0
 800f686:	dc02      	bgt.n	800f68e <lwip_select+0x216>
              /* Wait 1ms at least (0 means wait forever) */
              msectimeout = 1;
 800f688:	2301      	movs	r3, #1
 800f68a:	667b      	str	r3, [r7, #100]	; 0x64
 800f68c:	e001      	b.n	800f692 <lwip_select+0x21a>
            } else {
              msectimeout = (u32_t)msecs_long;
 800f68e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f690:	667b      	str	r3, [r7, #100]	; 0x64
            }
          }

          waitres = sys_arch_sem_wait(SELECT_SEM_PTR(API_SELECT_CB_VAR_REF(select_cb).sem), msectimeout);
 800f692:	f107 0310 	add.w	r3, r7, #16
 800f696:	3320      	adds	r3, #32
 800f698:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800f69a:	4618      	mov	r0, r3
 800f69c:	f00b fd91 	bl	801b1c2 <sys_arch_sem_wait>
 800f6a0:	66f8      	str	r0, [r7, #108]	; 0x6c
#endif
        }
      }

      /* Decrease select_waiting for each socket we are interested in */
      for (i = LWIP_SOCKET_OFFSET; i < maxfdp2; i++) {
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	663b      	str	r3, [r7, #96]	; 0x60
 800f6a6:	e065      	b.n	800f774 <lwip_select+0x2fc>
 800f6a8:	2000d7d8 	.word	0x2000d7d8
 800f6ac:	10624dd3 	.word	0x10624dd3
        if ((readset && FD_ISSET(i, readset)) ||
 800f6b0:	68bb      	ldr	r3, [r7, #8]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d00d      	beq.n	800f6d2 <lwip_select+0x25a>
 800f6b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f6b8:	095a      	lsrs	r2, r3, #5
 800f6ba:	68bb      	ldr	r3, [r7, #8]
 800f6bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f6c2:	f002 021f 	and.w	r2, r2, #31
 800f6c6:	2101      	movs	r1, #1
 800f6c8:	fa01 f202 	lsl.w	r2, r1, r2
 800f6cc:	4013      	ands	r3, r2
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d121      	bne.n	800f716 <lwip_select+0x29e>
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d00d      	beq.n	800f6f4 <lwip_select+0x27c>
            (writeset && FD_ISSET(i, writeset)) ||
 800f6d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f6da:	095a      	lsrs	r2, r3, #5
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f6e4:	f002 021f 	and.w	r2, r2, #31
 800f6e8:	2101      	movs	r1, #1
 800f6ea:	fa01 f202 	lsl.w	r2, r1, r2
 800f6ee:	4013      	ands	r3, r2
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d110      	bne.n	800f716 <lwip_select+0x29e>
 800f6f4:	683b      	ldr	r3, [r7, #0]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d039      	beq.n	800f76e <lwip_select+0x2f6>
            (exceptset && FD_ISSET(i, exceptset))) {
 800f6fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f6fc:	095a      	lsrs	r2, r3, #5
 800f6fe:	683b      	ldr	r3, [r7, #0]
 800f700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f704:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f706:	f002 021f 	and.w	r2, r2, #31
 800f70a:	2101      	movs	r1, #1
 800f70c:	fa01 f202 	lsl.w	r2, r1, r2
 800f710:	4013      	ands	r3, r2
 800f712:	2b00      	cmp	r3, #0
 800f714:	d02b      	beq.n	800f76e <lwip_select+0x2f6>
          struct lwip_sock *sock;
          SYS_ARCH_PROTECT(lev);
 800f716:	f00b fe29 	bl	801b36c <sys_arch_protect>
 800f71a:	65b8      	str	r0, [r7, #88]	; 0x58
          sock = tryget_socket_unconn_locked(i);
 800f71c:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800f71e:	f7fe ff54 	bl	800e5ca <tryget_socket_unconn_locked>
 800f722:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (sock != NULL) {
 800f724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f726:	2b00      	cmp	r3, #0
 800f728:	d018      	beq.n	800f75c <lwip_select+0x2e4>
            /* for now, handle select_waiting==0... */
            LWIP_ASSERT("sock->select_waiting > 0", sock->select_waiting > 0);
 800f72a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f72c:	7b9b      	ldrb	r3, [r3, #14]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d106      	bne.n	800f740 <lwip_select+0x2c8>
 800f732:	4b38      	ldr	r3, [pc, #224]	; (800f814 <lwip_select+0x39c>)
 800f734:	f640 023c 	movw	r2, #2108	; 0x83c
 800f738:	4937      	ldr	r1, [pc, #220]	; (800f818 <lwip_select+0x3a0>)
 800f73a:	4838      	ldr	r0, [pc, #224]	; (800f81c <lwip_select+0x3a4>)
 800f73c:	f00c fabe 	bl	801bcbc <iprintf>
            if (sock->select_waiting > 0) {
 800f740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f742:	7b9b      	ldrb	r3, [r3, #14]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d005      	beq.n	800f754 <lwip_select+0x2dc>
              sock->select_waiting--;
 800f748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f74a:	7b9b      	ldrb	r3, [r3, #14]
 800f74c:	3b01      	subs	r3, #1
 800f74e:	b2da      	uxtb	r2, r3
 800f750:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f752:	739a      	strb	r2, [r3, #14]
            }
            SYS_ARCH_UNPROTECT(lev);
 800f754:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f756:	f00b fe17 	bl	801b388 <sys_arch_unprotect>
 800f75a:	e008      	b.n	800f76e <lwip_select+0x2f6>
            done_socket(sock);
          } else {
            SYS_ARCH_UNPROTECT(lev);
 800f75c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f75e:	f00b fe13 	bl	801b388 <sys_arch_unprotect>
            /* Not a valid socket */
            nready = -1;
 800f762:	f04f 33ff 	mov.w	r3, #4294967295
 800f766:	66bb      	str	r3, [r7, #104]	; 0x68
            set_errno(EBADF);
 800f768:	4b2d      	ldr	r3, [pc, #180]	; (800f820 <lwip_select+0x3a8>)
 800f76a:	2209      	movs	r2, #9
 800f76c:	601a      	str	r2, [r3, #0]
      for (i = LWIP_SOCKET_OFFSET; i < maxfdp2; i++) {
 800f76e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f770:	3301      	adds	r3, #1
 800f772:	663b      	str	r3, [r7, #96]	; 0x60
 800f774:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f776:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f778:	429a      	cmp	r2, r3
 800f77a:	db99      	blt.n	800f6b0 <lwip_select+0x238>
          }
        }
      }

      lwip_unlink_select_cb(&API_SELECT_CB_VAR_REF(select_cb));
 800f77c:	f107 0310 	add.w	r3, r7, #16
 800f780:	4618      	mov	r0, r3
 800f782:	f7ff fcdd 	bl	800f140 <lwip_unlink_select_cb>
      if (API_SELECT_CB_VAR_REF(select_cb).sem_signalled && (!waited || (waitres == SYS_ARCH_TIMEOUT))) {
        /* don't leave the thread-local semaphore signalled */
        sys_arch_sem_wait(API_SELECT_CB_VAR_REF(select_cb).sem, 1);
      }
#else /* LWIP_NETCONN_SEM_PER_THREAD */
      sys_sem_free(&API_SELECT_CB_VAR_REF(select_cb).sem);
 800f786:	f107 0310 	add.w	r3, r7, #16
 800f78a:	3320      	adds	r3, #32
 800f78c:	4618      	mov	r0, r3
 800f78e:	f00b fd56 	bl	801b23e <sys_sem_free>
#endif /* LWIP_NETCONN_SEM_PER_THREAD */
      API_SELECT_CB_VAR_FREE(select_cb);

      if (nready < 0) {
 800f792:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f794:	2b00      	cmp	r3, #0
 800f796:	da02      	bge.n	800f79e <lwip_select+0x326>
        /* This happens when a socket got closed while waiting */
        lwip_select_dec_sockets_used(maxfdp1, &used_sockets);
        return -1;
 800f798:	f04f 33ff 	mov.w	r3, #4294967295
 800f79c:	e035      	b.n	800f80a <lwip_select+0x392>
      }

      if (waitres == SYS_ARCH_TIMEOUT) {
 800f79e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f7a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7a4:	d00f      	beq.n	800f7c6 <lwip_select+0x34e>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_select: timeout expired\n"));
        /* This is OK as the local fdsets are empty and nready is zero,
           or we would have returned earlier. */
      } else {
        /* See what's set now after waiting */
        nready = lwip_selscan(maxfdp1, readset, writeset, exceptset, &lreadset, &lwriteset, &lexceptset);
 800f7a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f7aa:	9302      	str	r3, [sp, #8]
 800f7ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800f7b0:	9301      	str	r3, [sp, #4]
 800f7b2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f7b6:	9300      	str	r3, [sp, #0]
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	687a      	ldr	r2, [r7, #4]
 800f7bc:	68b9      	ldr	r1, [r7, #8]
 800f7be:	68f8      	ldr	r0, [r7, #12]
 800f7c0:	f7ff fd06 	bl	800f1d0 <lwip_selscan>
 800f7c4:	66b8      	str	r0, [r7, #104]	; 0x68
    }
  }

  lwip_select_dec_sockets_used(maxfdp1, &used_sockets);
  set_errno(0);
  if (readset) {
 800f7c6:	68bb      	ldr	r3, [r7, #8]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d007      	beq.n	800f7dc <lwip_select+0x364>
    *readset = lreadset;
 800f7cc:	68bb      	ldr	r3, [r7, #8]
 800f7ce:	461a      	mov	r2, r3
 800f7d0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800f7d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f7d8:	e882 0003 	stmia.w	r2, {r0, r1}
  }
  if (writeset) {
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d007      	beq.n	800f7f2 <lwip_select+0x37a>
    *writeset = lwriteset;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	461a      	mov	r2, r3
 800f7e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800f7ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f7ee:	e882 0003 	stmia.w	r2, {r0, r1}
  }
  if (exceptset) {
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d007      	beq.n	800f808 <lwip_select+0x390>
    *exceptset = lexceptset;
 800f7f8:	683b      	ldr	r3, [r7, #0]
 800f7fa:	461a      	mov	r2, r3
 800f7fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f800:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f804:	e882 0003 	stmia.w	r2, {r0, r1}
  }
  return nready;
 800f808:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 800f80a:	4618      	mov	r0, r3
 800f80c:	3770      	adds	r7, #112	; 0x70
 800f80e:	46bd      	mov	sp, r7
 800f810:	bd80      	pop	{r7, pc}
 800f812:	bf00      	nop
 800f814:	0801ece4 	.word	0x0801ece4
 800f818:	0801f020 	.word	0x0801f020
 800f81c:	0801ed38 	.word	0x0801ed38
 800f820:	2000d7d8 	.word	0x2000d7d8

0800f824 <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 800f824:	b480      	push	{r7}
 800f826:	b087      	sub	sp, #28
 800f828:	af00      	add	r7, sp, #0
 800f82a:	60f8      	str	r0, [r7, #12]
 800f82c:	60b9      	str	r1, [r7, #8]
 800f82e:	607a      	str	r2, [r7, #4]
 800f830:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 800f832:	2300      	movs	r3, #0
 800f834:	617b      	str	r3, [r7, #20]
 800f836:	e02c      	b.n	800f892 <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	695a      	ldr	r2, [r3, #20]
 800f83c:	697b      	ldr	r3, [r7, #20]
 800f83e:	00db      	lsls	r3, r3, #3
 800f840:	4413      	add	r3, r2
 800f842:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 800f844:	693b      	ldr	r3, [r7, #16]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	68ba      	ldr	r2, [r7, #8]
 800f84a:	429a      	cmp	r2, r3
 800f84c:	d11e      	bne.n	800f88c <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d009      	beq.n	800f868 <lwip_poll_should_wake+0x44>
 800f854:	693b      	ldr	r3, [r7, #16]
 800f856:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f85a:	b29b      	uxth	r3, r3
 800f85c:	f003 0301 	and.w	r3, r3, #1
 800f860:	2b00      	cmp	r3, #0
 800f862:	d001      	beq.n	800f868 <lwip_poll_should_wake+0x44>
        return 1;
 800f864:	2301      	movs	r3, #1
 800f866:	e01a      	b.n	800f89e <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d009      	beq.n	800f882 <lwip_poll_should_wake+0x5e>
 800f86e:	693b      	ldr	r3, [r7, #16]
 800f870:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f874:	b29b      	uxth	r3, r3
 800f876:	f003 0302 	and.w	r3, r3, #2
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d001      	beq.n	800f882 <lwip_poll_should_wake+0x5e>
        return 1;
 800f87e:	2301      	movs	r3, #1
 800f880:	e00d      	b.n	800f89e <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 800f882:	6a3b      	ldr	r3, [r7, #32]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d001      	beq.n	800f88c <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 800f888:	2301      	movs	r3, #1
 800f88a:	e008      	b.n	800f89e <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	3301      	adds	r3, #1
 800f890:	617b      	str	r3, [r7, #20]
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	699b      	ldr	r3, [r3, #24]
 800f896:	697a      	ldr	r2, [r7, #20]
 800f898:	429a      	cmp	r2, r3
 800f89a:	d3cd      	bcc.n	800f838 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 800f89c:	2300      	movs	r3, #0
}
 800f89e:	4618      	mov	r0, r3
 800f8a0:	371c      	adds	r7, #28
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a8:	4770      	bx	lr
	...

0800f8ac <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b08a      	sub	sp, #40	; 0x28
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
 800f8b4:	460b      	mov	r3, r1
 800f8b6:	70fb      	strb	r3, [r7, #3]
 800f8b8:	4613      	mov	r3, r2
 800f8ba:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	f000 80a4 	beq.w	800fa0c <event_callback+0x160>
    s = conn->socket;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	699b      	ldr	r3, [r3, #24]
 800f8c8:	627b      	str	r3, [r7, #36]	; 0x24
    if (s < 0) {
 800f8ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	da18      	bge.n	800f902 <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 800f8d0:	f00b fd4c 	bl	801b36c <sys_arch_protect>
 800f8d4:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	699b      	ldr	r3, [r3, #24]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	da0b      	bge.n	800f8f6 <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 800f8de:	78fb      	ldrb	r3, [r7, #3]
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d104      	bne.n	800f8ee <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	699b      	ldr	r3, [r3, #24]
 800f8e8:	1e5a      	subs	r2, r3, #1
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	619a      	str	r2, [r3, #24]
        }
        SYS_ARCH_UNPROTECT(lev);
 800f8ee:	69f8      	ldr	r0, [r7, #28]
 800f8f0:	f00b fd4a 	bl	801b388 <sys_arch_unprotect>
        return;
 800f8f4:	e08d      	b.n	800fa12 <event_callback+0x166>
      }
      s = conn->socket;
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	699b      	ldr	r3, [r3, #24]
 800f8fa:	627b      	str	r3, [r7, #36]	; 0x24
      SYS_ARCH_UNPROTECT(lev);
 800f8fc:	69f8      	ldr	r0, [r7, #28]
 800f8fe:	f00b fd43 	bl	801b388 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 800f902:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f904:	f7fe fe84 	bl	800e610 <get_socket>
 800f908:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 800f90a:	69bb      	ldr	r3, [r7, #24]
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d07f      	beq.n	800fa10 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 800f910:	2301      	movs	r3, #1
 800f912:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 800f914:	f00b fd2a 	bl	801b36c <sys_arch_protect>
 800f918:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 800f91a:	78fb      	ldrb	r3, [r7, #3]
 800f91c:	2b04      	cmp	r3, #4
 800f91e:	d83e      	bhi.n	800f99e <event_callback+0xf2>
 800f920:	a201      	add	r2, pc, #4	; (adr r2, 800f928 <event_callback+0x7c>)
 800f922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f926:	bf00      	nop
 800f928:	0800f93d 	.word	0x0800f93d
 800f92c:	0800f95f 	.word	0x0800f95f
 800f930:	0800f977 	.word	0x0800f977
 800f934:	0800f98b 	.word	0x0800f98b
 800f938:	0800f997 	.word	0x0800f997
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 800f93c:	69bb      	ldr	r3, [r7, #24]
 800f93e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f942:	b29b      	uxth	r3, r3
 800f944:	3301      	adds	r3, #1
 800f946:	b29b      	uxth	r3, r3
 800f948:	b21a      	sxth	r2, r3
 800f94a:	69bb      	ldr	r3, [r7, #24]
 800f94c:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 800f94e:	69bb      	ldr	r3, [r7, #24]
 800f950:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f954:	2b01      	cmp	r3, #1
 800f956:	dd2a      	ble.n	800f9ae <event_callback+0x102>
        check_waiters = 0;
 800f958:	2300      	movs	r3, #0
 800f95a:	623b      	str	r3, [r7, #32]
      }
      break;
 800f95c:	e027      	b.n	800f9ae <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 800f95e:	69bb      	ldr	r3, [r7, #24]
 800f960:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f964:	b29b      	uxth	r3, r3
 800f966:	3b01      	subs	r3, #1
 800f968:	b29b      	uxth	r3, r3
 800f96a:	b21a      	sxth	r2, r3
 800f96c:	69bb      	ldr	r3, [r7, #24]
 800f96e:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 800f970:	2300      	movs	r3, #0
 800f972:	623b      	str	r3, [r7, #32]
      break;
 800f974:	e01c      	b.n	800f9b0 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 800f976:	69bb      	ldr	r3, [r7, #24]
 800f978:	895b      	ldrh	r3, [r3, #10]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d001      	beq.n	800f982 <event_callback+0xd6>
        check_waiters = 0;
 800f97e:	2300      	movs	r3, #0
 800f980:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 800f982:	69bb      	ldr	r3, [r7, #24]
 800f984:	2201      	movs	r2, #1
 800f986:	815a      	strh	r2, [r3, #10]
      break;
 800f988:	e012      	b.n	800f9b0 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 800f98a:	69bb      	ldr	r3, [r7, #24]
 800f98c:	2200      	movs	r2, #0
 800f98e:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 800f990:	2300      	movs	r3, #0
 800f992:	623b      	str	r3, [r7, #32]
      break;
 800f994:	e00c      	b.n	800f9b0 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 800f996:	69bb      	ldr	r3, [r7, #24]
 800f998:	2201      	movs	r2, #1
 800f99a:	819a      	strh	r2, [r3, #12]
      break;
 800f99c:	e008      	b.n	800f9b0 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 800f99e:	4b1e      	ldr	r3, [pc, #120]	; (800fa18 <event_callback+0x16c>)
 800f9a0:	f44f 621f 	mov.w	r2, #2544	; 0x9f0
 800f9a4:	491d      	ldr	r1, [pc, #116]	; (800fa1c <event_callback+0x170>)
 800f9a6:	481e      	ldr	r0, [pc, #120]	; (800fa20 <event_callback+0x174>)
 800f9a8:	f00c f988 	bl	801bcbc <iprintf>
      break;
 800f9ac:	e000      	b.n	800f9b0 <event_callback+0x104>
      break;
 800f9ae:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 800f9b0:	69bb      	ldr	r3, [r7, #24]
 800f9b2:	7b9b      	ldrb	r3, [r3, #14]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d025      	beq.n	800fa04 <event_callback+0x158>
 800f9b8:	6a3b      	ldr	r3, [r7, #32]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d022      	beq.n	800fa04 <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 800f9be:	69bb      	ldr	r3, [r7, #24]
 800f9c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	bfcc      	ite	gt
 800f9c8:	2301      	movgt	r3, #1
 800f9ca:	2300      	movle	r3, #0
 800f9cc:	b2db      	uxtb	r3, r3
 800f9ce:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 800f9d0:	69bb      	ldr	r3, [r7, #24]
 800f9d2:	895b      	ldrh	r3, [r3, #10]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	bf14      	ite	ne
 800f9d8:	2301      	movne	r3, #1
 800f9da:	2300      	moveq	r3, #0
 800f9dc:	b2db      	uxtb	r3, r3
 800f9de:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 800f9e0:	69bb      	ldr	r3, [r7, #24]
 800f9e2:	899b      	ldrh	r3, [r3, #12]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	bf14      	ite	ne
 800f9e8:	2301      	movne	r3, #1
 800f9ea:	2300      	moveq	r3, #0
 800f9ec:	b2db      	uxtb	r3, r3
 800f9ee:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 800f9f0:	69f8      	ldr	r0, [r7, #28]
 800f9f2:	f00b fcc9 	bl	801b388 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	693a      	ldr	r2, [r7, #16]
 800f9fa:	6979      	ldr	r1, [r7, #20]
 800f9fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f9fe:	f000 f811 	bl	800fa24 <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 800fa02:	e006      	b.n	800fa12 <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 800fa04:	69f8      	ldr	r0, [r7, #28]
 800fa06:	f00b fcbf 	bl	801b388 <sys_arch_unprotect>
 800fa0a:	e002      	b.n	800fa12 <event_callback+0x166>
    return;
 800fa0c:	bf00      	nop
 800fa0e:	e000      	b.n	800fa12 <event_callback+0x166>
      return;
 800fa10:	bf00      	nop
  }
  done_socket(sock);
}
 800fa12:	3728      	adds	r7, #40	; 0x28
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd80      	pop	{r7, pc}
 800fa18:	0801ece4 	.word	0x0801ece4
 800fa1c:	0801f060 	.word	0x0801f060
 800fa20:	0801ed38 	.word	0x0801ed38

0800fa24 <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b088      	sub	sp, #32
 800fa28:	af02      	add	r7, sp, #8
 800fa2a:	60f8      	str	r0, [r7, #12]
 800fa2c:	60b9      	str	r1, [r7, #8]
 800fa2e:	607a      	str	r2, [r7, #4]
 800fa30:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 800fa32:	4b3e      	ldr	r3, [pc, #248]	; (800fb2c <select_check_waiters+0x108>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	617b      	str	r3, [r7, #20]
 800fa38:	e06f      	b.n	800fb1a <select_check_waiters+0xf6>
    if (scb->sem_signalled == 0) {
 800fa3a:	697b      	ldr	r3, [r7, #20]
 800fa3c:	69db      	ldr	r3, [r3, #28]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d168      	bne.n	800fb14 <select_check_waiters+0xf0>
      /* semaphore not signalled yet */
      int do_signal = 0;
 800fa42:	2300      	movs	r3, #0
 800fa44:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 800fa46:	697b      	ldr	r3, [r7, #20]
 800fa48:	695b      	ldr	r3, [r3, #20]
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d009      	beq.n	800fa62 <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 800fa4e:	683b      	ldr	r3, [r7, #0]
 800fa50:	9300      	str	r3, [sp, #0]
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	68ba      	ldr	r2, [r7, #8]
 800fa56:	68f9      	ldr	r1, [r7, #12]
 800fa58:	6978      	ldr	r0, [r7, #20]
 800fa5a:	f7ff fee3 	bl	800f824 <lwip_poll_should_wake>
 800fa5e:	6138      	str	r0, [r7, #16]
 800fa60:	e04d      	b.n	800fafe <select_check_waiters+0xda>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 800fa62:	68bb      	ldr	r3, [r7, #8]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d014      	beq.n	800fa92 <select_check_waiters+0x6e>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 800fa68:	697b      	ldr	r3, [r7, #20]
 800fa6a:	689b      	ldr	r3, [r3, #8]
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d010      	beq.n	800fa92 <select_check_waiters+0x6e>
 800fa70:	697b      	ldr	r3, [r7, #20]
 800fa72:	689b      	ldr	r3, [r3, #8]
 800fa74:	68fa      	ldr	r2, [r7, #12]
 800fa76:	0952      	lsrs	r2, r2, #5
 800fa78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa7c:	68fa      	ldr	r2, [r7, #12]
 800fa7e:	f002 021f 	and.w	r2, r2, #31
 800fa82:	2101      	movs	r1, #1
 800fa84:	fa01 f202 	lsl.w	r2, r1, r2
 800fa88:	4013      	ands	r3, r2
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d001      	beq.n	800fa92 <select_check_waiters+0x6e>
            do_signal = 1;
 800fa8e:	2301      	movs	r3, #1
 800fa90:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d017      	beq.n	800fac8 <select_check_waiters+0xa4>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 800fa98:	693b      	ldr	r3, [r7, #16]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d114      	bne.n	800fac8 <select_check_waiters+0xa4>
 800fa9e:	697b      	ldr	r3, [r7, #20]
 800faa0:	68db      	ldr	r3, [r3, #12]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d010      	beq.n	800fac8 <select_check_waiters+0xa4>
 800faa6:	697b      	ldr	r3, [r7, #20]
 800faa8:	68db      	ldr	r3, [r3, #12]
 800faaa:	68fa      	ldr	r2, [r7, #12]
 800faac:	0952      	lsrs	r2, r2, #5
 800faae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fab2:	68fa      	ldr	r2, [r7, #12]
 800fab4:	f002 021f 	and.w	r2, r2, #31
 800fab8:	2101      	movs	r1, #1
 800faba:	fa01 f202 	lsl.w	r2, r1, r2
 800fabe:	4013      	ands	r3, r2
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d001      	beq.n	800fac8 <select_check_waiters+0xa4>
            do_signal = 1;
 800fac4:	2301      	movs	r3, #1
 800fac6:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 800fac8:	683b      	ldr	r3, [r7, #0]
 800faca:	2b00      	cmp	r3, #0
 800facc:	d017      	beq.n	800fafe <select_check_waiters+0xda>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 800face:	693b      	ldr	r3, [r7, #16]
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d114      	bne.n	800fafe <select_check_waiters+0xda>
 800fad4:	697b      	ldr	r3, [r7, #20]
 800fad6:	691b      	ldr	r3, [r3, #16]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d010      	beq.n	800fafe <select_check_waiters+0xda>
 800fadc:	697b      	ldr	r3, [r7, #20]
 800fade:	691b      	ldr	r3, [r3, #16]
 800fae0:	68fa      	ldr	r2, [r7, #12]
 800fae2:	0952      	lsrs	r2, r2, #5
 800fae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fae8:	68fa      	ldr	r2, [r7, #12]
 800faea:	f002 021f 	and.w	r2, r2, #31
 800faee:	2101      	movs	r1, #1
 800faf0:	fa01 f202 	lsl.w	r2, r1, r2
 800faf4:	4013      	ands	r3, r2
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d001      	beq.n	800fafe <select_check_waiters+0xda>
            do_signal = 1;
 800fafa:	2301      	movs	r3, #1
 800fafc:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 800fafe:	693b      	ldr	r3, [r7, #16]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d007      	beq.n	800fb14 <select_check_waiters+0xf0>
        scb->sem_signalled = 1;
 800fb04:	697b      	ldr	r3, [r7, #20]
 800fb06:	2201      	movs	r2, #1
 800fb08:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 800fb0a:	697b      	ldr	r3, [r7, #20]
 800fb0c:	3320      	adds	r3, #32
 800fb0e:	4618      	mov	r0, r3
 800fb10:	f00b fb88 	bl	801b224 <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 800fb14:	697b      	ldr	r3, [r7, #20]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	617b      	str	r3, [r7, #20]
 800fb1a:	697b      	ldr	r3, [r7, #20]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d18c      	bne.n	800fa3a <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 800fb20:	bf00      	nop
 800fb22:	bf00      	nop
 800fb24:	3718      	adds	r7, #24
 800fb26:	46bd      	mov	sp, r7
 800fb28:	bd80      	pop	{r7, pc}
 800fb2a:	bf00      	nop
 800fb2c:	2000479c 	.word	0x2000479c

0800fb30 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b084      	sub	sp, #16
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	6078      	str	r0, [r7, #4]
 800fb38:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800fb3a:	f008 f933 	bl	8017da4 <sys_timeouts_sleeptime>
 800fb3e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb46:	d10b      	bne.n	800fb60 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800fb48:	4813      	ldr	r0, [pc, #76]	; (800fb98 <tcpip_timeouts_mbox_fetch+0x68>)
 800fb4a:	f00b fbdc 	bl	801b306 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800fb4e:	2200      	movs	r2, #0
 800fb50:	6839      	ldr	r1, [r7, #0]
 800fb52:	6878      	ldr	r0, [r7, #4]
 800fb54:	f00b fa94 	bl	801b080 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800fb58:	480f      	ldr	r0, [pc, #60]	; (800fb98 <tcpip_timeouts_mbox_fetch+0x68>)
 800fb5a:	f00b fbc5 	bl	801b2e8 <sys_mutex_lock>
    return;
 800fb5e:	e018      	b.n	800fb92 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d102      	bne.n	800fb6c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800fb66:	f008 f8e3 	bl	8017d30 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800fb6a:	e7e6      	b.n	800fb3a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800fb6c:	480a      	ldr	r0, [pc, #40]	; (800fb98 <tcpip_timeouts_mbox_fetch+0x68>)
 800fb6e:	f00b fbca 	bl	801b306 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800fb72:	68fa      	ldr	r2, [r7, #12]
 800fb74:	6839      	ldr	r1, [r7, #0]
 800fb76:	6878      	ldr	r0, [r7, #4]
 800fb78:	f00b fa82 	bl	801b080 <sys_arch_mbox_fetch>
 800fb7c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800fb7e:	4806      	ldr	r0, [pc, #24]	; (800fb98 <tcpip_timeouts_mbox_fetch+0x68>)
 800fb80:	f00b fbb2 	bl	801b2e8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800fb84:	68bb      	ldr	r3, [r7, #8]
 800fb86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb8a:	d102      	bne.n	800fb92 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800fb8c:	f008 f8d0 	bl	8017d30 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800fb90:	e7d3      	b.n	800fb3a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800fb92:	3710      	adds	r7, #16
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}
 800fb98:	2000a0a4 	.word	0x2000a0a4

0800fb9c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b084      	sub	sp, #16
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800fba4:	4810      	ldr	r0, [pc, #64]	; (800fbe8 <tcpip_thread+0x4c>)
 800fba6:	f00b fb9f 	bl	801b2e8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800fbaa:	4b10      	ldr	r3, [pc, #64]	; (800fbec <tcpip_thread+0x50>)
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d005      	beq.n	800fbbe <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800fbb2:	4b0e      	ldr	r3, [pc, #56]	; (800fbec <tcpip_thread+0x50>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	4a0e      	ldr	r2, [pc, #56]	; (800fbf0 <tcpip_thread+0x54>)
 800fbb8:	6812      	ldr	r2, [r2, #0]
 800fbba:	4610      	mov	r0, r2
 800fbbc:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800fbbe:	f107 030c 	add.w	r3, r7, #12
 800fbc2:	4619      	mov	r1, r3
 800fbc4:	480b      	ldr	r0, [pc, #44]	; (800fbf4 <tcpip_thread+0x58>)
 800fbc6:	f7ff ffb3 	bl	800fb30 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d106      	bne.n	800fbde <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800fbd0:	4b09      	ldr	r3, [pc, #36]	; (800fbf8 <tcpip_thread+0x5c>)
 800fbd2:	2291      	movs	r2, #145	; 0x91
 800fbd4:	4909      	ldr	r1, [pc, #36]	; (800fbfc <tcpip_thread+0x60>)
 800fbd6:	480a      	ldr	r0, [pc, #40]	; (800fc00 <tcpip_thread+0x64>)
 800fbd8:	f00c f870 	bl	801bcbc <iprintf>
      continue;
 800fbdc:	e003      	b.n	800fbe6 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	4618      	mov	r0, r3
 800fbe2:	f000 f80f 	bl	800fc04 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800fbe6:	e7ea      	b.n	800fbbe <tcpip_thread+0x22>
 800fbe8:	2000a0a4 	.word	0x2000a0a4
 800fbec:	200047a0 	.word	0x200047a0
 800fbf0:	200047a4 	.word	0x200047a4
 800fbf4:	200047a8 	.word	0x200047a8
 800fbf8:	0801f0b4 	.word	0x0801f0b4
 800fbfc:	0801f0e4 	.word	0x0801f0e4
 800fc00:	0801f104 	.word	0x0801f104

0800fc04 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800fc04:	b580      	push	{r7, lr}
 800fc06:	b082      	sub	sp, #8
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	781b      	ldrb	r3, [r3, #0]
 800fc10:	2b02      	cmp	r3, #2
 800fc12:	d026      	beq.n	800fc62 <tcpip_thread_handle_msg+0x5e>
 800fc14:	2b02      	cmp	r3, #2
 800fc16:	dc2b      	bgt.n	800fc70 <tcpip_thread_handle_msg+0x6c>
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d002      	beq.n	800fc22 <tcpip_thread_handle_msg+0x1e>
 800fc1c:	2b01      	cmp	r3, #1
 800fc1e:	d015      	beq.n	800fc4c <tcpip_thread_handle_msg+0x48>
 800fc20:	e026      	b.n	800fc70 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	68db      	ldr	r3, [r3, #12]
 800fc26:	687a      	ldr	r2, [r7, #4]
 800fc28:	6850      	ldr	r0, [r2, #4]
 800fc2a:	687a      	ldr	r2, [r7, #4]
 800fc2c:	6892      	ldr	r2, [r2, #8]
 800fc2e:	4611      	mov	r1, r2
 800fc30:	4798      	blx	r3
 800fc32:	4603      	mov	r3, r0
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d004      	beq.n	800fc42 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	685b      	ldr	r3, [r3, #4]
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	f001 fd0d 	bl	801165c <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800fc42:	6879      	ldr	r1, [r7, #4]
 800fc44:	2009      	movs	r0, #9
 800fc46:	f000 fe33 	bl	80108b0 <memp_free>
      break;
 800fc4a:	e018      	b.n	800fc7e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	685b      	ldr	r3, [r3, #4]
 800fc50:	687a      	ldr	r2, [r7, #4]
 800fc52:	6892      	ldr	r2, [r2, #8]
 800fc54:	4610      	mov	r0, r2
 800fc56:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800fc58:	6879      	ldr	r1, [r7, #4]
 800fc5a:	2008      	movs	r0, #8
 800fc5c:	f000 fe28 	bl	80108b0 <memp_free>
      break;
 800fc60:	e00d      	b.n	800fc7e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	685b      	ldr	r3, [r3, #4]
 800fc66:	687a      	ldr	r2, [r7, #4]
 800fc68:	6892      	ldr	r2, [r2, #8]
 800fc6a:	4610      	mov	r0, r2
 800fc6c:	4798      	blx	r3
      break;
 800fc6e:	e006      	b.n	800fc7e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800fc70:	4b05      	ldr	r3, [pc, #20]	; (800fc88 <tcpip_thread_handle_msg+0x84>)
 800fc72:	22cf      	movs	r2, #207	; 0xcf
 800fc74:	4905      	ldr	r1, [pc, #20]	; (800fc8c <tcpip_thread_handle_msg+0x88>)
 800fc76:	4806      	ldr	r0, [pc, #24]	; (800fc90 <tcpip_thread_handle_msg+0x8c>)
 800fc78:	f00c f820 	bl	801bcbc <iprintf>
      break;
 800fc7c:	bf00      	nop
  }
}
 800fc7e:	bf00      	nop
 800fc80:	3708      	adds	r7, #8
 800fc82:	46bd      	mov	sp, r7
 800fc84:	bd80      	pop	{r7, pc}
 800fc86:	bf00      	nop
 800fc88:	0801f0b4 	.word	0x0801f0b4
 800fc8c:	0801f0e4 	.word	0x0801f0e4
 800fc90:	0801f104 	.word	0x0801f104

0800fc94 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800fc94:	b580      	push	{r7, lr}
 800fc96:	b086      	sub	sp, #24
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	60f8      	str	r0, [r7, #12]
 800fc9c:	60b9      	str	r1, [r7, #8]
 800fc9e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800fca0:	481a      	ldr	r0, [pc, #104]	; (800fd0c <tcpip_inpkt+0x78>)
 800fca2:	f00b fa48 	bl	801b136 <sys_mbox_valid>
 800fca6:	4603      	mov	r3, r0
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d105      	bne.n	800fcb8 <tcpip_inpkt+0x24>
 800fcac:	4b18      	ldr	r3, [pc, #96]	; (800fd10 <tcpip_inpkt+0x7c>)
 800fcae:	22fc      	movs	r2, #252	; 0xfc
 800fcb0:	4918      	ldr	r1, [pc, #96]	; (800fd14 <tcpip_inpkt+0x80>)
 800fcb2:	4819      	ldr	r0, [pc, #100]	; (800fd18 <tcpip_inpkt+0x84>)
 800fcb4:	f00c f802 	bl	801bcbc <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800fcb8:	2009      	movs	r0, #9
 800fcba:	f000 fda7 	bl	801080c <memp_malloc>
 800fcbe:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800fcc0:	697b      	ldr	r3, [r7, #20]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d102      	bne.n	800fccc <tcpip_inpkt+0x38>
    return ERR_MEM;
 800fcc6:	f04f 33ff 	mov.w	r3, #4294967295
 800fcca:	e01a      	b.n	800fd02 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800fccc:	697b      	ldr	r3, [r7, #20]
 800fcce:	2200      	movs	r2, #0
 800fcd0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800fcd2:	697b      	ldr	r3, [r7, #20]
 800fcd4:	68fa      	ldr	r2, [r7, #12]
 800fcd6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800fcd8:	697b      	ldr	r3, [r7, #20]
 800fcda:	68ba      	ldr	r2, [r7, #8]
 800fcdc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800fcde:	697b      	ldr	r3, [r7, #20]
 800fce0:	687a      	ldr	r2, [r7, #4]
 800fce2:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800fce4:	6979      	ldr	r1, [r7, #20]
 800fce6:	4809      	ldr	r0, [pc, #36]	; (800fd0c <tcpip_inpkt+0x78>)
 800fce8:	f00b f9b0 	bl	801b04c <sys_mbox_trypost>
 800fcec:	4603      	mov	r3, r0
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d006      	beq.n	800fd00 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800fcf2:	6979      	ldr	r1, [r7, #20]
 800fcf4:	2009      	movs	r0, #9
 800fcf6:	f000 fddb 	bl	80108b0 <memp_free>
    return ERR_MEM;
 800fcfa:	f04f 33ff 	mov.w	r3, #4294967295
 800fcfe:	e000      	b.n	800fd02 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800fd00:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800fd02:	4618      	mov	r0, r3
 800fd04:	3718      	adds	r7, #24
 800fd06:	46bd      	mov	sp, r7
 800fd08:	bd80      	pop	{r7, pc}
 800fd0a:	bf00      	nop
 800fd0c:	200047a8 	.word	0x200047a8
 800fd10:	0801f0b4 	.word	0x0801f0b4
 800fd14:	0801f12c 	.word	0x0801f12c
 800fd18:	0801f104 	.word	0x0801f104

0800fd1c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b082      	sub	sp, #8
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
 800fd24:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fd2c:	f003 0318 	and.w	r3, r3, #24
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d006      	beq.n	800fd42 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800fd34:	4a08      	ldr	r2, [pc, #32]	; (800fd58 <tcpip_input+0x3c>)
 800fd36:	6839      	ldr	r1, [r7, #0]
 800fd38:	6878      	ldr	r0, [r7, #4]
 800fd3a:	f7ff ffab 	bl	800fc94 <tcpip_inpkt>
 800fd3e:	4603      	mov	r3, r0
 800fd40:	e005      	b.n	800fd4e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800fd42:	4a06      	ldr	r2, [pc, #24]	; (800fd5c <tcpip_input+0x40>)
 800fd44:	6839      	ldr	r1, [r7, #0]
 800fd46:	6878      	ldr	r0, [r7, #4]
 800fd48:	f7ff ffa4 	bl	800fc94 <tcpip_inpkt>
 800fd4c:	4603      	mov	r3, r0
}
 800fd4e:	4618      	mov	r0, r3
 800fd50:	3708      	adds	r7, #8
 800fd52:	46bd      	mov	sp, r7
 800fd54:	bd80      	pop	{r7, pc}
 800fd56:	bf00      	nop
 800fd58:	0801ae39 	.word	0x0801ae39
 800fd5c:	08019ad1 	.word	0x08019ad1

0800fd60 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b084      	sub	sp, #16
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
 800fd68:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800fd6a:	4819      	ldr	r0, [pc, #100]	; (800fdd0 <tcpip_try_callback+0x70>)
 800fd6c:	f00b f9e3 	bl	801b136 <sys_mbox_valid>
 800fd70:	4603      	mov	r3, r0
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d106      	bne.n	800fd84 <tcpip_try_callback+0x24>
 800fd76:	4b17      	ldr	r3, [pc, #92]	; (800fdd4 <tcpip_try_callback+0x74>)
 800fd78:	f240 125d 	movw	r2, #349	; 0x15d
 800fd7c:	4916      	ldr	r1, [pc, #88]	; (800fdd8 <tcpip_try_callback+0x78>)
 800fd7e:	4817      	ldr	r0, [pc, #92]	; (800fddc <tcpip_try_callback+0x7c>)
 800fd80:	f00b ff9c 	bl	801bcbc <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800fd84:	2008      	movs	r0, #8
 800fd86:	f000 fd41 	bl	801080c <memp_malloc>
 800fd8a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d102      	bne.n	800fd98 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800fd92:	f04f 33ff 	mov.w	r3, #4294967295
 800fd96:	e017      	b.n	800fdc8 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	2201      	movs	r2, #1
 800fd9c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	687a      	ldr	r2, [r7, #4]
 800fda2:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	683a      	ldr	r2, [r7, #0]
 800fda8:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800fdaa:	68f9      	ldr	r1, [r7, #12]
 800fdac:	4808      	ldr	r0, [pc, #32]	; (800fdd0 <tcpip_try_callback+0x70>)
 800fdae:	f00b f94d 	bl	801b04c <sys_mbox_trypost>
 800fdb2:	4603      	mov	r3, r0
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d006      	beq.n	800fdc6 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800fdb8:	68f9      	ldr	r1, [r7, #12]
 800fdba:	2008      	movs	r0, #8
 800fdbc:	f000 fd78 	bl	80108b0 <memp_free>
    return ERR_MEM;
 800fdc0:	f04f 33ff 	mov.w	r3, #4294967295
 800fdc4:	e000      	b.n	800fdc8 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800fdc6:	2300      	movs	r3, #0
}
 800fdc8:	4618      	mov	r0, r3
 800fdca:	3710      	adds	r7, #16
 800fdcc:	46bd      	mov	sp, r7
 800fdce:	bd80      	pop	{r7, pc}
 800fdd0:	200047a8 	.word	0x200047a8
 800fdd4:	0801f0b4 	.word	0x0801f0b4
 800fdd8:	0801f12c 	.word	0x0801f12c
 800fddc:	0801f104 	.word	0x0801f104

0800fde0 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b084      	sub	sp, #16
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	60f8      	str	r0, [r7, #12]
 800fde8:	60b9      	str	r1, [r7, #8]
 800fdea:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800fdec:	4806      	ldr	r0, [pc, #24]	; (800fe08 <tcpip_send_msg_wait_sem+0x28>)
 800fdee:	f00b fa7b 	bl	801b2e8 <sys_mutex_lock>
  fn(apimsg);
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	68b8      	ldr	r0, [r7, #8]
 800fdf6:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800fdf8:	4803      	ldr	r0, [pc, #12]	; (800fe08 <tcpip_send_msg_wait_sem+0x28>)
 800fdfa:	f00b fa84 	bl	801b306 <sys_mutex_unlock>
  return ERR_OK;
 800fdfe:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800fe00:	4618      	mov	r0, r3
 800fe02:	3710      	adds	r7, #16
 800fe04:	46bd      	mov	sp, r7
 800fe06:	bd80      	pop	{r7, pc}
 800fe08:	2000a0a4 	.word	0x2000a0a4

0800fe0c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b084      	sub	sp, #16
 800fe10:	af02      	add	r7, sp, #8
 800fe12:	6078      	str	r0, [r7, #4]
 800fe14:	6039      	str	r1, [r7, #0]
  lwip_init();
 800fe16:	f000 f871 	bl	800fefc <lwip_init>

  tcpip_init_done = initfunc;
 800fe1a:	4a17      	ldr	r2, [pc, #92]	; (800fe78 <tcpip_init+0x6c>)
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800fe20:	4a16      	ldr	r2, [pc, #88]	; (800fe7c <tcpip_init+0x70>)
 800fe22:	683b      	ldr	r3, [r7, #0]
 800fe24:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800fe26:	2106      	movs	r1, #6
 800fe28:	4815      	ldr	r0, [pc, #84]	; (800fe80 <tcpip_init+0x74>)
 800fe2a:	f00b f8db 	bl	801afe4 <sys_mbox_new>
 800fe2e:	4603      	mov	r3, r0
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d006      	beq.n	800fe42 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800fe34:	4b13      	ldr	r3, [pc, #76]	; (800fe84 <tcpip_init+0x78>)
 800fe36:	f240 2261 	movw	r2, #609	; 0x261
 800fe3a:	4913      	ldr	r1, [pc, #76]	; (800fe88 <tcpip_init+0x7c>)
 800fe3c:	4813      	ldr	r0, [pc, #76]	; (800fe8c <tcpip_init+0x80>)
 800fe3e:	f00b ff3d 	bl	801bcbc <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800fe42:	4813      	ldr	r0, [pc, #76]	; (800fe90 <tcpip_init+0x84>)
 800fe44:	f00b fa34 	bl	801b2b0 <sys_mutex_new>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d006      	beq.n	800fe5c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800fe4e:	4b0d      	ldr	r3, [pc, #52]	; (800fe84 <tcpip_init+0x78>)
 800fe50:	f240 2265 	movw	r2, #613	; 0x265
 800fe54:	490f      	ldr	r1, [pc, #60]	; (800fe94 <tcpip_init+0x88>)
 800fe56:	480d      	ldr	r0, [pc, #52]	; (800fe8c <tcpip_init+0x80>)
 800fe58:	f00b ff30 	bl	801bcbc <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	9300      	str	r3, [sp, #0]
 800fe60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fe64:	2200      	movs	r2, #0
 800fe66:	490c      	ldr	r1, [pc, #48]	; (800fe98 <tcpip_init+0x8c>)
 800fe68:	480c      	ldr	r0, [pc, #48]	; (800fe9c <tcpip_init+0x90>)
 800fe6a:	f00b fa59 	bl	801b320 <sys_thread_new>
}
 800fe6e:	bf00      	nop
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop
 800fe78:	200047a0 	.word	0x200047a0
 800fe7c:	200047a4 	.word	0x200047a4
 800fe80:	200047a8 	.word	0x200047a8
 800fe84:	0801f0b4 	.word	0x0801f0b4
 800fe88:	0801f13c 	.word	0x0801f13c
 800fe8c:	0801f104 	.word	0x0801f104
 800fe90:	2000a0a4 	.word	0x2000a0a4
 800fe94:	0801f160 	.word	0x0801f160
 800fe98:	0800fb9d 	.word	0x0800fb9d
 800fe9c:	0801f184 	.word	0x0801f184

0800fea0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800fea0:	b480      	push	{r7}
 800fea2:	b083      	sub	sp, #12
 800fea4:	af00      	add	r7, sp, #0
 800fea6:	4603      	mov	r3, r0
 800fea8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800feaa:	88fb      	ldrh	r3, [r7, #6]
 800feac:	021b      	lsls	r3, r3, #8
 800feae:	b21a      	sxth	r2, r3
 800feb0:	88fb      	ldrh	r3, [r7, #6]
 800feb2:	0a1b      	lsrs	r3, r3, #8
 800feb4:	b29b      	uxth	r3, r3
 800feb6:	b21b      	sxth	r3, r3
 800feb8:	4313      	orrs	r3, r2
 800feba:	b21b      	sxth	r3, r3
 800febc:	b29b      	uxth	r3, r3
}
 800febe:	4618      	mov	r0, r3
 800fec0:	370c      	adds	r7, #12
 800fec2:	46bd      	mov	sp, r7
 800fec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec8:	4770      	bx	lr

0800feca <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800feca:	b480      	push	{r7}
 800fecc:	b083      	sub	sp, #12
 800fece:	af00      	add	r7, sp, #0
 800fed0:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	061a      	lsls	r2, r3, #24
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	021b      	lsls	r3, r3, #8
 800feda:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800fede:	431a      	orrs	r2, r3
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	0a1b      	lsrs	r3, r3, #8
 800fee4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800fee8:	431a      	orrs	r2, r3
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	0e1b      	lsrs	r3, r3, #24
 800feee:	4313      	orrs	r3, r2
}
 800fef0:	4618      	mov	r0, r3
 800fef2:	370c      	adds	r7, #12
 800fef4:	46bd      	mov	sp, r7
 800fef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefa:	4770      	bx	lr

0800fefc <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b082      	sub	sp, #8
 800ff00:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ff02:	2300      	movs	r3, #0
 800ff04:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800ff06:	f00b f9c5 	bl	801b294 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800ff0a:	f000 f8d5 	bl	80100b8 <mem_init>
  memp_init();
 800ff0e:	f000 fc31 	bl	8010774 <memp_init>
  pbuf_init();
  netif_init();
 800ff12:	f000 fcf7 	bl	8010904 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ff16:	f007 ff7d 	bl	8017e14 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800ff1a:	f001 fe49 	bl	8011bb0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800ff1e:	f007 febf 	bl	8017ca0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ff22:	bf00      	nop
 800ff24:	3708      	adds	r7, #8
 800ff26:	46bd      	mov	sp, r7
 800ff28:	bd80      	pop	{r7, pc}
	...

0800ff2c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800ff2c:	b480      	push	{r7}
 800ff2e:	b083      	sub	sp, #12
 800ff30:	af00      	add	r7, sp, #0
 800ff32:	4603      	mov	r3, r0
 800ff34:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800ff36:	4b05      	ldr	r3, [pc, #20]	; (800ff4c <ptr_to_mem+0x20>)
 800ff38:	681a      	ldr	r2, [r3, #0]
 800ff3a:	88fb      	ldrh	r3, [r7, #6]
 800ff3c:	4413      	add	r3, r2
}
 800ff3e:	4618      	mov	r0, r3
 800ff40:	370c      	adds	r7, #12
 800ff42:	46bd      	mov	sp, r7
 800ff44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff48:	4770      	bx	lr
 800ff4a:	bf00      	nop
 800ff4c:	200047ac 	.word	0x200047ac

0800ff50 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800ff50:	b480      	push	{r7}
 800ff52:	b083      	sub	sp, #12
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800ff58:	4b05      	ldr	r3, [pc, #20]	; (800ff70 <mem_to_ptr+0x20>)
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	687a      	ldr	r2, [r7, #4]
 800ff5e:	1ad3      	subs	r3, r2, r3
 800ff60:	b29b      	uxth	r3, r3
}
 800ff62:	4618      	mov	r0, r3
 800ff64:	370c      	adds	r7, #12
 800ff66:	46bd      	mov	sp, r7
 800ff68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6c:	4770      	bx	lr
 800ff6e:	bf00      	nop
 800ff70:	200047ac 	.word	0x200047ac

0800ff74 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800ff74:	b590      	push	{r4, r7, lr}
 800ff76:	b085      	sub	sp, #20
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800ff7c:	4b45      	ldr	r3, [pc, #276]	; (8010094 <plug_holes+0x120>)
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	687a      	ldr	r2, [r7, #4]
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d206      	bcs.n	800ff94 <plug_holes+0x20>
 800ff86:	4b44      	ldr	r3, [pc, #272]	; (8010098 <plug_holes+0x124>)
 800ff88:	f240 12df 	movw	r2, #479	; 0x1df
 800ff8c:	4943      	ldr	r1, [pc, #268]	; (801009c <plug_holes+0x128>)
 800ff8e:	4844      	ldr	r0, [pc, #272]	; (80100a0 <plug_holes+0x12c>)
 800ff90:	f00b fe94 	bl	801bcbc <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800ff94:	4b43      	ldr	r3, [pc, #268]	; (80100a4 <plug_holes+0x130>)
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	687a      	ldr	r2, [r7, #4]
 800ff9a:	429a      	cmp	r2, r3
 800ff9c:	d306      	bcc.n	800ffac <plug_holes+0x38>
 800ff9e:	4b3e      	ldr	r3, [pc, #248]	; (8010098 <plug_holes+0x124>)
 800ffa0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800ffa4:	4940      	ldr	r1, [pc, #256]	; (80100a8 <plug_holes+0x134>)
 800ffa6:	483e      	ldr	r0, [pc, #248]	; (80100a0 <plug_holes+0x12c>)
 800ffa8:	f00b fe88 	bl	801bcbc <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	791b      	ldrb	r3, [r3, #4]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d006      	beq.n	800ffc2 <plug_holes+0x4e>
 800ffb4:	4b38      	ldr	r3, [pc, #224]	; (8010098 <plug_holes+0x124>)
 800ffb6:	f240 12e1 	movw	r2, #481	; 0x1e1
 800ffba:	493c      	ldr	r1, [pc, #240]	; (80100ac <plug_holes+0x138>)
 800ffbc:	4838      	ldr	r0, [pc, #224]	; (80100a0 <plug_holes+0x12c>)
 800ffbe:	f00b fe7d 	bl	801bcbc <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	881b      	ldrh	r3, [r3, #0]
 800ffc6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ffca:	d906      	bls.n	800ffda <plug_holes+0x66>
 800ffcc:	4b32      	ldr	r3, [pc, #200]	; (8010098 <plug_holes+0x124>)
 800ffce:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800ffd2:	4937      	ldr	r1, [pc, #220]	; (80100b0 <plug_holes+0x13c>)
 800ffd4:	4832      	ldr	r0, [pc, #200]	; (80100a0 <plug_holes+0x12c>)
 800ffd6:	f00b fe71 	bl	801bcbc <iprintf>

  nmem = ptr_to_mem(mem->next);
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	881b      	ldrh	r3, [r3, #0]
 800ffde:	4618      	mov	r0, r3
 800ffe0:	f7ff ffa4 	bl	800ff2c <ptr_to_mem>
 800ffe4:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800ffe6:	687a      	ldr	r2, [r7, #4]
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	429a      	cmp	r2, r3
 800ffec:	d024      	beq.n	8010038 <plug_holes+0xc4>
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	791b      	ldrb	r3, [r3, #4]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d120      	bne.n	8010038 <plug_holes+0xc4>
 800fff6:	4b2b      	ldr	r3, [pc, #172]	; (80100a4 <plug_holes+0x130>)
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	68fa      	ldr	r2, [r7, #12]
 800fffc:	429a      	cmp	r2, r3
 800fffe:	d01b      	beq.n	8010038 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8010000:	4b2c      	ldr	r3, [pc, #176]	; (80100b4 <plug_holes+0x140>)
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	68fa      	ldr	r2, [r7, #12]
 8010006:	429a      	cmp	r2, r3
 8010008:	d102      	bne.n	8010010 <plug_holes+0x9c>
      lfree = mem;
 801000a:	4a2a      	ldr	r2, [pc, #168]	; (80100b4 <plug_holes+0x140>)
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	881a      	ldrh	r2, [r3, #0]
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	881b      	ldrh	r3, [r3, #0]
 801001c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010020:	d00a      	beq.n	8010038 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	881b      	ldrh	r3, [r3, #0]
 8010026:	4618      	mov	r0, r3
 8010028:	f7ff ff80 	bl	800ff2c <ptr_to_mem>
 801002c:	4604      	mov	r4, r0
 801002e:	6878      	ldr	r0, [r7, #4]
 8010030:	f7ff ff8e 	bl	800ff50 <mem_to_ptr>
 8010034:	4603      	mov	r3, r0
 8010036:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	885b      	ldrh	r3, [r3, #2]
 801003c:	4618      	mov	r0, r3
 801003e:	f7ff ff75 	bl	800ff2c <ptr_to_mem>
 8010042:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8010044:	68ba      	ldr	r2, [r7, #8]
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	429a      	cmp	r2, r3
 801004a:	d01f      	beq.n	801008c <plug_holes+0x118>
 801004c:	68bb      	ldr	r3, [r7, #8]
 801004e:	791b      	ldrb	r3, [r3, #4]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d11b      	bne.n	801008c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8010054:	4b17      	ldr	r3, [pc, #92]	; (80100b4 <plug_holes+0x140>)
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	687a      	ldr	r2, [r7, #4]
 801005a:	429a      	cmp	r2, r3
 801005c:	d102      	bne.n	8010064 <plug_holes+0xf0>
      lfree = pmem;
 801005e:	4a15      	ldr	r2, [pc, #84]	; (80100b4 <plug_holes+0x140>)
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	881a      	ldrh	r2, [r3, #0]
 8010068:	68bb      	ldr	r3, [r7, #8]
 801006a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	881b      	ldrh	r3, [r3, #0]
 8010070:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010074:	d00a      	beq.n	801008c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	881b      	ldrh	r3, [r3, #0]
 801007a:	4618      	mov	r0, r3
 801007c:	f7ff ff56 	bl	800ff2c <ptr_to_mem>
 8010080:	4604      	mov	r4, r0
 8010082:	68b8      	ldr	r0, [r7, #8]
 8010084:	f7ff ff64 	bl	800ff50 <mem_to_ptr>
 8010088:	4603      	mov	r3, r0
 801008a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801008c:	bf00      	nop
 801008e:	3714      	adds	r7, #20
 8010090:	46bd      	mov	sp, r7
 8010092:	bd90      	pop	{r4, r7, pc}
 8010094:	200047ac 	.word	0x200047ac
 8010098:	0801f194 	.word	0x0801f194
 801009c:	0801f1c4 	.word	0x0801f1c4
 80100a0:	0801f1dc 	.word	0x0801f1dc
 80100a4:	200047b0 	.word	0x200047b0
 80100a8:	0801f204 	.word	0x0801f204
 80100ac:	0801f220 	.word	0x0801f220
 80100b0:	0801f23c 	.word	0x0801f23c
 80100b4:	200047b8 	.word	0x200047b8

080100b8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b082      	sub	sp, #8
 80100bc:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80100be:	4b1f      	ldr	r3, [pc, #124]	; (801013c <mem_init+0x84>)
 80100c0:	3303      	adds	r3, #3
 80100c2:	f023 0303 	bic.w	r3, r3, #3
 80100c6:	461a      	mov	r2, r3
 80100c8:	4b1d      	ldr	r3, [pc, #116]	; (8010140 <mem_init+0x88>)
 80100ca:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80100cc:	4b1c      	ldr	r3, [pc, #112]	; (8010140 <mem_init+0x88>)
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80100d8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	2200      	movs	r2, #0
 80100de:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	2200      	movs	r2, #0
 80100e4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80100e6:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80100ea:	f7ff ff1f 	bl	800ff2c <ptr_to_mem>
 80100ee:	4603      	mov	r3, r0
 80100f0:	4a14      	ldr	r2, [pc, #80]	; (8010144 <mem_init+0x8c>)
 80100f2:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80100f4:	4b13      	ldr	r3, [pc, #76]	; (8010144 <mem_init+0x8c>)
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	2201      	movs	r2, #1
 80100fa:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80100fc:	4b11      	ldr	r3, [pc, #68]	; (8010144 <mem_init+0x8c>)
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8010104:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8010106:	4b0f      	ldr	r3, [pc, #60]	; (8010144 <mem_init+0x8c>)
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801010e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010110:	4b0b      	ldr	r3, [pc, #44]	; (8010140 <mem_init+0x88>)
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	4a0c      	ldr	r2, [pc, #48]	; (8010148 <mem_init+0x90>)
 8010116:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8010118:	480c      	ldr	r0, [pc, #48]	; (801014c <mem_init+0x94>)
 801011a:	f00b f8c9 	bl	801b2b0 <sys_mutex_new>
 801011e:	4603      	mov	r3, r0
 8010120:	2b00      	cmp	r3, #0
 8010122:	d006      	beq.n	8010132 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8010124:	4b0a      	ldr	r3, [pc, #40]	; (8010150 <mem_init+0x98>)
 8010126:	f240 221f 	movw	r2, #543	; 0x21f
 801012a:	490a      	ldr	r1, [pc, #40]	; (8010154 <mem_init+0x9c>)
 801012c:	480a      	ldr	r0, [pc, #40]	; (8010158 <mem_init+0xa0>)
 801012e:	f00b fdc5 	bl	801bcbc <iprintf>
  }
}
 8010132:	bf00      	nop
 8010134:	3708      	adds	r7, #8
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}
 801013a:	bf00      	nop
 801013c:	2000a0c0 	.word	0x2000a0c0
 8010140:	200047ac 	.word	0x200047ac
 8010144:	200047b0 	.word	0x200047b0
 8010148:	200047b8 	.word	0x200047b8
 801014c:	200047b4 	.word	0x200047b4
 8010150:	0801f194 	.word	0x0801f194
 8010154:	0801f268 	.word	0x0801f268
 8010158:	0801f1dc 	.word	0x0801f1dc

0801015c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 801015c:	b580      	push	{r7, lr}
 801015e:	b086      	sub	sp, #24
 8010160:	af00      	add	r7, sp, #0
 8010162:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8010164:	6878      	ldr	r0, [r7, #4]
 8010166:	f7ff fef3 	bl	800ff50 <mem_to_ptr>
 801016a:	4603      	mov	r3, r0
 801016c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	881b      	ldrh	r3, [r3, #0]
 8010172:	4618      	mov	r0, r3
 8010174:	f7ff feda 	bl	800ff2c <ptr_to_mem>
 8010178:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	885b      	ldrh	r3, [r3, #2]
 801017e:	4618      	mov	r0, r3
 8010180:	f7ff fed4 	bl	800ff2c <ptr_to_mem>
 8010184:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	881b      	ldrh	r3, [r3, #0]
 801018a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801018e:	d818      	bhi.n	80101c2 <mem_link_valid+0x66>
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	885b      	ldrh	r3, [r3, #2]
 8010194:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010198:	d813      	bhi.n	80101c2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801019e:	8afa      	ldrh	r2, [r7, #22]
 80101a0:	429a      	cmp	r2, r3
 80101a2:	d004      	beq.n	80101ae <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	881b      	ldrh	r3, [r3, #0]
 80101a8:	8afa      	ldrh	r2, [r7, #22]
 80101aa:	429a      	cmp	r2, r3
 80101ac:	d109      	bne.n	80101c2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80101ae:	4b08      	ldr	r3, [pc, #32]	; (80101d0 <mem_link_valid+0x74>)
 80101b0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80101b2:	693a      	ldr	r2, [r7, #16]
 80101b4:	429a      	cmp	r2, r3
 80101b6:	d006      	beq.n	80101c6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80101b8:	693b      	ldr	r3, [r7, #16]
 80101ba:	885b      	ldrh	r3, [r3, #2]
 80101bc:	8afa      	ldrh	r2, [r7, #22]
 80101be:	429a      	cmp	r2, r3
 80101c0:	d001      	beq.n	80101c6 <mem_link_valid+0x6a>
    return 0;
 80101c2:	2300      	movs	r3, #0
 80101c4:	e000      	b.n	80101c8 <mem_link_valid+0x6c>
  }
  return 1;
 80101c6:	2301      	movs	r3, #1
}
 80101c8:	4618      	mov	r0, r3
 80101ca:	3718      	adds	r7, #24
 80101cc:	46bd      	mov	sp, r7
 80101ce:	bd80      	pop	{r7, pc}
 80101d0:	200047b0 	.word	0x200047b0

080101d4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b088      	sub	sp, #32
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d070      	beq.n	80102c4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	f003 0303 	and.w	r3, r3, #3
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d00d      	beq.n	8010208 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80101ec:	4b37      	ldr	r3, [pc, #220]	; (80102cc <mem_free+0xf8>)
 80101ee:	f240 2273 	movw	r2, #627	; 0x273
 80101f2:	4937      	ldr	r1, [pc, #220]	; (80102d0 <mem_free+0xfc>)
 80101f4:	4837      	ldr	r0, [pc, #220]	; (80102d4 <mem_free+0x100>)
 80101f6:	f00b fd61 	bl	801bcbc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80101fa:	f00b f8b7 	bl	801b36c <sys_arch_protect>
 80101fe:	60f8      	str	r0, [r7, #12]
 8010200:	68f8      	ldr	r0, [r7, #12]
 8010202:	f00b f8c1 	bl	801b388 <sys_arch_unprotect>
    return;
 8010206:	e05e      	b.n	80102c6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	3b08      	subs	r3, #8
 801020c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801020e:	4b32      	ldr	r3, [pc, #200]	; (80102d8 <mem_free+0x104>)
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	69fa      	ldr	r2, [r7, #28]
 8010214:	429a      	cmp	r2, r3
 8010216:	d306      	bcc.n	8010226 <mem_free+0x52>
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	f103 020c 	add.w	r2, r3, #12
 801021e:	4b2f      	ldr	r3, [pc, #188]	; (80102dc <mem_free+0x108>)
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	429a      	cmp	r2, r3
 8010224:	d90d      	bls.n	8010242 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8010226:	4b29      	ldr	r3, [pc, #164]	; (80102cc <mem_free+0xf8>)
 8010228:	f240 227f 	movw	r2, #639	; 0x27f
 801022c:	492c      	ldr	r1, [pc, #176]	; (80102e0 <mem_free+0x10c>)
 801022e:	4829      	ldr	r0, [pc, #164]	; (80102d4 <mem_free+0x100>)
 8010230:	f00b fd44 	bl	801bcbc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010234:	f00b f89a 	bl	801b36c <sys_arch_protect>
 8010238:	6138      	str	r0, [r7, #16]
 801023a:	6938      	ldr	r0, [r7, #16]
 801023c:	f00b f8a4 	bl	801b388 <sys_arch_unprotect>
    return;
 8010240:	e041      	b.n	80102c6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8010242:	4828      	ldr	r0, [pc, #160]	; (80102e4 <mem_free+0x110>)
 8010244:	f00b f850 	bl	801b2e8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8010248:	69fb      	ldr	r3, [r7, #28]
 801024a:	791b      	ldrb	r3, [r3, #4]
 801024c:	2b00      	cmp	r3, #0
 801024e:	d110      	bne.n	8010272 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8010250:	4b1e      	ldr	r3, [pc, #120]	; (80102cc <mem_free+0xf8>)
 8010252:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8010256:	4924      	ldr	r1, [pc, #144]	; (80102e8 <mem_free+0x114>)
 8010258:	481e      	ldr	r0, [pc, #120]	; (80102d4 <mem_free+0x100>)
 801025a:	f00b fd2f 	bl	801bcbc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801025e:	4821      	ldr	r0, [pc, #132]	; (80102e4 <mem_free+0x110>)
 8010260:	f00b f851 	bl	801b306 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010264:	f00b f882 	bl	801b36c <sys_arch_protect>
 8010268:	6178      	str	r0, [r7, #20]
 801026a:	6978      	ldr	r0, [r7, #20]
 801026c:	f00b f88c 	bl	801b388 <sys_arch_unprotect>
    return;
 8010270:	e029      	b.n	80102c6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8010272:	69f8      	ldr	r0, [r7, #28]
 8010274:	f7ff ff72 	bl	801015c <mem_link_valid>
 8010278:	4603      	mov	r3, r0
 801027a:	2b00      	cmp	r3, #0
 801027c:	d110      	bne.n	80102a0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801027e:	4b13      	ldr	r3, [pc, #76]	; (80102cc <mem_free+0xf8>)
 8010280:	f240 2295 	movw	r2, #661	; 0x295
 8010284:	4919      	ldr	r1, [pc, #100]	; (80102ec <mem_free+0x118>)
 8010286:	4813      	ldr	r0, [pc, #76]	; (80102d4 <mem_free+0x100>)
 8010288:	f00b fd18 	bl	801bcbc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801028c:	4815      	ldr	r0, [pc, #84]	; (80102e4 <mem_free+0x110>)
 801028e:	f00b f83a 	bl	801b306 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010292:	f00b f86b 	bl	801b36c <sys_arch_protect>
 8010296:	61b8      	str	r0, [r7, #24]
 8010298:	69b8      	ldr	r0, [r7, #24]
 801029a:	f00b f875 	bl	801b388 <sys_arch_unprotect>
    return;
 801029e:	e012      	b.n	80102c6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80102a0:	69fb      	ldr	r3, [r7, #28]
 80102a2:	2200      	movs	r2, #0
 80102a4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80102a6:	4b12      	ldr	r3, [pc, #72]	; (80102f0 <mem_free+0x11c>)
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	69fa      	ldr	r2, [r7, #28]
 80102ac:	429a      	cmp	r2, r3
 80102ae:	d202      	bcs.n	80102b6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80102b0:	4a0f      	ldr	r2, [pc, #60]	; (80102f0 <mem_free+0x11c>)
 80102b2:	69fb      	ldr	r3, [r7, #28]
 80102b4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80102b6:	69f8      	ldr	r0, [r7, #28]
 80102b8:	f7ff fe5c 	bl	800ff74 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80102bc:	4809      	ldr	r0, [pc, #36]	; (80102e4 <mem_free+0x110>)
 80102be:	f00b f822 	bl	801b306 <sys_mutex_unlock>
 80102c2:	e000      	b.n	80102c6 <mem_free+0xf2>
    return;
 80102c4:	bf00      	nop
}
 80102c6:	3720      	adds	r7, #32
 80102c8:	46bd      	mov	sp, r7
 80102ca:	bd80      	pop	{r7, pc}
 80102cc:	0801f194 	.word	0x0801f194
 80102d0:	0801f284 	.word	0x0801f284
 80102d4:	0801f1dc 	.word	0x0801f1dc
 80102d8:	200047ac 	.word	0x200047ac
 80102dc:	200047b0 	.word	0x200047b0
 80102e0:	0801f2a8 	.word	0x0801f2a8
 80102e4:	200047b4 	.word	0x200047b4
 80102e8:	0801f2c4 	.word	0x0801f2c4
 80102ec:	0801f2ec 	.word	0x0801f2ec
 80102f0:	200047b8 	.word	0x200047b8

080102f4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b088      	sub	sp, #32
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]
 80102fc:	460b      	mov	r3, r1
 80102fe:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8010300:	887b      	ldrh	r3, [r7, #2]
 8010302:	3303      	adds	r3, #3
 8010304:	b29b      	uxth	r3, r3
 8010306:	f023 0303 	bic.w	r3, r3, #3
 801030a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 801030c:	8bfb      	ldrh	r3, [r7, #30]
 801030e:	2b0b      	cmp	r3, #11
 8010310:	d801      	bhi.n	8010316 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8010312:	230c      	movs	r3, #12
 8010314:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8010316:	8bfb      	ldrh	r3, [r7, #30]
 8010318:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801031c:	d803      	bhi.n	8010326 <mem_trim+0x32>
 801031e:	8bfa      	ldrh	r2, [r7, #30]
 8010320:	887b      	ldrh	r3, [r7, #2]
 8010322:	429a      	cmp	r2, r3
 8010324:	d201      	bcs.n	801032a <mem_trim+0x36>
    return NULL;
 8010326:	2300      	movs	r3, #0
 8010328:	e0d8      	b.n	80104dc <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801032a:	4b6e      	ldr	r3, [pc, #440]	; (80104e4 <mem_trim+0x1f0>)
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	687a      	ldr	r2, [r7, #4]
 8010330:	429a      	cmp	r2, r3
 8010332:	d304      	bcc.n	801033e <mem_trim+0x4a>
 8010334:	4b6c      	ldr	r3, [pc, #432]	; (80104e8 <mem_trim+0x1f4>)
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	687a      	ldr	r2, [r7, #4]
 801033a:	429a      	cmp	r2, r3
 801033c:	d306      	bcc.n	801034c <mem_trim+0x58>
 801033e:	4b6b      	ldr	r3, [pc, #428]	; (80104ec <mem_trim+0x1f8>)
 8010340:	f240 22d1 	movw	r2, #721	; 0x2d1
 8010344:	496a      	ldr	r1, [pc, #424]	; (80104f0 <mem_trim+0x1fc>)
 8010346:	486b      	ldr	r0, [pc, #428]	; (80104f4 <mem_trim+0x200>)
 8010348:	f00b fcb8 	bl	801bcbc <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801034c:	4b65      	ldr	r3, [pc, #404]	; (80104e4 <mem_trim+0x1f0>)
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	687a      	ldr	r2, [r7, #4]
 8010352:	429a      	cmp	r2, r3
 8010354:	d304      	bcc.n	8010360 <mem_trim+0x6c>
 8010356:	4b64      	ldr	r3, [pc, #400]	; (80104e8 <mem_trim+0x1f4>)
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	687a      	ldr	r2, [r7, #4]
 801035c:	429a      	cmp	r2, r3
 801035e:	d307      	bcc.n	8010370 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010360:	f00b f804 	bl	801b36c <sys_arch_protect>
 8010364:	60b8      	str	r0, [r7, #8]
 8010366:	68b8      	ldr	r0, [r7, #8]
 8010368:	f00b f80e 	bl	801b388 <sys_arch_unprotect>
    return rmem;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	e0b5      	b.n	80104dc <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	3b08      	subs	r3, #8
 8010374:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8010376:	69b8      	ldr	r0, [r7, #24]
 8010378:	f7ff fdea 	bl	800ff50 <mem_to_ptr>
 801037c:	4603      	mov	r3, r0
 801037e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8010380:	69bb      	ldr	r3, [r7, #24]
 8010382:	881a      	ldrh	r2, [r3, #0]
 8010384:	8afb      	ldrh	r3, [r7, #22]
 8010386:	1ad3      	subs	r3, r2, r3
 8010388:	b29b      	uxth	r3, r3
 801038a:	3b08      	subs	r3, #8
 801038c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801038e:	8bfa      	ldrh	r2, [r7, #30]
 8010390:	8abb      	ldrh	r3, [r7, #20]
 8010392:	429a      	cmp	r2, r3
 8010394:	d906      	bls.n	80103a4 <mem_trim+0xb0>
 8010396:	4b55      	ldr	r3, [pc, #340]	; (80104ec <mem_trim+0x1f8>)
 8010398:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 801039c:	4956      	ldr	r1, [pc, #344]	; (80104f8 <mem_trim+0x204>)
 801039e:	4855      	ldr	r0, [pc, #340]	; (80104f4 <mem_trim+0x200>)
 80103a0:	f00b fc8c 	bl	801bcbc <iprintf>
  if (newsize > size) {
 80103a4:	8bfa      	ldrh	r2, [r7, #30]
 80103a6:	8abb      	ldrh	r3, [r7, #20]
 80103a8:	429a      	cmp	r2, r3
 80103aa:	d901      	bls.n	80103b0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80103ac:	2300      	movs	r3, #0
 80103ae:	e095      	b.n	80104dc <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80103b0:	8bfa      	ldrh	r2, [r7, #30]
 80103b2:	8abb      	ldrh	r3, [r7, #20]
 80103b4:	429a      	cmp	r2, r3
 80103b6:	d101      	bne.n	80103bc <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	e08f      	b.n	80104dc <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80103bc:	484f      	ldr	r0, [pc, #316]	; (80104fc <mem_trim+0x208>)
 80103be:	f00a ff93 	bl	801b2e8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80103c2:	69bb      	ldr	r3, [r7, #24]
 80103c4:	881b      	ldrh	r3, [r3, #0]
 80103c6:	4618      	mov	r0, r3
 80103c8:	f7ff fdb0 	bl	800ff2c <ptr_to_mem>
 80103cc:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80103ce:	693b      	ldr	r3, [r7, #16]
 80103d0:	791b      	ldrb	r3, [r3, #4]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d13f      	bne.n	8010456 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80103d6:	69bb      	ldr	r3, [r7, #24]
 80103d8:	881b      	ldrh	r3, [r3, #0]
 80103da:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80103de:	d106      	bne.n	80103ee <mem_trim+0xfa>
 80103e0:	4b42      	ldr	r3, [pc, #264]	; (80104ec <mem_trim+0x1f8>)
 80103e2:	f240 22f5 	movw	r2, #757	; 0x2f5
 80103e6:	4946      	ldr	r1, [pc, #280]	; (8010500 <mem_trim+0x20c>)
 80103e8:	4842      	ldr	r0, [pc, #264]	; (80104f4 <mem_trim+0x200>)
 80103ea:	f00b fc67 	bl	801bcbc <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 80103ee:	693b      	ldr	r3, [r7, #16]
 80103f0:	881b      	ldrh	r3, [r3, #0]
 80103f2:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80103f4:	8afa      	ldrh	r2, [r7, #22]
 80103f6:	8bfb      	ldrh	r3, [r7, #30]
 80103f8:	4413      	add	r3, r2
 80103fa:	b29b      	uxth	r3, r3
 80103fc:	3308      	adds	r3, #8
 80103fe:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8010400:	4b40      	ldr	r3, [pc, #256]	; (8010504 <mem_trim+0x210>)
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	693a      	ldr	r2, [r7, #16]
 8010406:	429a      	cmp	r2, r3
 8010408:	d106      	bne.n	8010418 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 801040a:	89fb      	ldrh	r3, [r7, #14]
 801040c:	4618      	mov	r0, r3
 801040e:	f7ff fd8d 	bl	800ff2c <ptr_to_mem>
 8010412:	4603      	mov	r3, r0
 8010414:	4a3b      	ldr	r2, [pc, #236]	; (8010504 <mem_trim+0x210>)
 8010416:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8010418:	89fb      	ldrh	r3, [r7, #14]
 801041a:	4618      	mov	r0, r3
 801041c:	f7ff fd86 	bl	800ff2c <ptr_to_mem>
 8010420:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8010422:	693b      	ldr	r3, [r7, #16]
 8010424:	2200      	movs	r2, #0
 8010426:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8010428:	693b      	ldr	r3, [r7, #16]
 801042a:	89ba      	ldrh	r2, [r7, #12]
 801042c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801042e:	693b      	ldr	r3, [r7, #16]
 8010430:	8afa      	ldrh	r2, [r7, #22]
 8010432:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8010434:	69bb      	ldr	r3, [r7, #24]
 8010436:	89fa      	ldrh	r2, [r7, #14]
 8010438:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801043a:	693b      	ldr	r3, [r7, #16]
 801043c:	881b      	ldrh	r3, [r3, #0]
 801043e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010442:	d047      	beq.n	80104d4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010444:	693b      	ldr	r3, [r7, #16]
 8010446:	881b      	ldrh	r3, [r3, #0]
 8010448:	4618      	mov	r0, r3
 801044a:	f7ff fd6f 	bl	800ff2c <ptr_to_mem>
 801044e:	4602      	mov	r2, r0
 8010450:	89fb      	ldrh	r3, [r7, #14]
 8010452:	8053      	strh	r3, [r2, #2]
 8010454:	e03e      	b.n	80104d4 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8010456:	8bfb      	ldrh	r3, [r7, #30]
 8010458:	f103 0214 	add.w	r2, r3, #20
 801045c:	8abb      	ldrh	r3, [r7, #20]
 801045e:	429a      	cmp	r2, r3
 8010460:	d838      	bhi.n	80104d4 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010462:	8afa      	ldrh	r2, [r7, #22]
 8010464:	8bfb      	ldrh	r3, [r7, #30]
 8010466:	4413      	add	r3, r2
 8010468:	b29b      	uxth	r3, r3
 801046a:	3308      	adds	r3, #8
 801046c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801046e:	69bb      	ldr	r3, [r7, #24]
 8010470:	881b      	ldrh	r3, [r3, #0]
 8010472:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010476:	d106      	bne.n	8010486 <mem_trim+0x192>
 8010478:	4b1c      	ldr	r3, [pc, #112]	; (80104ec <mem_trim+0x1f8>)
 801047a:	f240 3216 	movw	r2, #790	; 0x316
 801047e:	4920      	ldr	r1, [pc, #128]	; (8010500 <mem_trim+0x20c>)
 8010480:	481c      	ldr	r0, [pc, #112]	; (80104f4 <mem_trim+0x200>)
 8010482:	f00b fc1b 	bl	801bcbc <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8010486:	89fb      	ldrh	r3, [r7, #14]
 8010488:	4618      	mov	r0, r3
 801048a:	f7ff fd4f 	bl	800ff2c <ptr_to_mem>
 801048e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8010490:	4b1c      	ldr	r3, [pc, #112]	; (8010504 <mem_trim+0x210>)
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	693a      	ldr	r2, [r7, #16]
 8010496:	429a      	cmp	r2, r3
 8010498:	d202      	bcs.n	80104a0 <mem_trim+0x1ac>
      lfree = mem2;
 801049a:	4a1a      	ldr	r2, [pc, #104]	; (8010504 <mem_trim+0x210>)
 801049c:	693b      	ldr	r3, [r7, #16]
 801049e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80104a0:	693b      	ldr	r3, [r7, #16]
 80104a2:	2200      	movs	r2, #0
 80104a4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80104a6:	69bb      	ldr	r3, [r7, #24]
 80104a8:	881a      	ldrh	r2, [r3, #0]
 80104aa:	693b      	ldr	r3, [r7, #16]
 80104ac:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80104ae:	693b      	ldr	r3, [r7, #16]
 80104b0:	8afa      	ldrh	r2, [r7, #22]
 80104b2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80104b4:	69bb      	ldr	r3, [r7, #24]
 80104b6:	89fa      	ldrh	r2, [r7, #14]
 80104b8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80104ba:	693b      	ldr	r3, [r7, #16]
 80104bc:	881b      	ldrh	r3, [r3, #0]
 80104be:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80104c2:	d007      	beq.n	80104d4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80104c4:	693b      	ldr	r3, [r7, #16]
 80104c6:	881b      	ldrh	r3, [r3, #0]
 80104c8:	4618      	mov	r0, r3
 80104ca:	f7ff fd2f 	bl	800ff2c <ptr_to_mem>
 80104ce:	4602      	mov	r2, r0
 80104d0:	89fb      	ldrh	r3, [r7, #14]
 80104d2:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80104d4:	4809      	ldr	r0, [pc, #36]	; (80104fc <mem_trim+0x208>)
 80104d6:	f00a ff16 	bl	801b306 <sys_mutex_unlock>
  return rmem;
 80104da:	687b      	ldr	r3, [r7, #4]
}
 80104dc:	4618      	mov	r0, r3
 80104de:	3720      	adds	r7, #32
 80104e0:	46bd      	mov	sp, r7
 80104e2:	bd80      	pop	{r7, pc}
 80104e4:	200047ac 	.word	0x200047ac
 80104e8:	200047b0 	.word	0x200047b0
 80104ec:	0801f194 	.word	0x0801f194
 80104f0:	0801f320 	.word	0x0801f320
 80104f4:	0801f1dc 	.word	0x0801f1dc
 80104f8:	0801f338 	.word	0x0801f338
 80104fc:	200047b4 	.word	0x200047b4
 8010500:	0801f358 	.word	0x0801f358
 8010504:	200047b8 	.word	0x200047b8

08010508 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b088      	sub	sp, #32
 801050c:	af00      	add	r7, sp, #0
 801050e:	4603      	mov	r3, r0
 8010510:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8010512:	88fb      	ldrh	r3, [r7, #6]
 8010514:	2b00      	cmp	r3, #0
 8010516:	d101      	bne.n	801051c <mem_malloc+0x14>
    return NULL;
 8010518:	2300      	movs	r3, #0
 801051a:	e0e2      	b.n	80106e2 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801051c:	88fb      	ldrh	r3, [r7, #6]
 801051e:	3303      	adds	r3, #3
 8010520:	b29b      	uxth	r3, r3
 8010522:	f023 0303 	bic.w	r3, r3, #3
 8010526:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8010528:	8bbb      	ldrh	r3, [r7, #28]
 801052a:	2b0b      	cmp	r3, #11
 801052c:	d801      	bhi.n	8010532 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801052e:	230c      	movs	r3, #12
 8010530:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8010532:	8bbb      	ldrh	r3, [r7, #28]
 8010534:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010538:	d803      	bhi.n	8010542 <mem_malloc+0x3a>
 801053a:	8bba      	ldrh	r2, [r7, #28]
 801053c:	88fb      	ldrh	r3, [r7, #6]
 801053e:	429a      	cmp	r2, r3
 8010540:	d201      	bcs.n	8010546 <mem_malloc+0x3e>
    return NULL;
 8010542:	2300      	movs	r3, #0
 8010544:	e0cd      	b.n	80106e2 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8010546:	4869      	ldr	r0, [pc, #420]	; (80106ec <mem_malloc+0x1e4>)
 8010548:	f00a fece 	bl	801b2e8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801054c:	4b68      	ldr	r3, [pc, #416]	; (80106f0 <mem_malloc+0x1e8>)
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	4618      	mov	r0, r3
 8010552:	f7ff fcfd 	bl	800ff50 <mem_to_ptr>
 8010556:	4603      	mov	r3, r0
 8010558:	83fb      	strh	r3, [r7, #30]
 801055a:	e0b7      	b.n	80106cc <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801055c:	8bfb      	ldrh	r3, [r7, #30]
 801055e:	4618      	mov	r0, r3
 8010560:	f7ff fce4 	bl	800ff2c <ptr_to_mem>
 8010564:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8010566:	697b      	ldr	r3, [r7, #20]
 8010568:	791b      	ldrb	r3, [r3, #4]
 801056a:	2b00      	cmp	r3, #0
 801056c:	f040 80a7 	bne.w	80106be <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8010570:	697b      	ldr	r3, [r7, #20]
 8010572:	881b      	ldrh	r3, [r3, #0]
 8010574:	461a      	mov	r2, r3
 8010576:	8bfb      	ldrh	r3, [r7, #30]
 8010578:	1ad3      	subs	r3, r2, r3
 801057a:	f1a3 0208 	sub.w	r2, r3, #8
 801057e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8010580:	429a      	cmp	r2, r3
 8010582:	f0c0 809c 	bcc.w	80106be <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8010586:	697b      	ldr	r3, [r7, #20]
 8010588:	881b      	ldrh	r3, [r3, #0]
 801058a:	461a      	mov	r2, r3
 801058c:	8bfb      	ldrh	r3, [r7, #30]
 801058e:	1ad3      	subs	r3, r2, r3
 8010590:	f1a3 0208 	sub.w	r2, r3, #8
 8010594:	8bbb      	ldrh	r3, [r7, #28]
 8010596:	3314      	adds	r3, #20
 8010598:	429a      	cmp	r2, r3
 801059a:	d333      	bcc.n	8010604 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801059c:	8bfa      	ldrh	r2, [r7, #30]
 801059e:	8bbb      	ldrh	r3, [r7, #28]
 80105a0:	4413      	add	r3, r2
 80105a2:	b29b      	uxth	r3, r3
 80105a4:	3308      	adds	r3, #8
 80105a6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80105a8:	8a7b      	ldrh	r3, [r7, #18]
 80105aa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80105ae:	d106      	bne.n	80105be <mem_malloc+0xb6>
 80105b0:	4b50      	ldr	r3, [pc, #320]	; (80106f4 <mem_malloc+0x1ec>)
 80105b2:	f240 3287 	movw	r2, #903	; 0x387
 80105b6:	4950      	ldr	r1, [pc, #320]	; (80106f8 <mem_malloc+0x1f0>)
 80105b8:	4850      	ldr	r0, [pc, #320]	; (80106fc <mem_malloc+0x1f4>)
 80105ba:	f00b fb7f 	bl	801bcbc <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80105be:	8a7b      	ldrh	r3, [r7, #18]
 80105c0:	4618      	mov	r0, r3
 80105c2:	f7ff fcb3 	bl	800ff2c <ptr_to_mem>
 80105c6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	2200      	movs	r2, #0
 80105cc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80105ce:	697b      	ldr	r3, [r7, #20]
 80105d0:	881a      	ldrh	r2, [r3, #0]
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	8bfa      	ldrh	r2, [r7, #30]
 80105da:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80105dc:	697b      	ldr	r3, [r7, #20]
 80105de:	8a7a      	ldrh	r2, [r7, #18]
 80105e0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80105e2:	697b      	ldr	r3, [r7, #20]
 80105e4:	2201      	movs	r2, #1
 80105e6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	881b      	ldrh	r3, [r3, #0]
 80105ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80105f0:	d00b      	beq.n	801060a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	881b      	ldrh	r3, [r3, #0]
 80105f6:	4618      	mov	r0, r3
 80105f8:	f7ff fc98 	bl	800ff2c <ptr_to_mem>
 80105fc:	4602      	mov	r2, r0
 80105fe:	8a7b      	ldrh	r3, [r7, #18]
 8010600:	8053      	strh	r3, [r2, #2]
 8010602:	e002      	b.n	801060a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010604:	697b      	ldr	r3, [r7, #20]
 8010606:	2201      	movs	r2, #1
 8010608:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801060a:	4b39      	ldr	r3, [pc, #228]	; (80106f0 <mem_malloc+0x1e8>)
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	697a      	ldr	r2, [r7, #20]
 8010610:	429a      	cmp	r2, r3
 8010612:	d127      	bne.n	8010664 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8010614:	4b36      	ldr	r3, [pc, #216]	; (80106f0 <mem_malloc+0x1e8>)
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801061a:	e005      	b.n	8010628 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801061c:	69bb      	ldr	r3, [r7, #24]
 801061e:	881b      	ldrh	r3, [r3, #0]
 8010620:	4618      	mov	r0, r3
 8010622:	f7ff fc83 	bl	800ff2c <ptr_to_mem>
 8010626:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8010628:	69bb      	ldr	r3, [r7, #24]
 801062a:	791b      	ldrb	r3, [r3, #4]
 801062c:	2b00      	cmp	r3, #0
 801062e:	d004      	beq.n	801063a <mem_malloc+0x132>
 8010630:	4b33      	ldr	r3, [pc, #204]	; (8010700 <mem_malloc+0x1f8>)
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	69ba      	ldr	r2, [r7, #24]
 8010636:	429a      	cmp	r2, r3
 8010638:	d1f0      	bne.n	801061c <mem_malloc+0x114>
          }
          lfree = cur;
 801063a:	4a2d      	ldr	r2, [pc, #180]	; (80106f0 <mem_malloc+0x1e8>)
 801063c:	69bb      	ldr	r3, [r7, #24]
 801063e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8010640:	4b2b      	ldr	r3, [pc, #172]	; (80106f0 <mem_malloc+0x1e8>)
 8010642:	681a      	ldr	r2, [r3, #0]
 8010644:	4b2e      	ldr	r3, [pc, #184]	; (8010700 <mem_malloc+0x1f8>)
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	429a      	cmp	r2, r3
 801064a:	d00b      	beq.n	8010664 <mem_malloc+0x15c>
 801064c:	4b28      	ldr	r3, [pc, #160]	; (80106f0 <mem_malloc+0x1e8>)
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	791b      	ldrb	r3, [r3, #4]
 8010652:	2b00      	cmp	r3, #0
 8010654:	d006      	beq.n	8010664 <mem_malloc+0x15c>
 8010656:	4b27      	ldr	r3, [pc, #156]	; (80106f4 <mem_malloc+0x1ec>)
 8010658:	f240 32b5 	movw	r2, #949	; 0x3b5
 801065c:	4929      	ldr	r1, [pc, #164]	; (8010704 <mem_malloc+0x1fc>)
 801065e:	4827      	ldr	r0, [pc, #156]	; (80106fc <mem_malloc+0x1f4>)
 8010660:	f00b fb2c 	bl	801bcbc <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8010664:	4821      	ldr	r0, [pc, #132]	; (80106ec <mem_malloc+0x1e4>)
 8010666:	f00a fe4e 	bl	801b306 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801066a:	8bba      	ldrh	r2, [r7, #28]
 801066c:	697b      	ldr	r3, [r7, #20]
 801066e:	4413      	add	r3, r2
 8010670:	3308      	adds	r3, #8
 8010672:	4a23      	ldr	r2, [pc, #140]	; (8010700 <mem_malloc+0x1f8>)
 8010674:	6812      	ldr	r2, [r2, #0]
 8010676:	4293      	cmp	r3, r2
 8010678:	d906      	bls.n	8010688 <mem_malloc+0x180>
 801067a:	4b1e      	ldr	r3, [pc, #120]	; (80106f4 <mem_malloc+0x1ec>)
 801067c:	f240 32b9 	movw	r2, #953	; 0x3b9
 8010680:	4921      	ldr	r1, [pc, #132]	; (8010708 <mem_malloc+0x200>)
 8010682:	481e      	ldr	r0, [pc, #120]	; (80106fc <mem_malloc+0x1f4>)
 8010684:	f00b fb1a 	bl	801bcbc <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8010688:	697b      	ldr	r3, [r7, #20]
 801068a:	f003 0303 	and.w	r3, r3, #3
 801068e:	2b00      	cmp	r3, #0
 8010690:	d006      	beq.n	80106a0 <mem_malloc+0x198>
 8010692:	4b18      	ldr	r3, [pc, #96]	; (80106f4 <mem_malloc+0x1ec>)
 8010694:	f240 32bb 	movw	r2, #955	; 0x3bb
 8010698:	491c      	ldr	r1, [pc, #112]	; (801070c <mem_malloc+0x204>)
 801069a:	4818      	ldr	r0, [pc, #96]	; (80106fc <mem_malloc+0x1f4>)
 801069c:	f00b fb0e 	bl	801bcbc <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80106a0:	697b      	ldr	r3, [r7, #20]
 80106a2:	f003 0303 	and.w	r3, r3, #3
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d006      	beq.n	80106b8 <mem_malloc+0x1b0>
 80106aa:	4b12      	ldr	r3, [pc, #72]	; (80106f4 <mem_malloc+0x1ec>)
 80106ac:	f240 32bd 	movw	r2, #957	; 0x3bd
 80106b0:	4917      	ldr	r1, [pc, #92]	; (8010710 <mem_malloc+0x208>)
 80106b2:	4812      	ldr	r0, [pc, #72]	; (80106fc <mem_malloc+0x1f4>)
 80106b4:	f00b fb02 	bl	801bcbc <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80106b8:	697b      	ldr	r3, [r7, #20]
 80106ba:	3308      	adds	r3, #8
 80106bc:	e011      	b.n	80106e2 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 80106be:	8bfb      	ldrh	r3, [r7, #30]
 80106c0:	4618      	mov	r0, r3
 80106c2:	f7ff fc33 	bl	800ff2c <ptr_to_mem>
 80106c6:	4603      	mov	r3, r0
 80106c8:	881b      	ldrh	r3, [r3, #0]
 80106ca:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80106cc:	8bfa      	ldrh	r2, [r7, #30]
 80106ce:	8bbb      	ldrh	r3, [r7, #28]
 80106d0:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 80106d4:	429a      	cmp	r2, r3
 80106d6:	f4ff af41 	bcc.w	801055c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 80106da:	4804      	ldr	r0, [pc, #16]	; (80106ec <mem_malloc+0x1e4>)
 80106dc:	f00a fe13 	bl	801b306 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80106e0:	2300      	movs	r3, #0
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3720      	adds	r7, #32
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}
 80106ea:	bf00      	nop
 80106ec:	200047b4 	.word	0x200047b4
 80106f0:	200047b8 	.word	0x200047b8
 80106f4:	0801f194 	.word	0x0801f194
 80106f8:	0801f358 	.word	0x0801f358
 80106fc:	0801f1dc 	.word	0x0801f1dc
 8010700:	200047b0 	.word	0x200047b0
 8010704:	0801f36c 	.word	0x0801f36c
 8010708:	0801f388 	.word	0x0801f388
 801070c:	0801f3b8 	.word	0x0801f3b8
 8010710:	0801f3e8 	.word	0x0801f3e8

08010714 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010714:	b480      	push	{r7}
 8010716:	b085      	sub	sp, #20
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	689b      	ldr	r3, [r3, #8]
 8010720:	2200      	movs	r2, #0
 8010722:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	685b      	ldr	r3, [r3, #4]
 8010728:	3303      	adds	r3, #3
 801072a:	f023 0303 	bic.w	r3, r3, #3
 801072e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8010730:	2300      	movs	r3, #0
 8010732:	60fb      	str	r3, [r7, #12]
 8010734:	e011      	b.n	801075a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	689b      	ldr	r3, [r3, #8]
 801073a:	681a      	ldr	r2, [r3, #0]
 801073c:	68bb      	ldr	r3, [r7, #8]
 801073e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	689b      	ldr	r3, [r3, #8]
 8010744:	68ba      	ldr	r2, [r7, #8]
 8010746:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	881b      	ldrh	r3, [r3, #0]
 801074c:	461a      	mov	r2, r3
 801074e:	68bb      	ldr	r3, [r7, #8]
 8010750:	4413      	add	r3, r2
 8010752:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	3301      	adds	r3, #1
 8010758:	60fb      	str	r3, [r7, #12]
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	885b      	ldrh	r3, [r3, #2]
 801075e:	461a      	mov	r2, r3
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	4293      	cmp	r3, r2
 8010764:	dbe7      	blt.n	8010736 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8010766:	bf00      	nop
 8010768:	bf00      	nop
 801076a:	3714      	adds	r7, #20
 801076c:	46bd      	mov	sp, r7
 801076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010772:	4770      	bx	lr

08010774 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8010774:	b580      	push	{r7, lr}
 8010776:	b082      	sub	sp, #8
 8010778:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801077a:	2300      	movs	r3, #0
 801077c:	80fb      	strh	r3, [r7, #6]
 801077e:	e009      	b.n	8010794 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010780:	88fb      	ldrh	r3, [r7, #6]
 8010782:	4a08      	ldr	r2, [pc, #32]	; (80107a4 <memp_init+0x30>)
 8010784:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010788:	4618      	mov	r0, r3
 801078a:	f7ff ffc3 	bl	8010714 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801078e:	88fb      	ldrh	r3, [r7, #6]
 8010790:	3301      	adds	r3, #1
 8010792:	80fb      	strh	r3, [r7, #6]
 8010794:	88fb      	ldrh	r3, [r7, #6]
 8010796:	2b0c      	cmp	r3, #12
 8010798:	d9f2      	bls.n	8010780 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801079a:	bf00      	nop
 801079c:	bf00      	nop
 801079e:	3708      	adds	r7, #8
 80107a0:	46bd      	mov	sp, r7
 80107a2:	bd80      	pop	{r7, pc}
 80107a4:	08021cb0 	.word	0x08021cb0

080107a8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b084      	sub	sp, #16
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80107b0:	f00a fddc 	bl	801b36c <sys_arch_protect>
 80107b4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	689b      	ldr	r3, [r3, #8]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80107be:	68bb      	ldr	r3, [r7, #8]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d015      	beq.n	80107f0 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	689b      	ldr	r3, [r3, #8]
 80107c8:	68ba      	ldr	r2, [r7, #8]
 80107ca:	6812      	ldr	r2, [r2, #0]
 80107cc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80107ce:	68bb      	ldr	r3, [r7, #8]
 80107d0:	f003 0303 	and.w	r3, r3, #3
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d006      	beq.n	80107e6 <do_memp_malloc_pool+0x3e>
 80107d8:	4b09      	ldr	r3, [pc, #36]	; (8010800 <do_memp_malloc_pool+0x58>)
 80107da:	f44f 728c 	mov.w	r2, #280	; 0x118
 80107de:	4909      	ldr	r1, [pc, #36]	; (8010804 <do_memp_malloc_pool+0x5c>)
 80107e0:	4809      	ldr	r0, [pc, #36]	; (8010808 <do_memp_malloc_pool+0x60>)
 80107e2:	f00b fa6b 	bl	801bcbc <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80107e6:	68f8      	ldr	r0, [r7, #12]
 80107e8:	f00a fdce 	bl	801b388 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80107ec:	68bb      	ldr	r3, [r7, #8]
 80107ee:	e003      	b.n	80107f8 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80107f0:	68f8      	ldr	r0, [r7, #12]
 80107f2:	f00a fdc9 	bl	801b388 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80107f6:	2300      	movs	r3, #0
}
 80107f8:	4618      	mov	r0, r3
 80107fa:	3710      	adds	r7, #16
 80107fc:	46bd      	mov	sp, r7
 80107fe:	bd80      	pop	{r7, pc}
 8010800:	0801f40c 	.word	0x0801f40c
 8010804:	0801f43c 	.word	0x0801f43c
 8010808:	0801f460 	.word	0x0801f460

0801080c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b084      	sub	sp, #16
 8010810:	af00      	add	r7, sp, #0
 8010812:	4603      	mov	r3, r0
 8010814:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8010816:	79fb      	ldrb	r3, [r7, #7]
 8010818:	2b0c      	cmp	r3, #12
 801081a:	d908      	bls.n	801082e <memp_malloc+0x22>
 801081c:	4b0a      	ldr	r3, [pc, #40]	; (8010848 <memp_malloc+0x3c>)
 801081e:	f240 1257 	movw	r2, #343	; 0x157
 8010822:	490a      	ldr	r1, [pc, #40]	; (801084c <memp_malloc+0x40>)
 8010824:	480a      	ldr	r0, [pc, #40]	; (8010850 <memp_malloc+0x44>)
 8010826:	f00b fa49 	bl	801bcbc <iprintf>
 801082a:	2300      	movs	r3, #0
 801082c:	e008      	b.n	8010840 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 801082e:	79fb      	ldrb	r3, [r7, #7]
 8010830:	4a08      	ldr	r2, [pc, #32]	; (8010854 <memp_malloc+0x48>)
 8010832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010836:	4618      	mov	r0, r3
 8010838:	f7ff ffb6 	bl	80107a8 <do_memp_malloc_pool>
 801083c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 801083e:	68fb      	ldr	r3, [r7, #12]
}
 8010840:	4618      	mov	r0, r3
 8010842:	3710      	adds	r7, #16
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}
 8010848:	0801f40c 	.word	0x0801f40c
 801084c:	0801f49c 	.word	0x0801f49c
 8010850:	0801f460 	.word	0x0801f460
 8010854:	08021cb0 	.word	0x08021cb0

08010858 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b084      	sub	sp, #16
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
 8010860:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8010862:	683b      	ldr	r3, [r7, #0]
 8010864:	f003 0303 	and.w	r3, r3, #3
 8010868:	2b00      	cmp	r3, #0
 801086a:	d006      	beq.n	801087a <do_memp_free_pool+0x22>
 801086c:	4b0d      	ldr	r3, [pc, #52]	; (80108a4 <do_memp_free_pool+0x4c>)
 801086e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8010872:	490d      	ldr	r1, [pc, #52]	; (80108a8 <do_memp_free_pool+0x50>)
 8010874:	480d      	ldr	r0, [pc, #52]	; (80108ac <do_memp_free_pool+0x54>)
 8010876:	f00b fa21 	bl	801bcbc <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801087e:	f00a fd75 	bl	801b36c <sys_arch_protect>
 8010882:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	689b      	ldr	r3, [r3, #8]
 8010888:	681a      	ldr	r2, [r3, #0]
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	689b      	ldr	r3, [r3, #8]
 8010892:	68fa      	ldr	r2, [r7, #12]
 8010894:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8010896:	68b8      	ldr	r0, [r7, #8]
 8010898:	f00a fd76 	bl	801b388 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801089c:	bf00      	nop
 801089e:	3710      	adds	r7, #16
 80108a0:	46bd      	mov	sp, r7
 80108a2:	bd80      	pop	{r7, pc}
 80108a4:	0801f40c 	.word	0x0801f40c
 80108a8:	0801f4bc 	.word	0x0801f4bc
 80108ac:	0801f460 	.word	0x0801f460

080108b0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b082      	sub	sp, #8
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	4603      	mov	r3, r0
 80108b8:	6039      	str	r1, [r7, #0]
 80108ba:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80108bc:	79fb      	ldrb	r3, [r7, #7]
 80108be:	2b0c      	cmp	r3, #12
 80108c0:	d907      	bls.n	80108d2 <memp_free+0x22>
 80108c2:	4b0c      	ldr	r3, [pc, #48]	; (80108f4 <memp_free+0x44>)
 80108c4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80108c8:	490b      	ldr	r1, [pc, #44]	; (80108f8 <memp_free+0x48>)
 80108ca:	480c      	ldr	r0, [pc, #48]	; (80108fc <memp_free+0x4c>)
 80108cc:	f00b f9f6 	bl	801bcbc <iprintf>
 80108d0:	e00c      	b.n	80108ec <memp_free+0x3c>

  if (mem == NULL) {
 80108d2:	683b      	ldr	r3, [r7, #0]
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d008      	beq.n	80108ea <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80108d8:	79fb      	ldrb	r3, [r7, #7]
 80108da:	4a09      	ldr	r2, [pc, #36]	; (8010900 <memp_free+0x50>)
 80108dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80108e0:	6839      	ldr	r1, [r7, #0]
 80108e2:	4618      	mov	r0, r3
 80108e4:	f7ff ffb8 	bl	8010858 <do_memp_free_pool>
 80108e8:	e000      	b.n	80108ec <memp_free+0x3c>
    return;
 80108ea:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80108ec:	3708      	adds	r7, #8
 80108ee:	46bd      	mov	sp, r7
 80108f0:	bd80      	pop	{r7, pc}
 80108f2:	bf00      	nop
 80108f4:	0801f40c 	.word	0x0801f40c
 80108f8:	0801f4dc 	.word	0x0801f4dc
 80108fc:	0801f460 	.word	0x0801f460
 8010900:	08021cb0 	.word	0x08021cb0

08010904 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8010904:	b480      	push	{r7}
 8010906:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8010908:	bf00      	nop
 801090a:	46bd      	mov	sp, r7
 801090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010910:	4770      	bx	lr
	...

08010914 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b086      	sub	sp, #24
 8010918:	af00      	add	r7, sp, #0
 801091a:	60f8      	str	r0, [r7, #12]
 801091c:	60b9      	str	r1, [r7, #8]
 801091e:	607a      	str	r2, [r7, #4]
 8010920:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	2b00      	cmp	r3, #0
 8010926:	d108      	bne.n	801093a <netif_add+0x26>
 8010928:	4b57      	ldr	r3, [pc, #348]	; (8010a88 <netif_add+0x174>)
 801092a:	f240 1227 	movw	r2, #295	; 0x127
 801092e:	4957      	ldr	r1, [pc, #348]	; (8010a8c <netif_add+0x178>)
 8010930:	4857      	ldr	r0, [pc, #348]	; (8010a90 <netif_add+0x17c>)
 8010932:	f00b f9c3 	bl	801bcbc <iprintf>
 8010936:	2300      	movs	r3, #0
 8010938:	e0a2      	b.n	8010a80 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801093a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801093c:	2b00      	cmp	r3, #0
 801093e:	d108      	bne.n	8010952 <netif_add+0x3e>
 8010940:	4b51      	ldr	r3, [pc, #324]	; (8010a88 <netif_add+0x174>)
 8010942:	f44f 7294 	mov.w	r2, #296	; 0x128
 8010946:	4953      	ldr	r1, [pc, #332]	; (8010a94 <netif_add+0x180>)
 8010948:	4851      	ldr	r0, [pc, #324]	; (8010a90 <netif_add+0x17c>)
 801094a:	f00b f9b7 	bl	801bcbc <iprintf>
 801094e:	2300      	movs	r3, #0
 8010950:	e096      	b.n	8010a80 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8010952:	68bb      	ldr	r3, [r7, #8]
 8010954:	2b00      	cmp	r3, #0
 8010956:	d101      	bne.n	801095c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8010958:	4b4f      	ldr	r3, [pc, #316]	; (8010a98 <netif_add+0x184>)
 801095a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d101      	bne.n	8010966 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8010962:	4b4d      	ldr	r3, [pc, #308]	; (8010a98 <netif_add+0x184>)
 8010964:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010966:	683b      	ldr	r3, [r7, #0]
 8010968:	2b00      	cmp	r3, #0
 801096a:	d101      	bne.n	8010970 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801096c:	4b4a      	ldr	r3, [pc, #296]	; (8010a98 <netif_add+0x184>)
 801096e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	2200      	movs	r2, #0
 8010974:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	2200      	movs	r2, #0
 801097a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	2200      	movs	r2, #0
 8010980:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	4a45      	ldr	r2, [pc, #276]	; (8010a9c <netif_add+0x188>)
 8010986:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	2200      	movs	r2, #0
 801098c:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	2200      	movs	r2, #0
 8010992:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	2200      	movs	r2, #0
 801099a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	6a3a      	ldr	r2, [r7, #32]
 80109a0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80109a2:	4b3f      	ldr	r3, [pc, #252]	; (8010aa0 <netif_add+0x18c>)
 80109a4:	781a      	ldrb	r2, [r3, #0]
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109b0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80109b2:	683b      	ldr	r3, [r7, #0]
 80109b4:	687a      	ldr	r2, [r7, #4]
 80109b6:	68b9      	ldr	r1, [r7, #8]
 80109b8:	68f8      	ldr	r0, [r7, #12]
 80109ba:	f000 f913 	bl	8010be4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80109be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109c0:	68f8      	ldr	r0, [r7, #12]
 80109c2:	4798      	blx	r3
 80109c4:	4603      	mov	r3, r0
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d001      	beq.n	80109ce <netif_add+0xba>
    return NULL;
 80109ca:	2300      	movs	r3, #0
 80109cc:	e058      	b.n	8010a80 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80109ce:	68fb      	ldr	r3, [r7, #12]
 80109d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80109d4:	2bff      	cmp	r3, #255	; 0xff
 80109d6:	d103      	bne.n	80109e0 <netif_add+0xcc>
        netif->num = 0;
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	2200      	movs	r2, #0
 80109dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 80109e0:	2300      	movs	r3, #0
 80109e2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80109e4:	4b2f      	ldr	r3, [pc, #188]	; (8010aa4 <netif_add+0x190>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	617b      	str	r3, [r7, #20]
 80109ea:	e02b      	b.n	8010a44 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80109ec:	697a      	ldr	r2, [r7, #20]
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	429a      	cmp	r2, r3
 80109f2:	d106      	bne.n	8010a02 <netif_add+0xee>
 80109f4:	4b24      	ldr	r3, [pc, #144]	; (8010a88 <netif_add+0x174>)
 80109f6:	f240 128b 	movw	r2, #395	; 0x18b
 80109fa:	492b      	ldr	r1, [pc, #172]	; (8010aa8 <netif_add+0x194>)
 80109fc:	4824      	ldr	r0, [pc, #144]	; (8010a90 <netif_add+0x17c>)
 80109fe:	f00b f95d 	bl	801bcbc <iprintf>
        num_netifs++;
 8010a02:	693b      	ldr	r3, [r7, #16]
 8010a04:	3301      	adds	r3, #1
 8010a06:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8010a08:	693b      	ldr	r3, [r7, #16]
 8010a0a:	2bff      	cmp	r3, #255	; 0xff
 8010a0c:	dd06      	ble.n	8010a1c <netif_add+0x108>
 8010a0e:	4b1e      	ldr	r3, [pc, #120]	; (8010a88 <netif_add+0x174>)
 8010a10:	f240 128d 	movw	r2, #397	; 0x18d
 8010a14:	4925      	ldr	r1, [pc, #148]	; (8010aac <netif_add+0x198>)
 8010a16:	481e      	ldr	r0, [pc, #120]	; (8010a90 <netif_add+0x17c>)
 8010a18:	f00b f950 	bl	801bcbc <iprintf>
        if (netif2->num == netif->num) {
 8010a1c:	697b      	ldr	r3, [r7, #20]
 8010a1e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010a28:	429a      	cmp	r2, r3
 8010a2a:	d108      	bne.n	8010a3e <netif_add+0x12a>
          netif->num++;
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010a32:	3301      	adds	r3, #1
 8010a34:	b2da      	uxtb	r2, r3
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8010a3c:	e005      	b.n	8010a4a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010a3e:	697b      	ldr	r3, [r7, #20]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	617b      	str	r3, [r7, #20]
 8010a44:	697b      	ldr	r3, [r7, #20]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d1d0      	bne.n	80109ec <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8010a4a:	697b      	ldr	r3, [r7, #20]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d1be      	bne.n	80109ce <netif_add+0xba>
  }
  if (netif->num == 254) {
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010a56:	2bfe      	cmp	r3, #254	; 0xfe
 8010a58:	d103      	bne.n	8010a62 <netif_add+0x14e>
    netif_num = 0;
 8010a5a:	4b11      	ldr	r3, [pc, #68]	; (8010aa0 <netif_add+0x18c>)
 8010a5c:	2200      	movs	r2, #0
 8010a5e:	701a      	strb	r2, [r3, #0]
 8010a60:	e006      	b.n	8010a70 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010a68:	3301      	adds	r3, #1
 8010a6a:	b2da      	uxtb	r2, r3
 8010a6c:	4b0c      	ldr	r3, [pc, #48]	; (8010aa0 <netif_add+0x18c>)
 8010a6e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8010a70:	4b0c      	ldr	r3, [pc, #48]	; (8010aa4 <netif_add+0x190>)
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8010a78:	4a0a      	ldr	r2, [pc, #40]	; (8010aa4 <netif_add+0x190>)
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
}
 8010a80:	4618      	mov	r0, r3
 8010a82:	3718      	adds	r7, #24
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bd80      	pop	{r7, pc}
 8010a88:	0801f4f8 	.word	0x0801f4f8
 8010a8c:	0801f58c 	.word	0x0801f58c
 8010a90:	0801f548 	.word	0x0801f548
 8010a94:	0801f5a8 	.word	0x0801f5a8
 8010a98:	08021d24 	.word	0x08021d24
 8010a9c:	08010ebf 	.word	0x08010ebf
 8010aa0:	200047f0 	.word	0x200047f0
 8010aa4:	2000d7ac 	.word	0x2000d7ac
 8010aa8:	0801f5cc 	.word	0x0801f5cc
 8010aac:	0801f5e0 	.word	0x0801f5e0

08010ab0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b082      	sub	sp, #8
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	6078      	str	r0, [r7, #4]
 8010ab8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8010aba:	6839      	ldr	r1, [r7, #0]
 8010abc:	6878      	ldr	r0, [r7, #4]
 8010abe:	f002 fdc7 	bl	8013650 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8010ac2:	6839      	ldr	r1, [r7, #0]
 8010ac4:	6878      	ldr	r0, [r7, #4]
 8010ac6:	f007 fe5f 	bl	8018788 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8010aca:	bf00      	nop
 8010acc:	3708      	adds	r7, #8
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	bd80      	pop	{r7, pc}
	...

08010ad4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b086      	sub	sp, #24
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	60f8      	str	r0, [r7, #12]
 8010adc:	60b9      	str	r1, [r7, #8]
 8010ade:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8010ae0:	68bb      	ldr	r3, [r7, #8]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d106      	bne.n	8010af4 <netif_do_set_ipaddr+0x20>
 8010ae6:	4b1d      	ldr	r3, [pc, #116]	; (8010b5c <netif_do_set_ipaddr+0x88>)
 8010ae8:	f240 12cb 	movw	r2, #459	; 0x1cb
 8010aec:	491c      	ldr	r1, [pc, #112]	; (8010b60 <netif_do_set_ipaddr+0x8c>)
 8010aee:	481d      	ldr	r0, [pc, #116]	; (8010b64 <netif_do_set_ipaddr+0x90>)
 8010af0:	f00b f8e4 	bl	801bcbc <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d106      	bne.n	8010b08 <netif_do_set_ipaddr+0x34>
 8010afa:	4b18      	ldr	r3, [pc, #96]	; (8010b5c <netif_do_set_ipaddr+0x88>)
 8010afc:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8010b00:	4917      	ldr	r1, [pc, #92]	; (8010b60 <netif_do_set_ipaddr+0x8c>)
 8010b02:	4818      	ldr	r0, [pc, #96]	; (8010b64 <netif_do_set_ipaddr+0x90>)
 8010b04:	f00b f8da 	bl	801bcbc <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8010b08:	68bb      	ldr	r3, [r7, #8]
 8010b0a:	681a      	ldr	r2, [r3, #0]
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	3304      	adds	r3, #4
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	429a      	cmp	r2, r3
 8010b14:	d01c      	beq.n	8010b50 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8010b16:	68bb      	ldr	r3, [r7, #8]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	3304      	adds	r3, #4
 8010b20:	681a      	ldr	r2, [r3, #0]
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8010b26:	f107 0314 	add.w	r3, r7, #20
 8010b2a:	4619      	mov	r1, r3
 8010b2c:	6878      	ldr	r0, [r7, #4]
 8010b2e:	f7ff ffbf 	bl	8010ab0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8010b32:	68bb      	ldr	r3, [r7, #8]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d002      	beq.n	8010b3e <netif_do_set_ipaddr+0x6a>
 8010b38:	68bb      	ldr	r3, [r7, #8]
 8010b3a:	681b      	ldr	r3, [r3, #0]
 8010b3c:	e000      	b.n	8010b40 <netif_do_set_ipaddr+0x6c>
 8010b3e:	2300      	movs	r3, #0
 8010b40:	68fa      	ldr	r2, [r7, #12]
 8010b42:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010b44:	2101      	movs	r1, #1
 8010b46:	68f8      	ldr	r0, [r7, #12]
 8010b48:	f000 f8d2 	bl	8010cf0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8010b4c:	2301      	movs	r3, #1
 8010b4e:	e000      	b.n	8010b52 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8010b50:	2300      	movs	r3, #0
}
 8010b52:	4618      	mov	r0, r3
 8010b54:	3718      	adds	r7, #24
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}
 8010b5a:	bf00      	nop
 8010b5c:	0801f4f8 	.word	0x0801f4f8
 8010b60:	0801f610 	.word	0x0801f610
 8010b64:	0801f548 	.word	0x0801f548

08010b68 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8010b68:	b480      	push	{r7}
 8010b6a:	b085      	sub	sp, #20
 8010b6c:	af00      	add	r7, sp, #0
 8010b6e:	60f8      	str	r0, [r7, #12]
 8010b70:	60b9      	str	r1, [r7, #8]
 8010b72:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010b74:	68bb      	ldr	r3, [r7, #8]
 8010b76:	681a      	ldr	r2, [r3, #0]
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	3308      	adds	r3, #8
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	429a      	cmp	r2, r3
 8010b80:	d00a      	beq.n	8010b98 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010b82:	68bb      	ldr	r3, [r7, #8]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d002      	beq.n	8010b8e <netif_do_set_netmask+0x26>
 8010b88:	68bb      	ldr	r3, [r7, #8]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	e000      	b.n	8010b90 <netif_do_set_netmask+0x28>
 8010b8e:	2300      	movs	r3, #0
 8010b90:	68fa      	ldr	r2, [r7, #12]
 8010b92:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8010b94:	2301      	movs	r3, #1
 8010b96:	e000      	b.n	8010b9a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8010b98:	2300      	movs	r3, #0
}
 8010b9a:	4618      	mov	r0, r3
 8010b9c:	3714      	adds	r7, #20
 8010b9e:	46bd      	mov	sp, r7
 8010ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba4:	4770      	bx	lr

08010ba6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8010ba6:	b480      	push	{r7}
 8010ba8:	b085      	sub	sp, #20
 8010baa:	af00      	add	r7, sp, #0
 8010bac:	60f8      	str	r0, [r7, #12]
 8010bae:	60b9      	str	r1, [r7, #8]
 8010bb0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8010bb2:	68bb      	ldr	r3, [r7, #8]
 8010bb4:	681a      	ldr	r2, [r3, #0]
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	330c      	adds	r3, #12
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	429a      	cmp	r2, r3
 8010bbe:	d00a      	beq.n	8010bd6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8010bc0:	68bb      	ldr	r3, [r7, #8]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d002      	beq.n	8010bcc <netif_do_set_gw+0x26>
 8010bc6:	68bb      	ldr	r3, [r7, #8]
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	e000      	b.n	8010bce <netif_do_set_gw+0x28>
 8010bcc:	2300      	movs	r3, #0
 8010bce:	68fa      	ldr	r2, [r7, #12]
 8010bd0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8010bd2:	2301      	movs	r3, #1
 8010bd4:	e000      	b.n	8010bd8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8010bd6:	2300      	movs	r3, #0
}
 8010bd8:	4618      	mov	r0, r3
 8010bda:	3714      	adds	r7, #20
 8010bdc:	46bd      	mov	sp, r7
 8010bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be2:	4770      	bx	lr

08010be4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8010be4:	b580      	push	{r7, lr}
 8010be6:	b088      	sub	sp, #32
 8010be8:	af00      	add	r7, sp, #0
 8010bea:	60f8      	str	r0, [r7, #12]
 8010bec:	60b9      	str	r1, [r7, #8]
 8010bee:	607a      	str	r2, [r7, #4]
 8010bf0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8010bf6:	2300      	movs	r3, #0
 8010bf8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8010bfa:	68bb      	ldr	r3, [r7, #8]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d101      	bne.n	8010c04 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8010c00:	4b1c      	ldr	r3, [pc, #112]	; (8010c74 <netif_set_addr+0x90>)
 8010c02:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d101      	bne.n	8010c0e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8010c0a:	4b1a      	ldr	r3, [pc, #104]	; (8010c74 <netif_set_addr+0x90>)
 8010c0c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010c0e:	683b      	ldr	r3, [r7, #0]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d101      	bne.n	8010c18 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8010c14:	4b17      	ldr	r3, [pc, #92]	; (8010c74 <netif_set_addr+0x90>)
 8010c16:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8010c18:	68bb      	ldr	r3, [r7, #8]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d003      	beq.n	8010c26 <netif_set_addr+0x42>
 8010c1e:	68bb      	ldr	r3, [r7, #8]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d101      	bne.n	8010c2a <netif_set_addr+0x46>
 8010c26:	2301      	movs	r3, #1
 8010c28:	e000      	b.n	8010c2c <netif_set_addr+0x48>
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	617b      	str	r3, [r7, #20]
  if (remove) {
 8010c2e:	697b      	ldr	r3, [r7, #20]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d006      	beq.n	8010c42 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010c34:	f107 0310 	add.w	r3, r7, #16
 8010c38:	461a      	mov	r2, r3
 8010c3a:	68b9      	ldr	r1, [r7, #8]
 8010c3c:	68f8      	ldr	r0, [r7, #12]
 8010c3e:	f7ff ff49 	bl	8010ad4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8010c42:	69fa      	ldr	r2, [r7, #28]
 8010c44:	6879      	ldr	r1, [r7, #4]
 8010c46:	68f8      	ldr	r0, [r7, #12]
 8010c48:	f7ff ff8e 	bl	8010b68 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8010c4c:	69ba      	ldr	r2, [r7, #24]
 8010c4e:	6839      	ldr	r1, [r7, #0]
 8010c50:	68f8      	ldr	r0, [r7, #12]
 8010c52:	f7ff ffa8 	bl	8010ba6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8010c56:	697b      	ldr	r3, [r7, #20]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d106      	bne.n	8010c6a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010c5c:	f107 0310 	add.w	r3, r7, #16
 8010c60:	461a      	mov	r2, r3
 8010c62:	68b9      	ldr	r1, [r7, #8]
 8010c64:	68f8      	ldr	r0, [r7, #12]
 8010c66:	f7ff ff35 	bl	8010ad4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8010c6a:	bf00      	nop
 8010c6c:	3720      	adds	r7, #32
 8010c6e:	46bd      	mov	sp, r7
 8010c70:	bd80      	pop	{r7, pc}
 8010c72:	bf00      	nop
 8010c74:	08021d24 	.word	0x08021d24

08010c78 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010c78:	b480      	push	{r7}
 8010c7a:	b083      	sub	sp, #12
 8010c7c:	af00      	add	r7, sp, #0
 8010c7e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010c80:	4a04      	ldr	r2, [pc, #16]	; (8010c94 <netif_set_default+0x1c>)
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010c86:	bf00      	nop
 8010c88:	370c      	adds	r7, #12
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c90:	4770      	bx	lr
 8010c92:	bf00      	nop
 8010c94:	2000d7b0 	.word	0x2000d7b0

08010c98 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b082      	sub	sp, #8
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d107      	bne.n	8010cb6 <netif_set_up+0x1e>
 8010ca6:	4b0f      	ldr	r3, [pc, #60]	; (8010ce4 <netif_set_up+0x4c>)
 8010ca8:	f44f 7254 	mov.w	r2, #848	; 0x350
 8010cac:	490e      	ldr	r1, [pc, #56]	; (8010ce8 <netif_set_up+0x50>)
 8010cae:	480f      	ldr	r0, [pc, #60]	; (8010cec <netif_set_up+0x54>)
 8010cb0:	f00b f804 	bl	801bcbc <iprintf>
 8010cb4:	e013      	b.n	8010cde <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010cbc:	f003 0301 	and.w	r3, r3, #1
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d10c      	bne.n	8010cde <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010cca:	f043 0301 	orr.w	r3, r3, #1
 8010cce:	b2da      	uxtb	r2, r3
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010cd6:	2103      	movs	r1, #3
 8010cd8:	6878      	ldr	r0, [r7, #4]
 8010cda:	f000 f809 	bl	8010cf0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8010cde:	3708      	adds	r7, #8
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	bd80      	pop	{r7, pc}
 8010ce4:	0801f4f8 	.word	0x0801f4f8
 8010ce8:	0801f680 	.word	0x0801f680
 8010cec:	0801f548 	.word	0x0801f548

08010cf0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b082      	sub	sp, #8
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
 8010cf8:	460b      	mov	r3, r1
 8010cfa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d106      	bne.n	8010d10 <netif_issue_reports+0x20>
 8010d02:	4b18      	ldr	r3, [pc, #96]	; (8010d64 <netif_issue_reports+0x74>)
 8010d04:	f240 326d 	movw	r2, #877	; 0x36d
 8010d08:	4917      	ldr	r1, [pc, #92]	; (8010d68 <netif_issue_reports+0x78>)
 8010d0a:	4818      	ldr	r0, [pc, #96]	; (8010d6c <netif_issue_reports+0x7c>)
 8010d0c:	f00a ffd6 	bl	801bcbc <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010d16:	f003 0304 	and.w	r3, r3, #4
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d01e      	beq.n	8010d5c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010d24:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d017      	beq.n	8010d5c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010d2c:	78fb      	ldrb	r3, [r7, #3]
 8010d2e:	f003 0301 	and.w	r3, r3, #1
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d013      	beq.n	8010d5e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	3304      	adds	r3, #4
 8010d3a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d00e      	beq.n	8010d5e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010d46:	f003 0308 	and.w	r3, r3, #8
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d007      	beq.n	8010d5e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	3304      	adds	r3, #4
 8010d52:	4619      	mov	r1, r3
 8010d54:	6878      	ldr	r0, [r7, #4]
 8010d56:	f008 fc81 	bl	801965c <etharp_request>
 8010d5a:	e000      	b.n	8010d5e <netif_issue_reports+0x6e>
    return;
 8010d5c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8010d5e:	3708      	adds	r7, #8
 8010d60:	46bd      	mov	sp, r7
 8010d62:	bd80      	pop	{r7, pc}
 8010d64:	0801f4f8 	.word	0x0801f4f8
 8010d68:	0801f69c 	.word	0x0801f69c
 8010d6c:	0801f548 	.word	0x0801f548

08010d70 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010d70:	b580      	push	{r7, lr}
 8010d72:	b082      	sub	sp, #8
 8010d74:	af00      	add	r7, sp, #0
 8010d76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d107      	bne.n	8010d8e <netif_set_down+0x1e>
 8010d7e:	4b12      	ldr	r3, [pc, #72]	; (8010dc8 <netif_set_down+0x58>)
 8010d80:	f240 329b 	movw	r2, #923	; 0x39b
 8010d84:	4911      	ldr	r1, [pc, #68]	; (8010dcc <netif_set_down+0x5c>)
 8010d86:	4812      	ldr	r0, [pc, #72]	; (8010dd0 <netif_set_down+0x60>)
 8010d88:	f00a ff98 	bl	801bcbc <iprintf>
 8010d8c:	e019      	b.n	8010dc2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010d94:	f003 0301 	and.w	r3, r3, #1
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d012      	beq.n	8010dc2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010da2:	f023 0301 	bic.w	r3, r3, #1
 8010da6:	b2da      	uxtb	r2, r3
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010db4:	f003 0308 	and.w	r3, r3, #8
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d002      	beq.n	8010dc2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8010dbc:	6878      	ldr	r0, [r7, #4]
 8010dbe:	f008 f80b 	bl	8018dd8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010dc2:	3708      	adds	r7, #8
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	bd80      	pop	{r7, pc}
 8010dc8:	0801f4f8 	.word	0x0801f4f8
 8010dcc:	0801f6c0 	.word	0x0801f6c0
 8010dd0:	0801f548 	.word	0x0801f548

08010dd4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8010dd4:	b580      	push	{r7, lr}
 8010dd6:	b082      	sub	sp, #8
 8010dd8:	af00      	add	r7, sp, #0
 8010dda:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d107      	bne.n	8010df2 <netif_set_link_up+0x1e>
 8010de2:	4b13      	ldr	r3, [pc, #76]	; (8010e30 <netif_set_link_up+0x5c>)
 8010de4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8010de8:	4912      	ldr	r1, [pc, #72]	; (8010e34 <netif_set_link_up+0x60>)
 8010dea:	4813      	ldr	r0, [pc, #76]	; (8010e38 <netif_set_link_up+0x64>)
 8010dec:	f00a ff66 	bl	801bcbc <iprintf>
 8010df0:	e01b      	b.n	8010e2a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010df8:	f003 0304 	and.w	r3, r3, #4
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d114      	bne.n	8010e2a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010e06:	f043 0304 	orr.w	r3, r3, #4
 8010e0a:	b2da      	uxtb	r2, r3
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010e12:	2103      	movs	r1, #3
 8010e14:	6878      	ldr	r0, [r7, #4]
 8010e16:	f7ff ff6b 	bl	8010cf0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	69db      	ldr	r3, [r3, #28]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d003      	beq.n	8010e2a <netif_set_link_up+0x56>
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	69db      	ldr	r3, [r3, #28]
 8010e26:	6878      	ldr	r0, [r7, #4]
 8010e28:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010e2a:	3708      	adds	r7, #8
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	bd80      	pop	{r7, pc}
 8010e30:	0801f4f8 	.word	0x0801f4f8
 8010e34:	0801f6e0 	.word	0x0801f6e0
 8010e38:	0801f548 	.word	0x0801f548

08010e3c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b082      	sub	sp, #8
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d107      	bne.n	8010e5a <netif_set_link_down+0x1e>
 8010e4a:	4b11      	ldr	r3, [pc, #68]	; (8010e90 <netif_set_link_down+0x54>)
 8010e4c:	f240 4206 	movw	r2, #1030	; 0x406
 8010e50:	4910      	ldr	r1, [pc, #64]	; (8010e94 <netif_set_link_down+0x58>)
 8010e52:	4811      	ldr	r0, [pc, #68]	; (8010e98 <netif_set_link_down+0x5c>)
 8010e54:	f00a ff32 	bl	801bcbc <iprintf>
 8010e58:	e017      	b.n	8010e8a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010e60:	f003 0304 	and.w	r3, r3, #4
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d010      	beq.n	8010e8a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010e6e:	f023 0304 	bic.w	r3, r3, #4
 8010e72:	b2da      	uxtb	r2, r3
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	69db      	ldr	r3, [r3, #28]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d003      	beq.n	8010e8a <netif_set_link_down+0x4e>
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	69db      	ldr	r3, [r3, #28]
 8010e86:	6878      	ldr	r0, [r7, #4]
 8010e88:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010e8a:	3708      	adds	r7, #8
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	bd80      	pop	{r7, pc}
 8010e90:	0801f4f8 	.word	0x0801f4f8
 8010e94:	0801f704 	.word	0x0801f704
 8010e98:	0801f548 	.word	0x0801f548

08010e9c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010e9c:	b480      	push	{r7}
 8010e9e:	b083      	sub	sp, #12
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	6078      	str	r0, [r7, #4]
 8010ea4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d002      	beq.n	8010eb2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	683a      	ldr	r2, [r7, #0]
 8010eb0:	61da      	str	r2, [r3, #28]
  }
}
 8010eb2:	bf00      	nop
 8010eb4:	370c      	adds	r7, #12
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ebc:	4770      	bx	lr

08010ebe <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8010ebe:	b480      	push	{r7}
 8010ec0:	b085      	sub	sp, #20
 8010ec2:	af00      	add	r7, sp, #0
 8010ec4:	60f8      	str	r0, [r7, #12]
 8010ec6:	60b9      	str	r1, [r7, #8]
 8010ec8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8010eca:	f06f 030b 	mvn.w	r3, #11
}
 8010ece:	4618      	mov	r0, r3
 8010ed0:	3714      	adds	r7, #20
 8010ed2:	46bd      	mov	sp, r7
 8010ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ed8:	4770      	bx	lr
	...

08010edc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8010edc:	b480      	push	{r7}
 8010ede:	b085      	sub	sp, #20
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	4603      	mov	r3, r0
 8010ee4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8010ee6:	79fb      	ldrb	r3, [r7, #7]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d013      	beq.n	8010f14 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8010eec:	4b0d      	ldr	r3, [pc, #52]	; (8010f24 <netif_get_by_index+0x48>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	60fb      	str	r3, [r7, #12]
 8010ef2:	e00c      	b.n	8010f0e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010efa:	3301      	adds	r3, #1
 8010efc:	b2db      	uxtb	r3, r3
 8010efe:	79fa      	ldrb	r2, [r7, #7]
 8010f00:	429a      	cmp	r2, r3
 8010f02:	d101      	bne.n	8010f08 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	e006      	b.n	8010f16 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	60fb      	str	r3, [r7, #12]
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d1ef      	bne.n	8010ef4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8010f14:	2300      	movs	r3, #0
}
 8010f16:	4618      	mov	r0, r3
 8010f18:	3714      	adds	r7, #20
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f20:	4770      	bx	lr
 8010f22:	bf00      	nop
 8010f24:	2000d7ac 	.word	0x2000d7ac

08010f28 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	b082      	sub	sp, #8
 8010f2c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8010f2e:	f00a fa1d 	bl	801b36c <sys_arch_protect>
 8010f32:	6038      	str	r0, [r7, #0]
 8010f34:	4b0d      	ldr	r3, [pc, #52]	; (8010f6c <pbuf_free_ooseq+0x44>)
 8010f36:	2200      	movs	r2, #0
 8010f38:	701a      	strb	r2, [r3, #0]
 8010f3a:	6838      	ldr	r0, [r7, #0]
 8010f3c:	f00a fa24 	bl	801b388 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010f40:	4b0b      	ldr	r3, [pc, #44]	; (8010f70 <pbuf_free_ooseq+0x48>)
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	607b      	str	r3, [r7, #4]
 8010f46:	e00a      	b.n	8010f5e <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d003      	beq.n	8010f58 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8010f50:	6878      	ldr	r0, [r7, #4]
 8010f52:	f002 fbbb 	bl	80136cc <tcp_free_ooseq>
      return;
 8010f56:	e005      	b.n	8010f64 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	68db      	ldr	r3, [r3, #12]
 8010f5c:	607b      	str	r3, [r7, #4]
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d1f1      	bne.n	8010f48 <pbuf_free_ooseq+0x20>
    }
  }
}
 8010f64:	3708      	adds	r7, #8
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop
 8010f6c:	2000d7b4 	.word	0x2000d7b4
 8010f70:	2000d7bc 	.word	0x2000d7bc

08010f74 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8010f74:	b580      	push	{r7, lr}
 8010f76:	b082      	sub	sp, #8
 8010f78:	af00      	add	r7, sp, #0
 8010f7a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8010f7c:	f7ff ffd4 	bl	8010f28 <pbuf_free_ooseq>
}
 8010f80:	bf00      	nop
 8010f82:	3708      	adds	r7, #8
 8010f84:	46bd      	mov	sp, r7
 8010f86:	bd80      	pop	{r7, pc}

08010f88 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8010f88:	b580      	push	{r7, lr}
 8010f8a:	b082      	sub	sp, #8
 8010f8c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8010f8e:	f00a f9ed 	bl	801b36c <sys_arch_protect>
 8010f92:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8010f94:	4b0f      	ldr	r3, [pc, #60]	; (8010fd4 <pbuf_pool_is_empty+0x4c>)
 8010f96:	781b      	ldrb	r3, [r3, #0]
 8010f98:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8010f9a:	4b0e      	ldr	r3, [pc, #56]	; (8010fd4 <pbuf_pool_is_empty+0x4c>)
 8010f9c:	2201      	movs	r2, #1
 8010f9e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8010fa0:	6878      	ldr	r0, [r7, #4]
 8010fa2:	f00a f9f1 	bl	801b388 <sys_arch_unprotect>

  if (!queued) {
 8010fa6:	78fb      	ldrb	r3, [r7, #3]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d10f      	bne.n	8010fcc <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8010fac:	2100      	movs	r1, #0
 8010fae:	480a      	ldr	r0, [pc, #40]	; (8010fd8 <pbuf_pool_is_empty+0x50>)
 8010fb0:	f7fe fed6 	bl	800fd60 <tcpip_try_callback>
 8010fb4:	4603      	mov	r3, r0
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d008      	beq.n	8010fcc <pbuf_pool_is_empty+0x44>
 8010fba:	f00a f9d7 	bl	801b36c <sys_arch_protect>
 8010fbe:	6078      	str	r0, [r7, #4]
 8010fc0:	4b04      	ldr	r3, [pc, #16]	; (8010fd4 <pbuf_pool_is_empty+0x4c>)
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	701a      	strb	r2, [r3, #0]
 8010fc6:	6878      	ldr	r0, [r7, #4]
 8010fc8:	f00a f9de 	bl	801b388 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010fcc:	bf00      	nop
 8010fce:	3708      	adds	r7, #8
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bd80      	pop	{r7, pc}
 8010fd4:	2000d7b4 	.word	0x2000d7b4
 8010fd8:	08010f75 	.word	0x08010f75

08010fdc <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010fdc:	b480      	push	{r7}
 8010fde:	b085      	sub	sp, #20
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	60f8      	str	r0, [r7, #12]
 8010fe4:	60b9      	str	r1, [r7, #8]
 8010fe6:	4611      	mov	r1, r2
 8010fe8:	461a      	mov	r2, r3
 8010fea:	460b      	mov	r3, r1
 8010fec:	80fb      	strh	r3, [r7, #6]
 8010fee:	4613      	mov	r3, r2
 8010ff0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	2200      	movs	r2, #0
 8010ff6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	68ba      	ldr	r2, [r7, #8]
 8010ffc:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	88fa      	ldrh	r2, [r7, #6]
 8011002:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	88ba      	ldrh	r2, [r7, #4]
 8011008:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801100a:	8b3b      	ldrh	r3, [r7, #24]
 801100c:	b2da      	uxtb	r2, r3
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	7f3a      	ldrb	r2, [r7, #28]
 8011016:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	2201      	movs	r2, #1
 801101c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	2200      	movs	r2, #0
 8011022:	73da      	strb	r2, [r3, #15]
}
 8011024:	bf00      	nop
 8011026:	3714      	adds	r7, #20
 8011028:	46bd      	mov	sp, r7
 801102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102e:	4770      	bx	lr

08011030 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8011030:	b580      	push	{r7, lr}
 8011032:	b08c      	sub	sp, #48	; 0x30
 8011034:	af02      	add	r7, sp, #8
 8011036:	4603      	mov	r3, r0
 8011038:	71fb      	strb	r3, [r7, #7]
 801103a:	460b      	mov	r3, r1
 801103c:	80bb      	strh	r3, [r7, #4]
 801103e:	4613      	mov	r3, r2
 8011040:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8011042:	79fb      	ldrb	r3, [r7, #7]
 8011044:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8011046:	887b      	ldrh	r3, [r7, #2]
 8011048:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801104c:	d07f      	beq.n	801114e <pbuf_alloc+0x11e>
 801104e:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8011052:	f300 80c8 	bgt.w	80111e6 <pbuf_alloc+0x1b6>
 8011056:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801105a:	d010      	beq.n	801107e <pbuf_alloc+0x4e>
 801105c:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8011060:	f300 80c1 	bgt.w	80111e6 <pbuf_alloc+0x1b6>
 8011064:	2b01      	cmp	r3, #1
 8011066:	d002      	beq.n	801106e <pbuf_alloc+0x3e>
 8011068:	2b41      	cmp	r3, #65	; 0x41
 801106a:	f040 80bc 	bne.w	80111e6 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801106e:	887a      	ldrh	r2, [r7, #2]
 8011070:	88bb      	ldrh	r3, [r7, #4]
 8011072:	4619      	mov	r1, r3
 8011074:	2000      	movs	r0, #0
 8011076:	f000 f8d1 	bl	801121c <pbuf_alloc_reference>
 801107a:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 801107c:	e0bd      	b.n	80111fa <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801107e:	2300      	movs	r3, #0
 8011080:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8011082:	2300      	movs	r3, #0
 8011084:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8011086:	88bb      	ldrh	r3, [r7, #4]
 8011088:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801108a:	200c      	movs	r0, #12
 801108c:	f7ff fbbe 	bl	801080c <memp_malloc>
 8011090:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8011092:	693b      	ldr	r3, [r7, #16]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d109      	bne.n	80110ac <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8011098:	f7ff ff76 	bl	8010f88 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801109c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d002      	beq.n	80110a8 <pbuf_alloc+0x78>
            pbuf_free(p);
 80110a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80110a4:	f000 fada 	bl	801165c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80110a8:	2300      	movs	r3, #0
 80110aa:	e0a7      	b.n	80111fc <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80110ac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80110ae:	3303      	adds	r3, #3
 80110b0:	b29b      	uxth	r3, r3
 80110b2:	f023 0303 	bic.w	r3, r3, #3
 80110b6:	b29b      	uxth	r3, r3
 80110b8:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 80110bc:	b29b      	uxth	r3, r3
 80110be:	8b7a      	ldrh	r2, [r7, #26]
 80110c0:	4293      	cmp	r3, r2
 80110c2:	bf28      	it	cs
 80110c4:	4613      	movcs	r3, r2
 80110c6:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80110c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80110ca:	3310      	adds	r3, #16
 80110cc:	693a      	ldr	r2, [r7, #16]
 80110ce:	4413      	add	r3, r2
 80110d0:	3303      	adds	r3, #3
 80110d2:	f023 0303 	bic.w	r3, r3, #3
 80110d6:	4618      	mov	r0, r3
 80110d8:	89f9      	ldrh	r1, [r7, #14]
 80110da:	8b7a      	ldrh	r2, [r7, #26]
 80110dc:	2300      	movs	r3, #0
 80110de:	9301      	str	r3, [sp, #4]
 80110e0:	887b      	ldrh	r3, [r7, #2]
 80110e2:	9300      	str	r3, [sp, #0]
 80110e4:	460b      	mov	r3, r1
 80110e6:	4601      	mov	r1, r0
 80110e8:	6938      	ldr	r0, [r7, #16]
 80110ea:	f7ff ff77 	bl	8010fdc <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80110ee:	693b      	ldr	r3, [r7, #16]
 80110f0:	685b      	ldr	r3, [r3, #4]
 80110f2:	f003 0303 	and.w	r3, r3, #3
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d006      	beq.n	8011108 <pbuf_alloc+0xd8>
 80110fa:	4b42      	ldr	r3, [pc, #264]	; (8011204 <pbuf_alloc+0x1d4>)
 80110fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011100:	4941      	ldr	r1, [pc, #260]	; (8011208 <pbuf_alloc+0x1d8>)
 8011102:	4842      	ldr	r0, [pc, #264]	; (801120c <pbuf_alloc+0x1dc>)
 8011104:	f00a fdda 	bl	801bcbc <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8011108:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801110a:	3303      	adds	r3, #3
 801110c:	f023 0303 	bic.w	r3, r3, #3
 8011110:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8011114:	d106      	bne.n	8011124 <pbuf_alloc+0xf4>
 8011116:	4b3b      	ldr	r3, [pc, #236]	; (8011204 <pbuf_alloc+0x1d4>)
 8011118:	f44f 7281 	mov.w	r2, #258	; 0x102
 801111c:	493c      	ldr	r1, [pc, #240]	; (8011210 <pbuf_alloc+0x1e0>)
 801111e:	483b      	ldr	r0, [pc, #236]	; (801120c <pbuf_alloc+0x1dc>)
 8011120:	f00a fdcc 	bl	801bcbc <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8011124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011126:	2b00      	cmp	r3, #0
 8011128:	d102      	bne.n	8011130 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801112a:	693b      	ldr	r3, [r7, #16]
 801112c:	627b      	str	r3, [r7, #36]	; 0x24
 801112e:	e002      	b.n	8011136 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8011130:	69fb      	ldr	r3, [r7, #28]
 8011132:	693a      	ldr	r2, [r7, #16]
 8011134:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8011136:	693b      	ldr	r3, [r7, #16]
 8011138:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801113a:	8b7a      	ldrh	r2, [r7, #26]
 801113c:	89fb      	ldrh	r3, [r7, #14]
 801113e:	1ad3      	subs	r3, r2, r3
 8011140:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8011142:	2300      	movs	r3, #0
 8011144:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8011146:	8b7b      	ldrh	r3, [r7, #26]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d19e      	bne.n	801108a <pbuf_alloc+0x5a>
      break;
 801114c:	e055      	b.n	80111fa <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801114e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011150:	3303      	adds	r3, #3
 8011152:	b29b      	uxth	r3, r3
 8011154:	f023 0303 	bic.w	r3, r3, #3
 8011158:	b29a      	uxth	r2, r3
 801115a:	88bb      	ldrh	r3, [r7, #4]
 801115c:	3303      	adds	r3, #3
 801115e:	b29b      	uxth	r3, r3
 8011160:	f023 0303 	bic.w	r3, r3, #3
 8011164:	b29b      	uxth	r3, r3
 8011166:	4413      	add	r3, r2
 8011168:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801116a:	8b3b      	ldrh	r3, [r7, #24]
 801116c:	3310      	adds	r3, #16
 801116e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8011170:	8b3a      	ldrh	r2, [r7, #24]
 8011172:	88bb      	ldrh	r3, [r7, #4]
 8011174:	3303      	adds	r3, #3
 8011176:	f023 0303 	bic.w	r3, r3, #3
 801117a:	429a      	cmp	r2, r3
 801117c:	d306      	bcc.n	801118c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801117e:	8afa      	ldrh	r2, [r7, #22]
 8011180:	88bb      	ldrh	r3, [r7, #4]
 8011182:	3303      	adds	r3, #3
 8011184:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8011188:	429a      	cmp	r2, r3
 801118a:	d201      	bcs.n	8011190 <pbuf_alloc+0x160>
        return NULL;
 801118c:	2300      	movs	r3, #0
 801118e:	e035      	b.n	80111fc <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8011190:	8afb      	ldrh	r3, [r7, #22]
 8011192:	4618      	mov	r0, r3
 8011194:	f7ff f9b8 	bl	8010508 <mem_malloc>
 8011198:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 801119a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801119c:	2b00      	cmp	r3, #0
 801119e:	d101      	bne.n	80111a4 <pbuf_alloc+0x174>
        return NULL;
 80111a0:	2300      	movs	r3, #0
 80111a2:	e02b      	b.n	80111fc <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80111a4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80111a6:	3310      	adds	r3, #16
 80111a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80111aa:	4413      	add	r3, r2
 80111ac:	3303      	adds	r3, #3
 80111ae:	f023 0303 	bic.w	r3, r3, #3
 80111b2:	4618      	mov	r0, r3
 80111b4:	88b9      	ldrh	r1, [r7, #4]
 80111b6:	88ba      	ldrh	r2, [r7, #4]
 80111b8:	2300      	movs	r3, #0
 80111ba:	9301      	str	r3, [sp, #4]
 80111bc:	887b      	ldrh	r3, [r7, #2]
 80111be:	9300      	str	r3, [sp, #0]
 80111c0:	460b      	mov	r3, r1
 80111c2:	4601      	mov	r1, r0
 80111c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80111c6:	f7ff ff09 	bl	8010fdc <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80111ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111cc:	685b      	ldr	r3, [r3, #4]
 80111ce:	f003 0303 	and.w	r3, r3, #3
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	d010      	beq.n	80111f8 <pbuf_alloc+0x1c8>
 80111d6:	4b0b      	ldr	r3, [pc, #44]	; (8011204 <pbuf_alloc+0x1d4>)
 80111d8:	f44f 7291 	mov.w	r2, #290	; 0x122
 80111dc:	490d      	ldr	r1, [pc, #52]	; (8011214 <pbuf_alloc+0x1e4>)
 80111de:	480b      	ldr	r0, [pc, #44]	; (801120c <pbuf_alloc+0x1dc>)
 80111e0:	f00a fd6c 	bl	801bcbc <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80111e4:	e008      	b.n	80111f8 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80111e6:	4b07      	ldr	r3, [pc, #28]	; (8011204 <pbuf_alloc+0x1d4>)
 80111e8:	f240 1227 	movw	r2, #295	; 0x127
 80111ec:	490a      	ldr	r1, [pc, #40]	; (8011218 <pbuf_alloc+0x1e8>)
 80111ee:	4807      	ldr	r0, [pc, #28]	; (801120c <pbuf_alloc+0x1dc>)
 80111f0:	f00a fd64 	bl	801bcbc <iprintf>
      return NULL;
 80111f4:	2300      	movs	r3, #0
 80111f6:	e001      	b.n	80111fc <pbuf_alloc+0x1cc>
      break;
 80111f8:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80111fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80111fc:	4618      	mov	r0, r3
 80111fe:	3728      	adds	r7, #40	; 0x28
 8011200:	46bd      	mov	sp, r7
 8011202:	bd80      	pop	{r7, pc}
 8011204:	0801f728 	.word	0x0801f728
 8011208:	0801f758 	.word	0x0801f758
 801120c:	0801f788 	.word	0x0801f788
 8011210:	0801f7b0 	.word	0x0801f7b0
 8011214:	0801f7e4 	.word	0x0801f7e4
 8011218:	0801f810 	.word	0x0801f810

0801121c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 801121c:	b580      	push	{r7, lr}
 801121e:	b086      	sub	sp, #24
 8011220:	af02      	add	r7, sp, #8
 8011222:	6078      	str	r0, [r7, #4]
 8011224:	460b      	mov	r3, r1
 8011226:	807b      	strh	r3, [r7, #2]
 8011228:	4613      	mov	r3, r2
 801122a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801122c:	883b      	ldrh	r3, [r7, #0]
 801122e:	2b41      	cmp	r3, #65	; 0x41
 8011230:	d009      	beq.n	8011246 <pbuf_alloc_reference+0x2a>
 8011232:	883b      	ldrh	r3, [r7, #0]
 8011234:	2b01      	cmp	r3, #1
 8011236:	d006      	beq.n	8011246 <pbuf_alloc_reference+0x2a>
 8011238:	4b0f      	ldr	r3, [pc, #60]	; (8011278 <pbuf_alloc_reference+0x5c>)
 801123a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801123e:	490f      	ldr	r1, [pc, #60]	; (801127c <pbuf_alloc_reference+0x60>)
 8011240:	480f      	ldr	r0, [pc, #60]	; (8011280 <pbuf_alloc_reference+0x64>)
 8011242:	f00a fd3b 	bl	801bcbc <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8011246:	200b      	movs	r0, #11
 8011248:	f7ff fae0 	bl	801080c <memp_malloc>
 801124c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d101      	bne.n	8011258 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8011254:	2300      	movs	r3, #0
 8011256:	e00b      	b.n	8011270 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8011258:	8879      	ldrh	r1, [r7, #2]
 801125a:	887a      	ldrh	r2, [r7, #2]
 801125c:	2300      	movs	r3, #0
 801125e:	9301      	str	r3, [sp, #4]
 8011260:	883b      	ldrh	r3, [r7, #0]
 8011262:	9300      	str	r3, [sp, #0]
 8011264:	460b      	mov	r3, r1
 8011266:	6879      	ldr	r1, [r7, #4]
 8011268:	68f8      	ldr	r0, [r7, #12]
 801126a:	f7ff feb7 	bl	8010fdc <pbuf_init_alloced_pbuf>
  return p;
 801126e:	68fb      	ldr	r3, [r7, #12]
}
 8011270:	4618      	mov	r0, r3
 8011272:	3710      	adds	r7, #16
 8011274:	46bd      	mov	sp, r7
 8011276:	bd80      	pop	{r7, pc}
 8011278:	0801f728 	.word	0x0801f728
 801127c:	0801f82c 	.word	0x0801f82c
 8011280:	0801f788 	.word	0x0801f788

08011284 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8011284:	b580      	push	{r7, lr}
 8011286:	b088      	sub	sp, #32
 8011288:	af02      	add	r7, sp, #8
 801128a:	607b      	str	r3, [r7, #4]
 801128c:	4603      	mov	r3, r0
 801128e:	73fb      	strb	r3, [r7, #15]
 8011290:	460b      	mov	r3, r1
 8011292:	81bb      	strh	r3, [r7, #12]
 8011294:	4613      	mov	r3, r2
 8011296:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8011298:	7bfb      	ldrb	r3, [r7, #15]
 801129a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801129c:	8a7b      	ldrh	r3, [r7, #18]
 801129e:	3303      	adds	r3, #3
 80112a0:	f023 0203 	bic.w	r2, r3, #3
 80112a4:	89bb      	ldrh	r3, [r7, #12]
 80112a6:	441a      	add	r2, r3
 80112a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80112aa:	429a      	cmp	r2, r3
 80112ac:	d901      	bls.n	80112b2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80112ae:	2300      	movs	r3, #0
 80112b0:	e018      	b.n	80112e4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80112b2:	6a3b      	ldr	r3, [r7, #32]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d007      	beq.n	80112c8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80112b8:	8a7b      	ldrh	r3, [r7, #18]
 80112ba:	3303      	adds	r3, #3
 80112bc:	f023 0303 	bic.w	r3, r3, #3
 80112c0:	6a3a      	ldr	r2, [r7, #32]
 80112c2:	4413      	add	r3, r2
 80112c4:	617b      	str	r3, [r7, #20]
 80112c6:	e001      	b.n	80112cc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80112c8:	2300      	movs	r3, #0
 80112ca:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80112cc:	6878      	ldr	r0, [r7, #4]
 80112ce:	89b9      	ldrh	r1, [r7, #12]
 80112d0:	89ba      	ldrh	r2, [r7, #12]
 80112d2:	2302      	movs	r3, #2
 80112d4:	9301      	str	r3, [sp, #4]
 80112d6:	897b      	ldrh	r3, [r7, #10]
 80112d8:	9300      	str	r3, [sp, #0]
 80112da:	460b      	mov	r3, r1
 80112dc:	6979      	ldr	r1, [r7, #20]
 80112de:	f7ff fe7d 	bl	8010fdc <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80112e2:	687b      	ldr	r3, [r7, #4]
}
 80112e4:	4618      	mov	r0, r3
 80112e6:	3718      	adds	r7, #24
 80112e8:	46bd      	mov	sp, r7
 80112ea:	bd80      	pop	{r7, pc}

080112ec <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80112ec:	b580      	push	{r7, lr}
 80112ee:	b084      	sub	sp, #16
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	6078      	str	r0, [r7, #4]
 80112f4:	460b      	mov	r3, r1
 80112f6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d106      	bne.n	801130c <pbuf_realloc+0x20>
 80112fe:	4b3a      	ldr	r3, [pc, #232]	; (80113e8 <pbuf_realloc+0xfc>)
 8011300:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8011304:	4939      	ldr	r1, [pc, #228]	; (80113ec <pbuf_realloc+0x100>)
 8011306:	483a      	ldr	r0, [pc, #232]	; (80113f0 <pbuf_realloc+0x104>)
 8011308:	f00a fcd8 	bl	801bcbc <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	891b      	ldrh	r3, [r3, #8]
 8011310:	887a      	ldrh	r2, [r7, #2]
 8011312:	429a      	cmp	r2, r3
 8011314:	d263      	bcs.n	80113de <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	891a      	ldrh	r2, [r3, #8]
 801131a:	887b      	ldrh	r3, [r7, #2]
 801131c:	1ad3      	subs	r3, r2, r3
 801131e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8011320:	887b      	ldrh	r3, [r7, #2]
 8011322:	817b      	strh	r3, [r7, #10]
  q = p;
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8011328:	e018      	b.n	801135c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	895b      	ldrh	r3, [r3, #10]
 801132e:	897a      	ldrh	r2, [r7, #10]
 8011330:	1ad3      	subs	r3, r2, r3
 8011332:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	891a      	ldrh	r2, [r3, #8]
 8011338:	893b      	ldrh	r3, [r7, #8]
 801133a:	1ad3      	subs	r3, r2, r3
 801133c:	b29a      	uxth	r2, r3
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d106      	bne.n	801135c <pbuf_realloc+0x70>
 801134e:	4b26      	ldr	r3, [pc, #152]	; (80113e8 <pbuf_realloc+0xfc>)
 8011350:	f240 12af 	movw	r2, #431	; 0x1af
 8011354:	4927      	ldr	r1, [pc, #156]	; (80113f4 <pbuf_realloc+0x108>)
 8011356:	4826      	ldr	r0, [pc, #152]	; (80113f0 <pbuf_realloc+0x104>)
 8011358:	f00a fcb0 	bl	801bcbc <iprintf>
  while (rem_len > q->len) {
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	895b      	ldrh	r3, [r3, #10]
 8011360:	897a      	ldrh	r2, [r7, #10]
 8011362:	429a      	cmp	r2, r3
 8011364:	d8e1      	bhi.n	801132a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	7b1b      	ldrb	r3, [r3, #12]
 801136a:	f003 030f 	and.w	r3, r3, #15
 801136e:	2b00      	cmp	r3, #0
 8011370:	d121      	bne.n	80113b6 <pbuf_realloc+0xca>
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	895b      	ldrh	r3, [r3, #10]
 8011376:	897a      	ldrh	r2, [r7, #10]
 8011378:	429a      	cmp	r2, r3
 801137a:	d01c      	beq.n	80113b6 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	7b5b      	ldrb	r3, [r3, #13]
 8011380:	f003 0302 	and.w	r3, r3, #2
 8011384:	2b00      	cmp	r3, #0
 8011386:	d116      	bne.n	80113b6 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	685a      	ldr	r2, [r3, #4]
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	1ad3      	subs	r3, r2, r3
 8011390:	b29a      	uxth	r2, r3
 8011392:	897b      	ldrh	r3, [r7, #10]
 8011394:	4413      	add	r3, r2
 8011396:	b29b      	uxth	r3, r3
 8011398:	4619      	mov	r1, r3
 801139a:	68f8      	ldr	r0, [r7, #12]
 801139c:	f7fe ffaa 	bl	80102f4 <mem_trim>
 80113a0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d106      	bne.n	80113b6 <pbuf_realloc+0xca>
 80113a8:	4b0f      	ldr	r3, [pc, #60]	; (80113e8 <pbuf_realloc+0xfc>)
 80113aa:	f240 12bd 	movw	r2, #445	; 0x1bd
 80113ae:	4912      	ldr	r1, [pc, #72]	; (80113f8 <pbuf_realloc+0x10c>)
 80113b0:	480f      	ldr	r0, [pc, #60]	; (80113f0 <pbuf_realloc+0x104>)
 80113b2:	f00a fc83 	bl	801bcbc <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	897a      	ldrh	r2, [r7, #10]
 80113ba:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	895a      	ldrh	r2, [r3, #10]
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d004      	beq.n	80113d6 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	4618      	mov	r0, r3
 80113d2:	f000 f943 	bl	801165c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	2200      	movs	r2, #0
 80113da:	601a      	str	r2, [r3, #0]
 80113dc:	e000      	b.n	80113e0 <pbuf_realloc+0xf4>
    return;
 80113de:	bf00      	nop

}
 80113e0:	3710      	adds	r7, #16
 80113e2:	46bd      	mov	sp, r7
 80113e4:	bd80      	pop	{r7, pc}
 80113e6:	bf00      	nop
 80113e8:	0801f728 	.word	0x0801f728
 80113ec:	0801f840 	.word	0x0801f840
 80113f0:	0801f788 	.word	0x0801f788
 80113f4:	0801f858 	.word	0x0801f858
 80113f8:	0801f870 	.word	0x0801f870

080113fc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80113fc:	b580      	push	{r7, lr}
 80113fe:	b086      	sub	sp, #24
 8011400:	af00      	add	r7, sp, #0
 8011402:	60f8      	str	r0, [r7, #12]
 8011404:	60b9      	str	r1, [r7, #8]
 8011406:	4613      	mov	r3, r2
 8011408:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	2b00      	cmp	r3, #0
 801140e:	d106      	bne.n	801141e <pbuf_add_header_impl+0x22>
 8011410:	4b2b      	ldr	r3, [pc, #172]	; (80114c0 <pbuf_add_header_impl+0xc4>)
 8011412:	f240 12df 	movw	r2, #479	; 0x1df
 8011416:	492b      	ldr	r1, [pc, #172]	; (80114c4 <pbuf_add_header_impl+0xc8>)
 8011418:	482b      	ldr	r0, [pc, #172]	; (80114c8 <pbuf_add_header_impl+0xcc>)
 801141a:	f00a fc4f 	bl	801bcbc <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	2b00      	cmp	r3, #0
 8011422:	d003      	beq.n	801142c <pbuf_add_header_impl+0x30>
 8011424:	68bb      	ldr	r3, [r7, #8]
 8011426:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801142a:	d301      	bcc.n	8011430 <pbuf_add_header_impl+0x34>
    return 1;
 801142c:	2301      	movs	r3, #1
 801142e:	e043      	b.n	80114b8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8011430:	68bb      	ldr	r3, [r7, #8]
 8011432:	2b00      	cmp	r3, #0
 8011434:	d101      	bne.n	801143a <pbuf_add_header_impl+0x3e>
    return 0;
 8011436:	2300      	movs	r3, #0
 8011438:	e03e      	b.n	80114b8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801143a:	68bb      	ldr	r3, [r7, #8]
 801143c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801143e:	68fb      	ldr	r3, [r7, #12]
 8011440:	891a      	ldrh	r2, [r3, #8]
 8011442:	8a7b      	ldrh	r3, [r7, #18]
 8011444:	4413      	add	r3, r2
 8011446:	b29b      	uxth	r3, r3
 8011448:	8a7a      	ldrh	r2, [r7, #18]
 801144a:	429a      	cmp	r2, r3
 801144c:	d901      	bls.n	8011452 <pbuf_add_header_impl+0x56>
    return 1;
 801144e:	2301      	movs	r3, #1
 8011450:	e032      	b.n	80114b8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	7b1b      	ldrb	r3, [r3, #12]
 8011456:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8011458:	8a3b      	ldrh	r3, [r7, #16]
 801145a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801145e:	2b00      	cmp	r3, #0
 8011460:	d00c      	beq.n	801147c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	685a      	ldr	r2, [r3, #4]
 8011466:	68bb      	ldr	r3, [r7, #8]
 8011468:	425b      	negs	r3, r3
 801146a:	4413      	add	r3, r2
 801146c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	3310      	adds	r3, #16
 8011472:	697a      	ldr	r2, [r7, #20]
 8011474:	429a      	cmp	r2, r3
 8011476:	d20d      	bcs.n	8011494 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8011478:	2301      	movs	r3, #1
 801147a:	e01d      	b.n	80114b8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 801147c:	79fb      	ldrb	r3, [r7, #7]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d006      	beq.n	8011490 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	685a      	ldr	r2, [r3, #4]
 8011486:	68bb      	ldr	r3, [r7, #8]
 8011488:	425b      	negs	r3, r3
 801148a:	4413      	add	r3, r2
 801148c:	617b      	str	r3, [r7, #20]
 801148e:	e001      	b.n	8011494 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8011490:	2301      	movs	r3, #1
 8011492:	e011      	b.n	80114b8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	697a      	ldr	r2, [r7, #20]
 8011498:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	895a      	ldrh	r2, [r3, #10]
 801149e:	8a7b      	ldrh	r3, [r7, #18]
 80114a0:	4413      	add	r3, r2
 80114a2:	b29a      	uxth	r2, r3
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	891a      	ldrh	r2, [r3, #8]
 80114ac:	8a7b      	ldrh	r3, [r7, #18]
 80114ae:	4413      	add	r3, r2
 80114b0:	b29a      	uxth	r2, r3
 80114b2:	68fb      	ldr	r3, [r7, #12]
 80114b4:	811a      	strh	r2, [r3, #8]


  return 0;
 80114b6:	2300      	movs	r3, #0
}
 80114b8:	4618      	mov	r0, r3
 80114ba:	3718      	adds	r7, #24
 80114bc:	46bd      	mov	sp, r7
 80114be:	bd80      	pop	{r7, pc}
 80114c0:	0801f728 	.word	0x0801f728
 80114c4:	0801f88c 	.word	0x0801f88c
 80114c8:	0801f788 	.word	0x0801f788

080114cc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b082      	sub	sp, #8
 80114d0:	af00      	add	r7, sp, #0
 80114d2:	6078      	str	r0, [r7, #4]
 80114d4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80114d6:	2200      	movs	r2, #0
 80114d8:	6839      	ldr	r1, [r7, #0]
 80114da:	6878      	ldr	r0, [r7, #4]
 80114dc:	f7ff ff8e 	bl	80113fc <pbuf_add_header_impl>
 80114e0:	4603      	mov	r3, r0
}
 80114e2:	4618      	mov	r0, r3
 80114e4:	3708      	adds	r7, #8
 80114e6:	46bd      	mov	sp, r7
 80114e8:	bd80      	pop	{r7, pc}
	...

080114ec <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80114ec:	b580      	push	{r7, lr}
 80114ee:	b084      	sub	sp, #16
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	6078      	str	r0, [r7, #4]
 80114f4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d106      	bne.n	801150a <pbuf_remove_header+0x1e>
 80114fc:	4b20      	ldr	r3, [pc, #128]	; (8011580 <pbuf_remove_header+0x94>)
 80114fe:	f240 224b 	movw	r2, #587	; 0x24b
 8011502:	4920      	ldr	r1, [pc, #128]	; (8011584 <pbuf_remove_header+0x98>)
 8011504:	4820      	ldr	r0, [pc, #128]	; (8011588 <pbuf_remove_header+0x9c>)
 8011506:	f00a fbd9 	bl	801bcbc <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	2b00      	cmp	r3, #0
 801150e:	d003      	beq.n	8011518 <pbuf_remove_header+0x2c>
 8011510:	683b      	ldr	r3, [r7, #0]
 8011512:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011516:	d301      	bcc.n	801151c <pbuf_remove_header+0x30>
    return 1;
 8011518:	2301      	movs	r3, #1
 801151a:	e02c      	b.n	8011576 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 801151c:	683b      	ldr	r3, [r7, #0]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d101      	bne.n	8011526 <pbuf_remove_header+0x3a>
    return 0;
 8011522:	2300      	movs	r3, #0
 8011524:	e027      	b.n	8011576 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8011526:	683b      	ldr	r3, [r7, #0]
 8011528:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	895b      	ldrh	r3, [r3, #10]
 801152e:	89fa      	ldrh	r2, [r7, #14]
 8011530:	429a      	cmp	r2, r3
 8011532:	d908      	bls.n	8011546 <pbuf_remove_header+0x5a>
 8011534:	4b12      	ldr	r3, [pc, #72]	; (8011580 <pbuf_remove_header+0x94>)
 8011536:	f240 2255 	movw	r2, #597	; 0x255
 801153a:	4914      	ldr	r1, [pc, #80]	; (801158c <pbuf_remove_header+0xa0>)
 801153c:	4812      	ldr	r0, [pc, #72]	; (8011588 <pbuf_remove_header+0x9c>)
 801153e:	f00a fbbd 	bl	801bcbc <iprintf>
 8011542:	2301      	movs	r3, #1
 8011544:	e017      	b.n	8011576 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	685b      	ldr	r3, [r3, #4]
 801154a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	685a      	ldr	r2, [r3, #4]
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	441a      	add	r2, r3
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	895a      	ldrh	r2, [r3, #10]
 801155c:	89fb      	ldrh	r3, [r7, #14]
 801155e:	1ad3      	subs	r3, r2, r3
 8011560:	b29a      	uxth	r2, r3
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	891a      	ldrh	r2, [r3, #8]
 801156a:	89fb      	ldrh	r3, [r7, #14]
 801156c:	1ad3      	subs	r3, r2, r3
 801156e:	b29a      	uxth	r2, r3
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8011574:	2300      	movs	r3, #0
}
 8011576:	4618      	mov	r0, r3
 8011578:	3710      	adds	r7, #16
 801157a:	46bd      	mov	sp, r7
 801157c:	bd80      	pop	{r7, pc}
 801157e:	bf00      	nop
 8011580:	0801f728 	.word	0x0801f728
 8011584:	0801f88c 	.word	0x0801f88c
 8011588:	0801f788 	.word	0x0801f788
 801158c:	0801f898 	.word	0x0801f898

08011590 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b082      	sub	sp, #8
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
 8011598:	460b      	mov	r3, r1
 801159a:	807b      	strh	r3, [r7, #2]
 801159c:	4613      	mov	r3, r2
 801159e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80115a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	da08      	bge.n	80115ba <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80115a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80115ac:	425b      	negs	r3, r3
 80115ae:	4619      	mov	r1, r3
 80115b0:	6878      	ldr	r0, [r7, #4]
 80115b2:	f7ff ff9b 	bl	80114ec <pbuf_remove_header>
 80115b6:	4603      	mov	r3, r0
 80115b8:	e007      	b.n	80115ca <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80115ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80115be:	787a      	ldrb	r2, [r7, #1]
 80115c0:	4619      	mov	r1, r3
 80115c2:	6878      	ldr	r0, [r7, #4]
 80115c4:	f7ff ff1a 	bl	80113fc <pbuf_add_header_impl>
 80115c8:	4603      	mov	r3, r0
  }
}
 80115ca:	4618      	mov	r0, r3
 80115cc:	3708      	adds	r7, #8
 80115ce:	46bd      	mov	sp, r7
 80115d0:	bd80      	pop	{r7, pc}

080115d2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80115d2:	b580      	push	{r7, lr}
 80115d4:	b082      	sub	sp, #8
 80115d6:	af00      	add	r7, sp, #0
 80115d8:	6078      	str	r0, [r7, #4]
 80115da:	460b      	mov	r3, r1
 80115dc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80115de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80115e2:	2201      	movs	r2, #1
 80115e4:	4619      	mov	r1, r3
 80115e6:	6878      	ldr	r0, [r7, #4]
 80115e8:	f7ff ffd2 	bl	8011590 <pbuf_header_impl>
 80115ec:	4603      	mov	r3, r0
}
 80115ee:	4618      	mov	r0, r3
 80115f0:	3708      	adds	r7, #8
 80115f2:	46bd      	mov	sp, r7
 80115f4:	bd80      	pop	{r7, pc}

080115f6 <pbuf_free_header>:
 *                   takes an u16_t not s16_t!
 * @return the new head pbuf
 */
struct pbuf *
pbuf_free_header(struct pbuf *q, u16_t size)
{
 80115f6:	b580      	push	{r7, lr}
 80115f8:	b086      	sub	sp, #24
 80115fa:	af00      	add	r7, sp, #0
 80115fc:	6078      	str	r0, [r7, #4]
 80115fe:	460b      	mov	r3, r1
 8011600:	807b      	strh	r3, [r7, #2]
  struct pbuf *p = q;
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	617b      	str	r3, [r7, #20]
  u16_t free_left = size;
 8011606:	887b      	ldrh	r3, [r7, #2]
 8011608:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 801160a:	e01c      	b.n	8011646 <pbuf_free_header+0x50>
    if (free_left >= p->len) {
 801160c:	697b      	ldr	r3, [r7, #20]
 801160e:	895b      	ldrh	r3, [r3, #10]
 8011610:	8a7a      	ldrh	r2, [r7, #18]
 8011612:	429a      	cmp	r2, r3
 8011614:	d310      	bcc.n	8011638 <pbuf_free_header+0x42>
      struct pbuf *f = p;
 8011616:	697b      	ldr	r3, [r7, #20]
 8011618:	60fb      	str	r3, [r7, #12]
      free_left = (u16_t)(free_left - p->len);
 801161a:	697b      	ldr	r3, [r7, #20]
 801161c:	895b      	ldrh	r3, [r3, #10]
 801161e:	8a7a      	ldrh	r2, [r7, #18]
 8011620:	1ad3      	subs	r3, r2, r3
 8011622:	827b      	strh	r3, [r7, #18]
      p = p->next;
 8011624:	697b      	ldr	r3, [r7, #20]
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	617b      	str	r3, [r7, #20]
      f->next = 0;
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	2200      	movs	r2, #0
 801162e:	601a      	str	r2, [r3, #0]
      pbuf_free(f);
 8011630:	68f8      	ldr	r0, [r7, #12]
 8011632:	f000 f813 	bl	801165c <pbuf_free>
 8011636:	e006      	b.n	8011646 <pbuf_free_header+0x50>
    } else {
      pbuf_remove_header(p, free_left);
 8011638:	8a7b      	ldrh	r3, [r7, #18]
 801163a:	4619      	mov	r1, r3
 801163c:	6978      	ldr	r0, [r7, #20]
 801163e:	f7ff ff55 	bl	80114ec <pbuf_remove_header>
      free_left = 0;
 8011642:	2300      	movs	r3, #0
 8011644:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 8011646:	8a7b      	ldrh	r3, [r7, #18]
 8011648:	2b00      	cmp	r3, #0
 801164a:	d002      	beq.n	8011652 <pbuf_free_header+0x5c>
 801164c:	697b      	ldr	r3, [r7, #20]
 801164e:	2b00      	cmp	r3, #0
 8011650:	d1dc      	bne.n	801160c <pbuf_free_header+0x16>
    }
  }
  return p;
 8011652:	697b      	ldr	r3, [r7, #20]
}
 8011654:	4618      	mov	r0, r3
 8011656:	3718      	adds	r7, #24
 8011658:	46bd      	mov	sp, r7
 801165a:	bd80      	pop	{r7, pc}

0801165c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801165c:	b580      	push	{r7, lr}
 801165e:	b088      	sub	sp, #32
 8011660:	af00      	add	r7, sp, #0
 8011662:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d10b      	bne.n	8011682 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d106      	bne.n	801167e <pbuf_free+0x22>
 8011670:	4b3b      	ldr	r3, [pc, #236]	; (8011760 <pbuf_free+0x104>)
 8011672:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8011676:	493b      	ldr	r1, [pc, #236]	; (8011764 <pbuf_free+0x108>)
 8011678:	483b      	ldr	r0, [pc, #236]	; (8011768 <pbuf_free+0x10c>)
 801167a:	f00a fb1f 	bl	801bcbc <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801167e:	2300      	movs	r3, #0
 8011680:	e069      	b.n	8011756 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8011682:	2300      	movs	r3, #0
 8011684:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8011686:	e062      	b.n	801174e <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8011688:	f009 fe70 	bl	801b36c <sys_arch_protect>
 801168c:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	7b9b      	ldrb	r3, [r3, #14]
 8011692:	2b00      	cmp	r3, #0
 8011694:	d106      	bne.n	80116a4 <pbuf_free+0x48>
 8011696:	4b32      	ldr	r3, [pc, #200]	; (8011760 <pbuf_free+0x104>)
 8011698:	f240 22f1 	movw	r2, #753	; 0x2f1
 801169c:	4933      	ldr	r1, [pc, #204]	; (801176c <pbuf_free+0x110>)
 801169e:	4832      	ldr	r0, [pc, #200]	; (8011768 <pbuf_free+0x10c>)
 80116a0:	f00a fb0c 	bl	801bcbc <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	7b9b      	ldrb	r3, [r3, #14]
 80116a8:	3b01      	subs	r3, #1
 80116aa:	b2da      	uxtb	r2, r3
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	739a      	strb	r2, [r3, #14]
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	7b9b      	ldrb	r3, [r3, #14]
 80116b4:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80116b6:	69b8      	ldr	r0, [r7, #24]
 80116b8:	f009 fe66 	bl	801b388 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80116bc:	7dfb      	ldrb	r3, [r7, #23]
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d143      	bne.n	801174a <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	7b1b      	ldrb	r3, [r3, #12]
 80116cc:	f003 030f 	and.w	r3, r3, #15
 80116d0:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	7b5b      	ldrb	r3, [r3, #13]
 80116d6:	f003 0302 	and.w	r3, r3, #2
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d011      	beq.n	8011702 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80116e2:	68bb      	ldr	r3, [r7, #8]
 80116e4:	691b      	ldr	r3, [r3, #16]
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d106      	bne.n	80116f8 <pbuf_free+0x9c>
 80116ea:	4b1d      	ldr	r3, [pc, #116]	; (8011760 <pbuf_free+0x104>)
 80116ec:	f240 22ff 	movw	r2, #767	; 0x2ff
 80116f0:	491f      	ldr	r1, [pc, #124]	; (8011770 <pbuf_free+0x114>)
 80116f2:	481d      	ldr	r0, [pc, #116]	; (8011768 <pbuf_free+0x10c>)
 80116f4:	f00a fae2 	bl	801bcbc <iprintf>
        pc->custom_free_function(p);
 80116f8:	68bb      	ldr	r3, [r7, #8]
 80116fa:	691b      	ldr	r3, [r3, #16]
 80116fc:	6878      	ldr	r0, [r7, #4]
 80116fe:	4798      	blx	r3
 8011700:	e01d      	b.n	801173e <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8011702:	7bfb      	ldrb	r3, [r7, #15]
 8011704:	2b02      	cmp	r3, #2
 8011706:	d104      	bne.n	8011712 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8011708:	6879      	ldr	r1, [r7, #4]
 801170a:	200c      	movs	r0, #12
 801170c:	f7ff f8d0 	bl	80108b0 <memp_free>
 8011710:	e015      	b.n	801173e <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8011712:	7bfb      	ldrb	r3, [r7, #15]
 8011714:	2b01      	cmp	r3, #1
 8011716:	d104      	bne.n	8011722 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8011718:	6879      	ldr	r1, [r7, #4]
 801171a:	200b      	movs	r0, #11
 801171c:	f7ff f8c8 	bl	80108b0 <memp_free>
 8011720:	e00d      	b.n	801173e <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8011722:	7bfb      	ldrb	r3, [r7, #15]
 8011724:	2b00      	cmp	r3, #0
 8011726:	d103      	bne.n	8011730 <pbuf_free+0xd4>
          mem_free(p);
 8011728:	6878      	ldr	r0, [r7, #4]
 801172a:	f7fe fd53 	bl	80101d4 <mem_free>
 801172e:	e006      	b.n	801173e <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8011730:	4b0b      	ldr	r3, [pc, #44]	; (8011760 <pbuf_free+0x104>)
 8011732:	f240 320f 	movw	r2, #783	; 0x30f
 8011736:	490f      	ldr	r1, [pc, #60]	; (8011774 <pbuf_free+0x118>)
 8011738:	480b      	ldr	r0, [pc, #44]	; (8011768 <pbuf_free+0x10c>)
 801173a:	f00a fabf 	bl	801bcbc <iprintf>
        }
      }
      count++;
 801173e:	7ffb      	ldrb	r3, [r7, #31]
 8011740:	3301      	adds	r3, #1
 8011742:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8011744:	693b      	ldr	r3, [r7, #16]
 8011746:	607b      	str	r3, [r7, #4]
 8011748:	e001      	b.n	801174e <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801174a:	2300      	movs	r3, #0
 801174c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	2b00      	cmp	r3, #0
 8011752:	d199      	bne.n	8011688 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8011754:	7ffb      	ldrb	r3, [r7, #31]
}
 8011756:	4618      	mov	r0, r3
 8011758:	3720      	adds	r7, #32
 801175a:	46bd      	mov	sp, r7
 801175c:	bd80      	pop	{r7, pc}
 801175e:	bf00      	nop
 8011760:	0801f728 	.word	0x0801f728
 8011764:	0801f88c 	.word	0x0801f88c
 8011768:	0801f788 	.word	0x0801f788
 801176c:	0801f8b8 	.word	0x0801f8b8
 8011770:	0801f8d0 	.word	0x0801f8d0
 8011774:	0801f8f4 	.word	0x0801f8f4

08011778 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8011778:	b480      	push	{r7}
 801177a:	b085      	sub	sp, #20
 801177c:	af00      	add	r7, sp, #0
 801177e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8011780:	2300      	movs	r3, #0
 8011782:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8011784:	e005      	b.n	8011792 <pbuf_clen+0x1a>
    ++len;
 8011786:	89fb      	ldrh	r3, [r7, #14]
 8011788:	3301      	adds	r3, #1
 801178a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	2b00      	cmp	r3, #0
 8011796:	d1f6      	bne.n	8011786 <pbuf_clen+0xe>
  }
  return len;
 8011798:	89fb      	ldrh	r3, [r7, #14]
}
 801179a:	4618      	mov	r0, r3
 801179c:	3714      	adds	r7, #20
 801179e:	46bd      	mov	sp, r7
 80117a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a4:	4770      	bx	lr
	...

080117a8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b084      	sub	sp, #16
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d016      	beq.n	80117e4 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80117b6:	f009 fdd9 	bl	801b36c <sys_arch_protect>
 80117ba:	60f8      	str	r0, [r7, #12]
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	7b9b      	ldrb	r3, [r3, #14]
 80117c0:	3301      	adds	r3, #1
 80117c2:	b2da      	uxtb	r2, r3
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	739a      	strb	r2, [r3, #14]
 80117c8:	68f8      	ldr	r0, [r7, #12]
 80117ca:	f009 fddd 	bl	801b388 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	7b9b      	ldrb	r3, [r3, #14]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d106      	bne.n	80117e4 <pbuf_ref+0x3c>
 80117d6:	4b05      	ldr	r3, [pc, #20]	; (80117ec <pbuf_ref+0x44>)
 80117d8:	f240 3242 	movw	r2, #834	; 0x342
 80117dc:	4904      	ldr	r1, [pc, #16]	; (80117f0 <pbuf_ref+0x48>)
 80117de:	4805      	ldr	r0, [pc, #20]	; (80117f4 <pbuf_ref+0x4c>)
 80117e0:	f00a fa6c 	bl	801bcbc <iprintf>
  }
}
 80117e4:	bf00      	nop
 80117e6:	3710      	adds	r7, #16
 80117e8:	46bd      	mov	sp, r7
 80117ea:	bd80      	pop	{r7, pc}
 80117ec:	0801f728 	.word	0x0801f728
 80117f0:	0801f908 	.word	0x0801f908
 80117f4:	0801f788 	.word	0x0801f788

080117f8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80117f8:	b580      	push	{r7, lr}
 80117fa:	b084      	sub	sp, #16
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	6078      	str	r0, [r7, #4]
 8011800:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	2b00      	cmp	r3, #0
 8011806:	d002      	beq.n	801180e <pbuf_cat+0x16>
 8011808:	683b      	ldr	r3, [r7, #0]
 801180a:	2b00      	cmp	r3, #0
 801180c:	d107      	bne.n	801181e <pbuf_cat+0x26>
 801180e:	4b20      	ldr	r3, [pc, #128]	; (8011890 <pbuf_cat+0x98>)
 8011810:	f240 3259 	movw	r2, #857	; 0x359
 8011814:	491f      	ldr	r1, [pc, #124]	; (8011894 <pbuf_cat+0x9c>)
 8011816:	4820      	ldr	r0, [pc, #128]	; (8011898 <pbuf_cat+0xa0>)
 8011818:	f00a fa50 	bl	801bcbc <iprintf>
 801181c:	e034      	b.n	8011888 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	60fb      	str	r3, [r7, #12]
 8011822:	e00a      	b.n	801183a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	891a      	ldrh	r2, [r3, #8]
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	891b      	ldrh	r3, [r3, #8]
 801182c:	4413      	add	r3, r2
 801182e:	b29a      	uxth	r2, r3
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	60fb      	str	r3, [r7, #12]
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	2b00      	cmp	r3, #0
 8011840:	d1f0      	bne.n	8011824 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	891a      	ldrh	r2, [r3, #8]
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	895b      	ldrh	r3, [r3, #10]
 801184a:	429a      	cmp	r2, r3
 801184c:	d006      	beq.n	801185c <pbuf_cat+0x64>
 801184e:	4b10      	ldr	r3, [pc, #64]	; (8011890 <pbuf_cat+0x98>)
 8011850:	f240 3262 	movw	r2, #866	; 0x362
 8011854:	4911      	ldr	r1, [pc, #68]	; (801189c <pbuf_cat+0xa4>)
 8011856:	4810      	ldr	r0, [pc, #64]	; (8011898 <pbuf_cat+0xa0>)
 8011858:	f00a fa30 	bl	801bcbc <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	2b00      	cmp	r3, #0
 8011862:	d006      	beq.n	8011872 <pbuf_cat+0x7a>
 8011864:	4b0a      	ldr	r3, [pc, #40]	; (8011890 <pbuf_cat+0x98>)
 8011866:	f240 3263 	movw	r2, #867	; 0x363
 801186a:	490d      	ldr	r1, [pc, #52]	; (80118a0 <pbuf_cat+0xa8>)
 801186c:	480a      	ldr	r0, [pc, #40]	; (8011898 <pbuf_cat+0xa0>)
 801186e:	f00a fa25 	bl	801bcbc <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	891a      	ldrh	r2, [r3, #8]
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	891b      	ldrh	r3, [r3, #8]
 801187a:	4413      	add	r3, r2
 801187c:	b29a      	uxth	r2, r3
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	683a      	ldr	r2, [r7, #0]
 8011886:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8011888:	3710      	adds	r7, #16
 801188a:	46bd      	mov	sp, r7
 801188c:	bd80      	pop	{r7, pc}
 801188e:	bf00      	nop
 8011890:	0801f728 	.word	0x0801f728
 8011894:	0801f91c 	.word	0x0801f91c
 8011898:	0801f788 	.word	0x0801f788
 801189c:	0801f954 	.word	0x0801f954
 80118a0:	0801f984 	.word	0x0801f984

080118a4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b082      	sub	sp, #8
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	6078      	str	r0, [r7, #4]
 80118ac:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80118ae:	6839      	ldr	r1, [r7, #0]
 80118b0:	6878      	ldr	r0, [r7, #4]
 80118b2:	f7ff ffa1 	bl	80117f8 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80118b6:	6838      	ldr	r0, [r7, #0]
 80118b8:	f7ff ff76 	bl	80117a8 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80118bc:	bf00      	nop
 80118be:	3708      	adds	r7, #8
 80118c0:	46bd      	mov	sp, r7
 80118c2:	bd80      	pop	{r7, pc}

080118c4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80118c4:	b580      	push	{r7, lr}
 80118c6:	b086      	sub	sp, #24
 80118c8:	af00      	add	r7, sp, #0
 80118ca:	6078      	str	r0, [r7, #4]
 80118cc:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80118ce:	2300      	movs	r3, #0
 80118d0:	617b      	str	r3, [r7, #20]
 80118d2:	2300      	movs	r3, #0
 80118d4:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d008      	beq.n	80118ee <pbuf_copy+0x2a>
 80118dc:	683b      	ldr	r3, [r7, #0]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d005      	beq.n	80118ee <pbuf_copy+0x2a>
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	891a      	ldrh	r2, [r3, #8]
 80118e6:	683b      	ldr	r3, [r7, #0]
 80118e8:	891b      	ldrh	r3, [r3, #8]
 80118ea:	429a      	cmp	r2, r3
 80118ec:	d209      	bcs.n	8011902 <pbuf_copy+0x3e>
 80118ee:	4b57      	ldr	r3, [pc, #348]	; (8011a4c <pbuf_copy+0x188>)
 80118f0:	f240 32c9 	movw	r2, #969	; 0x3c9
 80118f4:	4956      	ldr	r1, [pc, #344]	; (8011a50 <pbuf_copy+0x18c>)
 80118f6:	4857      	ldr	r0, [pc, #348]	; (8011a54 <pbuf_copy+0x190>)
 80118f8:	f00a f9e0 	bl	801bcbc <iprintf>
 80118fc:	f06f 030f 	mvn.w	r3, #15
 8011900:	e09f      	b.n	8011a42 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	895b      	ldrh	r3, [r3, #10]
 8011906:	461a      	mov	r2, r3
 8011908:	697b      	ldr	r3, [r7, #20]
 801190a:	1ad2      	subs	r2, r2, r3
 801190c:	683b      	ldr	r3, [r7, #0]
 801190e:	895b      	ldrh	r3, [r3, #10]
 8011910:	4619      	mov	r1, r3
 8011912:	693b      	ldr	r3, [r7, #16]
 8011914:	1acb      	subs	r3, r1, r3
 8011916:	429a      	cmp	r2, r3
 8011918:	d306      	bcc.n	8011928 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801191a:	683b      	ldr	r3, [r7, #0]
 801191c:	895b      	ldrh	r3, [r3, #10]
 801191e:	461a      	mov	r2, r3
 8011920:	693b      	ldr	r3, [r7, #16]
 8011922:	1ad3      	subs	r3, r2, r3
 8011924:	60fb      	str	r3, [r7, #12]
 8011926:	e005      	b.n	8011934 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	895b      	ldrh	r3, [r3, #10]
 801192c:	461a      	mov	r2, r3
 801192e:	697b      	ldr	r3, [r7, #20]
 8011930:	1ad3      	subs	r3, r2, r3
 8011932:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	685a      	ldr	r2, [r3, #4]
 8011938:	697b      	ldr	r3, [r7, #20]
 801193a:	18d0      	adds	r0, r2, r3
 801193c:	683b      	ldr	r3, [r7, #0]
 801193e:	685a      	ldr	r2, [r3, #4]
 8011940:	693b      	ldr	r3, [r7, #16]
 8011942:	4413      	add	r3, r2
 8011944:	68fa      	ldr	r2, [r7, #12]
 8011946:	4619      	mov	r1, r3
 8011948:	f009 fd60 	bl	801b40c <memcpy>
    offset_to += len;
 801194c:	697a      	ldr	r2, [r7, #20]
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	4413      	add	r3, r2
 8011952:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8011954:	693a      	ldr	r2, [r7, #16]
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	4413      	add	r3, r2
 801195a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	895b      	ldrh	r3, [r3, #10]
 8011960:	461a      	mov	r2, r3
 8011962:	697b      	ldr	r3, [r7, #20]
 8011964:	4293      	cmp	r3, r2
 8011966:	d906      	bls.n	8011976 <pbuf_copy+0xb2>
 8011968:	4b38      	ldr	r3, [pc, #224]	; (8011a4c <pbuf_copy+0x188>)
 801196a:	f240 32d9 	movw	r2, #985	; 0x3d9
 801196e:	493a      	ldr	r1, [pc, #232]	; (8011a58 <pbuf_copy+0x194>)
 8011970:	4838      	ldr	r0, [pc, #224]	; (8011a54 <pbuf_copy+0x190>)
 8011972:	f00a f9a3 	bl	801bcbc <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8011976:	683b      	ldr	r3, [r7, #0]
 8011978:	895b      	ldrh	r3, [r3, #10]
 801197a:	461a      	mov	r2, r3
 801197c:	693b      	ldr	r3, [r7, #16]
 801197e:	4293      	cmp	r3, r2
 8011980:	d906      	bls.n	8011990 <pbuf_copy+0xcc>
 8011982:	4b32      	ldr	r3, [pc, #200]	; (8011a4c <pbuf_copy+0x188>)
 8011984:	f240 32da 	movw	r2, #986	; 0x3da
 8011988:	4934      	ldr	r1, [pc, #208]	; (8011a5c <pbuf_copy+0x198>)
 801198a:	4832      	ldr	r0, [pc, #200]	; (8011a54 <pbuf_copy+0x190>)
 801198c:	f00a f996 	bl	801bcbc <iprintf>
    if (offset_from >= p_from->len) {
 8011990:	683b      	ldr	r3, [r7, #0]
 8011992:	895b      	ldrh	r3, [r3, #10]
 8011994:	461a      	mov	r2, r3
 8011996:	693b      	ldr	r3, [r7, #16]
 8011998:	4293      	cmp	r3, r2
 801199a:	d304      	bcc.n	80119a6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 801199c:	2300      	movs	r3, #0
 801199e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80119a0:	683b      	ldr	r3, [r7, #0]
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	895b      	ldrh	r3, [r3, #10]
 80119aa:	461a      	mov	r2, r3
 80119ac:	697b      	ldr	r3, [r7, #20]
 80119ae:	4293      	cmp	r3, r2
 80119b0:	d114      	bne.n	80119dc <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80119b2:	2300      	movs	r3, #0
 80119b4:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d10c      	bne.n	80119dc <pbuf_copy+0x118>
 80119c2:	683b      	ldr	r3, [r7, #0]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d009      	beq.n	80119dc <pbuf_copy+0x118>
 80119c8:	4b20      	ldr	r3, [pc, #128]	; (8011a4c <pbuf_copy+0x188>)
 80119ca:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80119ce:	4924      	ldr	r1, [pc, #144]	; (8011a60 <pbuf_copy+0x19c>)
 80119d0:	4820      	ldr	r0, [pc, #128]	; (8011a54 <pbuf_copy+0x190>)
 80119d2:	f00a f973 	bl	801bcbc <iprintf>
 80119d6:	f06f 030f 	mvn.w	r3, #15
 80119da:	e032      	b.n	8011a42 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80119dc:	683b      	ldr	r3, [r7, #0]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d013      	beq.n	8011a0a <pbuf_copy+0x146>
 80119e2:	683b      	ldr	r3, [r7, #0]
 80119e4:	895a      	ldrh	r2, [r3, #10]
 80119e6:	683b      	ldr	r3, [r7, #0]
 80119e8:	891b      	ldrh	r3, [r3, #8]
 80119ea:	429a      	cmp	r2, r3
 80119ec:	d10d      	bne.n	8011a0a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80119ee:	683b      	ldr	r3, [r7, #0]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d009      	beq.n	8011a0a <pbuf_copy+0x146>
 80119f6:	4b15      	ldr	r3, [pc, #84]	; (8011a4c <pbuf_copy+0x188>)
 80119f8:	f240 32e9 	movw	r2, #1001	; 0x3e9
 80119fc:	4919      	ldr	r1, [pc, #100]	; (8011a64 <pbuf_copy+0x1a0>)
 80119fe:	4815      	ldr	r0, [pc, #84]	; (8011a54 <pbuf_copy+0x190>)
 8011a00:	f00a f95c 	bl	801bcbc <iprintf>
 8011a04:	f06f 0305 	mvn.w	r3, #5
 8011a08:	e01b      	b.n	8011a42 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d013      	beq.n	8011a38 <pbuf_copy+0x174>
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	895a      	ldrh	r2, [r3, #10]
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	891b      	ldrh	r3, [r3, #8]
 8011a18:	429a      	cmp	r2, r3
 8011a1a:	d10d      	bne.n	8011a38 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d009      	beq.n	8011a38 <pbuf_copy+0x174>
 8011a24:	4b09      	ldr	r3, [pc, #36]	; (8011a4c <pbuf_copy+0x188>)
 8011a26:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8011a2a:	490e      	ldr	r1, [pc, #56]	; (8011a64 <pbuf_copy+0x1a0>)
 8011a2c:	4809      	ldr	r0, [pc, #36]	; (8011a54 <pbuf_copy+0x190>)
 8011a2e:	f00a f945 	bl	801bcbc <iprintf>
 8011a32:	f06f 0305 	mvn.w	r3, #5
 8011a36:	e004      	b.n	8011a42 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8011a38:	683b      	ldr	r3, [r7, #0]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	f47f af61 	bne.w	8011902 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8011a40:	2300      	movs	r3, #0
}
 8011a42:	4618      	mov	r0, r3
 8011a44:	3718      	adds	r7, #24
 8011a46:	46bd      	mov	sp, r7
 8011a48:	bd80      	pop	{r7, pc}
 8011a4a:	bf00      	nop
 8011a4c:	0801f728 	.word	0x0801f728
 8011a50:	0801f9d0 	.word	0x0801f9d0
 8011a54:	0801f788 	.word	0x0801f788
 8011a58:	0801fa00 	.word	0x0801fa00
 8011a5c:	0801fa18 	.word	0x0801fa18
 8011a60:	0801fa34 	.word	0x0801fa34
 8011a64:	0801fa44 	.word	0x0801fa44

08011a68 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b088      	sub	sp, #32
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	60f8      	str	r0, [r7, #12]
 8011a70:	60b9      	str	r1, [r7, #8]
 8011a72:	4611      	mov	r1, r2
 8011a74:	461a      	mov	r2, r3
 8011a76:	460b      	mov	r3, r1
 8011a78:	80fb      	strh	r3, [r7, #6]
 8011a7a:	4613      	mov	r3, r2
 8011a7c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8011a7e:	2300      	movs	r3, #0
 8011a80:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8011a82:	2300      	movs	r3, #0
 8011a84:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d108      	bne.n	8011a9e <pbuf_copy_partial+0x36>
 8011a8c:	4b2b      	ldr	r3, [pc, #172]	; (8011b3c <pbuf_copy_partial+0xd4>)
 8011a8e:	f240 420a 	movw	r2, #1034	; 0x40a
 8011a92:	492b      	ldr	r1, [pc, #172]	; (8011b40 <pbuf_copy_partial+0xd8>)
 8011a94:	482b      	ldr	r0, [pc, #172]	; (8011b44 <pbuf_copy_partial+0xdc>)
 8011a96:	f00a f911 	bl	801bcbc <iprintf>
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	e04a      	b.n	8011b34 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8011a9e:	68bb      	ldr	r3, [r7, #8]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d108      	bne.n	8011ab6 <pbuf_copy_partial+0x4e>
 8011aa4:	4b25      	ldr	r3, [pc, #148]	; (8011b3c <pbuf_copy_partial+0xd4>)
 8011aa6:	f240 420b 	movw	r2, #1035	; 0x40b
 8011aaa:	4927      	ldr	r1, [pc, #156]	; (8011b48 <pbuf_copy_partial+0xe0>)
 8011aac:	4825      	ldr	r0, [pc, #148]	; (8011b44 <pbuf_copy_partial+0xdc>)
 8011aae:	f00a f905 	bl	801bcbc <iprintf>
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	e03e      	b.n	8011b34 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	61fb      	str	r3, [r7, #28]
 8011aba:	e034      	b.n	8011b26 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8011abc:	88bb      	ldrh	r3, [r7, #4]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d00a      	beq.n	8011ad8 <pbuf_copy_partial+0x70>
 8011ac2:	69fb      	ldr	r3, [r7, #28]
 8011ac4:	895b      	ldrh	r3, [r3, #10]
 8011ac6:	88ba      	ldrh	r2, [r7, #4]
 8011ac8:	429a      	cmp	r2, r3
 8011aca:	d305      	bcc.n	8011ad8 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8011acc:	69fb      	ldr	r3, [r7, #28]
 8011ace:	895b      	ldrh	r3, [r3, #10]
 8011ad0:	88ba      	ldrh	r2, [r7, #4]
 8011ad2:	1ad3      	subs	r3, r2, r3
 8011ad4:	80bb      	strh	r3, [r7, #4]
 8011ad6:	e023      	b.n	8011b20 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8011ad8:	69fb      	ldr	r3, [r7, #28]
 8011ada:	895a      	ldrh	r2, [r3, #10]
 8011adc:	88bb      	ldrh	r3, [r7, #4]
 8011ade:	1ad3      	subs	r3, r2, r3
 8011ae0:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8011ae2:	8b3a      	ldrh	r2, [r7, #24]
 8011ae4:	88fb      	ldrh	r3, [r7, #6]
 8011ae6:	429a      	cmp	r2, r3
 8011ae8:	d901      	bls.n	8011aee <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8011aea:	88fb      	ldrh	r3, [r7, #6]
 8011aec:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8011aee:	8b7b      	ldrh	r3, [r7, #26]
 8011af0:	68ba      	ldr	r2, [r7, #8]
 8011af2:	18d0      	adds	r0, r2, r3
 8011af4:	69fb      	ldr	r3, [r7, #28]
 8011af6:	685a      	ldr	r2, [r3, #4]
 8011af8:	88bb      	ldrh	r3, [r7, #4]
 8011afa:	4413      	add	r3, r2
 8011afc:	8b3a      	ldrh	r2, [r7, #24]
 8011afe:	4619      	mov	r1, r3
 8011b00:	f009 fc84 	bl	801b40c <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8011b04:	8afa      	ldrh	r2, [r7, #22]
 8011b06:	8b3b      	ldrh	r3, [r7, #24]
 8011b08:	4413      	add	r3, r2
 8011b0a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8011b0c:	8b7a      	ldrh	r2, [r7, #26]
 8011b0e:	8b3b      	ldrh	r3, [r7, #24]
 8011b10:	4413      	add	r3, r2
 8011b12:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8011b14:	88fa      	ldrh	r2, [r7, #6]
 8011b16:	8b3b      	ldrh	r3, [r7, #24]
 8011b18:	1ad3      	subs	r3, r2, r3
 8011b1a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8011b1c:	2300      	movs	r3, #0
 8011b1e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8011b20:	69fb      	ldr	r3, [r7, #28]
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	61fb      	str	r3, [r7, #28]
 8011b26:	88fb      	ldrh	r3, [r7, #6]
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d002      	beq.n	8011b32 <pbuf_copy_partial+0xca>
 8011b2c:	69fb      	ldr	r3, [r7, #28]
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d1c4      	bne.n	8011abc <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8011b32:	8afb      	ldrh	r3, [r7, #22]
}
 8011b34:	4618      	mov	r0, r3
 8011b36:	3720      	adds	r7, #32
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	bd80      	pop	{r7, pc}
 8011b3c:	0801f728 	.word	0x0801f728
 8011b40:	0801fa70 	.word	0x0801fa70
 8011b44:	0801f788 	.word	0x0801f788
 8011b48:	0801fa90 	.word	0x0801fa90

08011b4c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b084      	sub	sp, #16
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	4603      	mov	r3, r0
 8011b54:	603a      	str	r2, [r7, #0]
 8011b56:	71fb      	strb	r3, [r7, #7]
 8011b58:	460b      	mov	r3, r1
 8011b5a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8011b5c:	683b      	ldr	r3, [r7, #0]
 8011b5e:	8919      	ldrh	r1, [r3, #8]
 8011b60:	88ba      	ldrh	r2, [r7, #4]
 8011b62:	79fb      	ldrb	r3, [r7, #7]
 8011b64:	4618      	mov	r0, r3
 8011b66:	f7ff fa63 	bl	8011030 <pbuf_alloc>
 8011b6a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d101      	bne.n	8011b76 <pbuf_clone+0x2a>
    return NULL;
 8011b72:	2300      	movs	r3, #0
 8011b74:	e011      	b.n	8011b9a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8011b76:	6839      	ldr	r1, [r7, #0]
 8011b78:	68f8      	ldr	r0, [r7, #12]
 8011b7a:	f7ff fea3 	bl	80118c4 <pbuf_copy>
 8011b7e:	4603      	mov	r3, r0
 8011b80:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8011b82:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d006      	beq.n	8011b98 <pbuf_clone+0x4c>
 8011b8a:	4b06      	ldr	r3, [pc, #24]	; (8011ba4 <pbuf_clone+0x58>)
 8011b8c:	f240 5224 	movw	r2, #1316	; 0x524
 8011b90:	4905      	ldr	r1, [pc, #20]	; (8011ba8 <pbuf_clone+0x5c>)
 8011b92:	4806      	ldr	r0, [pc, #24]	; (8011bac <pbuf_clone+0x60>)
 8011b94:	f00a f892 	bl	801bcbc <iprintf>
  return q;
 8011b98:	68fb      	ldr	r3, [r7, #12]
}
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	3710      	adds	r7, #16
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	0801f728 	.word	0x0801f728
 8011ba8:	0801fb9c 	.word	0x0801fb9c
 8011bac:	0801f788 	.word	0x0801f788

08011bb0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8011bb0:	b580      	push	{r7, lr}
 8011bb2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011bb4:	f00a f910 	bl	801bdd8 <rand>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	b29b      	uxth	r3, r3
 8011bbc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011bc0:	b29b      	uxth	r3, r3
 8011bc2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8011bc6:	b29a      	uxth	r2, r3
 8011bc8:	4b01      	ldr	r3, [pc, #4]	; (8011bd0 <tcp_init+0x20>)
 8011bca:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011bcc:	bf00      	nop
 8011bce:	bd80      	pop	{r7, pc}
 8011bd0:	20000010 	.word	0x20000010

08011bd4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	b082      	sub	sp, #8
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	7d1b      	ldrb	r3, [r3, #20]
 8011be0:	2b01      	cmp	r3, #1
 8011be2:	d105      	bne.n	8011bf0 <tcp_free+0x1c>
 8011be4:	4b06      	ldr	r3, [pc, #24]	; (8011c00 <tcp_free+0x2c>)
 8011be6:	22d4      	movs	r2, #212	; 0xd4
 8011be8:	4906      	ldr	r1, [pc, #24]	; (8011c04 <tcp_free+0x30>)
 8011bea:	4807      	ldr	r0, [pc, #28]	; (8011c08 <tcp_free+0x34>)
 8011bec:	f00a f866 	bl	801bcbc <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8011bf0:	6879      	ldr	r1, [r7, #4]
 8011bf2:	2001      	movs	r0, #1
 8011bf4:	f7fe fe5c 	bl	80108b0 <memp_free>
}
 8011bf8:	bf00      	nop
 8011bfa:	3708      	adds	r7, #8
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	bd80      	pop	{r7, pc}
 8011c00:	0801fc28 	.word	0x0801fc28
 8011c04:	0801fc58 	.word	0x0801fc58
 8011c08:	0801fc6c 	.word	0x0801fc6c

08011c0c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b082      	sub	sp, #8
 8011c10:	af00      	add	r7, sp, #0
 8011c12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	7d1b      	ldrb	r3, [r3, #20]
 8011c18:	2b01      	cmp	r3, #1
 8011c1a:	d105      	bne.n	8011c28 <tcp_free_listen+0x1c>
 8011c1c:	4b06      	ldr	r3, [pc, #24]	; (8011c38 <tcp_free_listen+0x2c>)
 8011c1e:	22df      	movs	r2, #223	; 0xdf
 8011c20:	4906      	ldr	r1, [pc, #24]	; (8011c3c <tcp_free_listen+0x30>)
 8011c22:	4807      	ldr	r0, [pc, #28]	; (8011c40 <tcp_free_listen+0x34>)
 8011c24:	f00a f84a 	bl	801bcbc <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8011c28:	6879      	ldr	r1, [r7, #4]
 8011c2a:	2002      	movs	r0, #2
 8011c2c:	f7fe fe40 	bl	80108b0 <memp_free>
}
 8011c30:	bf00      	nop
 8011c32:	3708      	adds	r7, #8
 8011c34:	46bd      	mov	sp, r7
 8011c36:	bd80      	pop	{r7, pc}
 8011c38:	0801fc28 	.word	0x0801fc28
 8011c3c:	0801fc94 	.word	0x0801fc94
 8011c40:	0801fc6c 	.word	0x0801fc6c

08011c44 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8011c44:	b580      	push	{r7, lr}
 8011c46:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8011c48:	f000 ffdc 	bl	8012c04 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8011c4c:	4b07      	ldr	r3, [pc, #28]	; (8011c6c <tcp_tmr+0x28>)
 8011c4e:	781b      	ldrb	r3, [r3, #0]
 8011c50:	3301      	adds	r3, #1
 8011c52:	b2da      	uxtb	r2, r3
 8011c54:	4b05      	ldr	r3, [pc, #20]	; (8011c6c <tcp_tmr+0x28>)
 8011c56:	701a      	strb	r2, [r3, #0]
 8011c58:	4b04      	ldr	r3, [pc, #16]	; (8011c6c <tcp_tmr+0x28>)
 8011c5a:	781b      	ldrb	r3, [r3, #0]
 8011c5c:	f003 0301 	and.w	r3, r3, #1
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	d001      	beq.n	8011c68 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8011c64:	f000 fc8e 	bl	8012584 <tcp_slowtmr>
  }
}
 8011c68:	bf00      	nop
 8011c6a:	bd80      	pop	{r7, pc}
 8011c6c:	200047f1 	.word	0x200047f1

08011c70 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b084      	sub	sp, #16
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	6078      	str	r0, [r7, #4]
 8011c78:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8011c7a:	683b      	ldr	r3, [r7, #0]
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d105      	bne.n	8011c8c <tcp_remove_listener+0x1c>
 8011c80:	4b0d      	ldr	r3, [pc, #52]	; (8011cb8 <tcp_remove_listener+0x48>)
 8011c82:	22ff      	movs	r2, #255	; 0xff
 8011c84:	490d      	ldr	r1, [pc, #52]	; (8011cbc <tcp_remove_listener+0x4c>)
 8011c86:	480e      	ldr	r0, [pc, #56]	; (8011cc0 <tcp_remove_listener+0x50>)
 8011c88:	f00a f818 	bl	801bcbc <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	60fb      	str	r3, [r7, #12]
 8011c90:	e00a      	b.n	8011ca8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011c96:	683a      	ldr	r2, [r7, #0]
 8011c98:	429a      	cmp	r2, r3
 8011c9a:	d102      	bne.n	8011ca2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	2200      	movs	r2, #0
 8011ca0:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	68db      	ldr	r3, [r3, #12]
 8011ca6:	60fb      	str	r3, [r7, #12]
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d1f1      	bne.n	8011c92 <tcp_remove_listener+0x22>
    }
  }
}
 8011cae:	bf00      	nop
 8011cb0:	bf00      	nop
 8011cb2:	3710      	adds	r7, #16
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	bd80      	pop	{r7, pc}
 8011cb8:	0801fc28 	.word	0x0801fc28
 8011cbc:	0801fcb0 	.word	0x0801fcb0
 8011cc0:	0801fc6c 	.word	0x0801fc6c

08011cc4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8011cc4:	b580      	push	{r7, lr}
 8011cc6:	b084      	sub	sp, #16
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d106      	bne.n	8011ce0 <tcp_listen_closed+0x1c>
 8011cd2:	4b14      	ldr	r3, [pc, #80]	; (8011d24 <tcp_listen_closed+0x60>)
 8011cd4:	f240 1211 	movw	r2, #273	; 0x111
 8011cd8:	4913      	ldr	r1, [pc, #76]	; (8011d28 <tcp_listen_closed+0x64>)
 8011cda:	4814      	ldr	r0, [pc, #80]	; (8011d2c <tcp_listen_closed+0x68>)
 8011cdc:	f009 ffee 	bl	801bcbc <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	7d1b      	ldrb	r3, [r3, #20]
 8011ce4:	2b01      	cmp	r3, #1
 8011ce6:	d006      	beq.n	8011cf6 <tcp_listen_closed+0x32>
 8011ce8:	4b0e      	ldr	r3, [pc, #56]	; (8011d24 <tcp_listen_closed+0x60>)
 8011cea:	f44f 7289 	mov.w	r2, #274	; 0x112
 8011cee:	4910      	ldr	r1, [pc, #64]	; (8011d30 <tcp_listen_closed+0x6c>)
 8011cf0:	480e      	ldr	r0, [pc, #56]	; (8011d2c <tcp_listen_closed+0x68>)
 8011cf2:	f009 ffe3 	bl	801bcbc <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011cf6:	2301      	movs	r3, #1
 8011cf8:	60fb      	str	r3, [r7, #12]
 8011cfa:	e00b      	b.n	8011d14 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8011cfc:	4a0d      	ldr	r2, [pc, #52]	; (8011d34 <tcp_listen_closed+0x70>)
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	6879      	ldr	r1, [r7, #4]
 8011d08:	4618      	mov	r0, r3
 8011d0a:	f7ff ffb1 	bl	8011c70 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	3301      	adds	r3, #1
 8011d12:	60fb      	str	r3, [r7, #12]
 8011d14:	68fb      	ldr	r3, [r7, #12]
 8011d16:	2b03      	cmp	r3, #3
 8011d18:	d9f0      	bls.n	8011cfc <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8011d1a:	bf00      	nop
 8011d1c:	bf00      	nop
 8011d1e:	3710      	adds	r7, #16
 8011d20:	46bd      	mov	sp, r7
 8011d22:	bd80      	pop	{r7, pc}
 8011d24:	0801fc28 	.word	0x0801fc28
 8011d28:	0801fcd8 	.word	0x0801fcd8
 8011d2c:	0801fc6c 	.word	0x0801fc6c
 8011d30:	0801fce4 	.word	0x0801fce4
 8011d34:	08021cfc 	.word	0x08021cfc

08011d38 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8011d38:	b5b0      	push	{r4, r5, r7, lr}
 8011d3a:	b088      	sub	sp, #32
 8011d3c:	af04      	add	r7, sp, #16
 8011d3e:	6078      	str	r0, [r7, #4]
 8011d40:	460b      	mov	r3, r1
 8011d42:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d106      	bne.n	8011d58 <tcp_close_shutdown+0x20>
 8011d4a:	4b63      	ldr	r3, [pc, #396]	; (8011ed8 <tcp_close_shutdown+0x1a0>)
 8011d4c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8011d50:	4962      	ldr	r1, [pc, #392]	; (8011edc <tcp_close_shutdown+0x1a4>)
 8011d52:	4863      	ldr	r0, [pc, #396]	; (8011ee0 <tcp_close_shutdown+0x1a8>)
 8011d54:	f009 ffb2 	bl	801bcbc <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8011d58:	78fb      	ldrb	r3, [r7, #3]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d066      	beq.n	8011e2c <tcp_close_shutdown+0xf4>
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	7d1b      	ldrb	r3, [r3, #20]
 8011d62:	2b04      	cmp	r3, #4
 8011d64:	d003      	beq.n	8011d6e <tcp_close_shutdown+0x36>
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	7d1b      	ldrb	r3, [r3, #20]
 8011d6a:	2b07      	cmp	r3, #7
 8011d6c:	d15e      	bne.n	8011e2c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d104      	bne.n	8011d80 <tcp_close_shutdown+0x48>
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011d7a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011d7e:	d055      	beq.n	8011e2c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	8b5b      	ldrh	r3, [r3, #26]
 8011d84:	f003 0310 	and.w	r3, r3, #16
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d106      	bne.n	8011d9a <tcp_close_shutdown+0x62>
 8011d8c:	4b52      	ldr	r3, [pc, #328]	; (8011ed8 <tcp_close_shutdown+0x1a0>)
 8011d8e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8011d92:	4954      	ldr	r1, [pc, #336]	; (8011ee4 <tcp_close_shutdown+0x1ac>)
 8011d94:	4852      	ldr	r0, [pc, #328]	; (8011ee0 <tcp_close_shutdown+0x1a8>)
 8011d96:	f009 ff91 	bl	801bcbc <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011da2:	687d      	ldr	r5, [r7, #4]
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	3304      	adds	r3, #4
 8011da8:	687a      	ldr	r2, [r7, #4]
 8011daa:	8ad2      	ldrh	r2, [r2, #22]
 8011dac:	6879      	ldr	r1, [r7, #4]
 8011dae:	8b09      	ldrh	r1, [r1, #24]
 8011db0:	9102      	str	r1, [sp, #8]
 8011db2:	9201      	str	r2, [sp, #4]
 8011db4:	9300      	str	r3, [sp, #0]
 8011db6:	462b      	mov	r3, r5
 8011db8:	4622      	mov	r2, r4
 8011dba:	4601      	mov	r1, r0
 8011dbc:	6878      	ldr	r0, [r7, #4]
 8011dbe:	f005 fced 	bl	801779c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8011dc2:	6878      	ldr	r0, [r7, #4]
 8011dc4:	f001 face 	bl	8013364 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011dc8:	4b47      	ldr	r3, [pc, #284]	; (8011ee8 <tcp_close_shutdown+0x1b0>)
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	687a      	ldr	r2, [r7, #4]
 8011dce:	429a      	cmp	r2, r3
 8011dd0:	d105      	bne.n	8011dde <tcp_close_shutdown+0xa6>
 8011dd2:	4b45      	ldr	r3, [pc, #276]	; (8011ee8 <tcp_close_shutdown+0x1b0>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	68db      	ldr	r3, [r3, #12]
 8011dd8:	4a43      	ldr	r2, [pc, #268]	; (8011ee8 <tcp_close_shutdown+0x1b0>)
 8011dda:	6013      	str	r3, [r2, #0]
 8011ddc:	e013      	b.n	8011e06 <tcp_close_shutdown+0xce>
 8011dde:	4b42      	ldr	r3, [pc, #264]	; (8011ee8 <tcp_close_shutdown+0x1b0>)
 8011de0:	681b      	ldr	r3, [r3, #0]
 8011de2:	60fb      	str	r3, [r7, #12]
 8011de4:	e00c      	b.n	8011e00 <tcp_close_shutdown+0xc8>
 8011de6:	68fb      	ldr	r3, [r7, #12]
 8011de8:	68db      	ldr	r3, [r3, #12]
 8011dea:	687a      	ldr	r2, [r7, #4]
 8011dec:	429a      	cmp	r2, r3
 8011dee:	d104      	bne.n	8011dfa <tcp_close_shutdown+0xc2>
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	68da      	ldr	r2, [r3, #12]
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	60da      	str	r2, [r3, #12]
 8011df8:	e005      	b.n	8011e06 <tcp_close_shutdown+0xce>
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	68db      	ldr	r3, [r3, #12]
 8011dfe:	60fb      	str	r3, [r7, #12]
 8011e00:	68fb      	ldr	r3, [r7, #12]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d1ef      	bne.n	8011de6 <tcp_close_shutdown+0xae>
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	2200      	movs	r2, #0
 8011e0a:	60da      	str	r2, [r3, #12]
 8011e0c:	4b37      	ldr	r3, [pc, #220]	; (8011eec <tcp_close_shutdown+0x1b4>)
 8011e0e:	2201      	movs	r2, #1
 8011e10:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8011e12:	4b37      	ldr	r3, [pc, #220]	; (8011ef0 <tcp_close_shutdown+0x1b8>)
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	687a      	ldr	r2, [r7, #4]
 8011e18:	429a      	cmp	r2, r3
 8011e1a:	d102      	bne.n	8011e22 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8011e1c:	f003 ff62 	bl	8015ce4 <tcp_trigger_input_pcb_close>
 8011e20:	e002      	b.n	8011e28 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8011e22:	6878      	ldr	r0, [r7, #4]
 8011e24:	f7ff fed6 	bl	8011bd4 <tcp_free>
      }
      return ERR_OK;
 8011e28:	2300      	movs	r3, #0
 8011e2a:	e050      	b.n	8011ece <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	7d1b      	ldrb	r3, [r3, #20]
 8011e30:	2b02      	cmp	r3, #2
 8011e32:	d03b      	beq.n	8011eac <tcp_close_shutdown+0x174>
 8011e34:	2b02      	cmp	r3, #2
 8011e36:	dc44      	bgt.n	8011ec2 <tcp_close_shutdown+0x18a>
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d002      	beq.n	8011e42 <tcp_close_shutdown+0x10a>
 8011e3c:	2b01      	cmp	r3, #1
 8011e3e:	d02a      	beq.n	8011e96 <tcp_close_shutdown+0x15e>
 8011e40:	e03f      	b.n	8011ec2 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	8adb      	ldrh	r3, [r3, #22]
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d021      	beq.n	8011e8e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011e4a:	4b2a      	ldr	r3, [pc, #168]	; (8011ef4 <tcp_close_shutdown+0x1bc>)
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	687a      	ldr	r2, [r7, #4]
 8011e50:	429a      	cmp	r2, r3
 8011e52:	d105      	bne.n	8011e60 <tcp_close_shutdown+0x128>
 8011e54:	4b27      	ldr	r3, [pc, #156]	; (8011ef4 <tcp_close_shutdown+0x1bc>)
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	68db      	ldr	r3, [r3, #12]
 8011e5a:	4a26      	ldr	r2, [pc, #152]	; (8011ef4 <tcp_close_shutdown+0x1bc>)
 8011e5c:	6013      	str	r3, [r2, #0]
 8011e5e:	e013      	b.n	8011e88 <tcp_close_shutdown+0x150>
 8011e60:	4b24      	ldr	r3, [pc, #144]	; (8011ef4 <tcp_close_shutdown+0x1bc>)
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	60bb      	str	r3, [r7, #8]
 8011e66:	e00c      	b.n	8011e82 <tcp_close_shutdown+0x14a>
 8011e68:	68bb      	ldr	r3, [r7, #8]
 8011e6a:	68db      	ldr	r3, [r3, #12]
 8011e6c:	687a      	ldr	r2, [r7, #4]
 8011e6e:	429a      	cmp	r2, r3
 8011e70:	d104      	bne.n	8011e7c <tcp_close_shutdown+0x144>
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	68da      	ldr	r2, [r3, #12]
 8011e76:	68bb      	ldr	r3, [r7, #8]
 8011e78:	60da      	str	r2, [r3, #12]
 8011e7a:	e005      	b.n	8011e88 <tcp_close_shutdown+0x150>
 8011e7c:	68bb      	ldr	r3, [r7, #8]
 8011e7e:	68db      	ldr	r3, [r3, #12]
 8011e80:	60bb      	str	r3, [r7, #8]
 8011e82:	68bb      	ldr	r3, [r7, #8]
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d1ef      	bne.n	8011e68 <tcp_close_shutdown+0x130>
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	2200      	movs	r2, #0
 8011e8c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011e8e:	6878      	ldr	r0, [r7, #4]
 8011e90:	f7ff fea0 	bl	8011bd4 <tcp_free>
      break;
 8011e94:	e01a      	b.n	8011ecc <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8011e96:	6878      	ldr	r0, [r7, #4]
 8011e98:	f7ff ff14 	bl	8011cc4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011e9c:	6879      	ldr	r1, [r7, #4]
 8011e9e:	4816      	ldr	r0, [pc, #88]	; (8011ef8 <tcp_close_shutdown+0x1c0>)
 8011ea0:	f001 fab0 	bl	8013404 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8011ea4:	6878      	ldr	r0, [r7, #4]
 8011ea6:	f7ff feb1 	bl	8011c0c <tcp_free_listen>
      break;
 8011eaa:	e00f      	b.n	8011ecc <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011eac:	6879      	ldr	r1, [r7, #4]
 8011eae:	480e      	ldr	r0, [pc, #56]	; (8011ee8 <tcp_close_shutdown+0x1b0>)
 8011eb0:	f001 faa8 	bl	8013404 <tcp_pcb_remove>
 8011eb4:	4b0d      	ldr	r3, [pc, #52]	; (8011eec <tcp_close_shutdown+0x1b4>)
 8011eb6:	2201      	movs	r2, #1
 8011eb8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011eba:	6878      	ldr	r0, [r7, #4]
 8011ebc:	f7ff fe8a 	bl	8011bd4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011ec0:	e004      	b.n	8011ecc <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8011ec2:	6878      	ldr	r0, [r7, #4]
 8011ec4:	f000 f81a 	bl	8011efc <tcp_close_shutdown_fin>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	e000      	b.n	8011ece <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8011ecc:	2300      	movs	r3, #0
}
 8011ece:	4618      	mov	r0, r3
 8011ed0:	3710      	adds	r7, #16
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	bdb0      	pop	{r4, r5, r7, pc}
 8011ed6:	bf00      	nop
 8011ed8:	0801fc28 	.word	0x0801fc28
 8011edc:	0801fcfc 	.word	0x0801fcfc
 8011ee0:	0801fc6c 	.word	0x0801fc6c
 8011ee4:	0801fd1c 	.word	0x0801fd1c
 8011ee8:	2000d7bc 	.word	0x2000d7bc
 8011eec:	2000d7b8 	.word	0x2000d7b8
 8011ef0:	2000d7d0 	.word	0x2000d7d0
 8011ef4:	2000d7c8 	.word	0x2000d7c8
 8011ef8:	2000d7c4 	.word	0x2000d7c4

08011efc <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8011efc:	b580      	push	{r7, lr}
 8011efe:	b084      	sub	sp, #16
 8011f00:	af00      	add	r7, sp, #0
 8011f02:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d106      	bne.n	8011f18 <tcp_close_shutdown_fin+0x1c>
 8011f0a:	4b2e      	ldr	r3, [pc, #184]	; (8011fc4 <tcp_close_shutdown_fin+0xc8>)
 8011f0c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8011f10:	492d      	ldr	r1, [pc, #180]	; (8011fc8 <tcp_close_shutdown_fin+0xcc>)
 8011f12:	482e      	ldr	r0, [pc, #184]	; (8011fcc <tcp_close_shutdown_fin+0xd0>)
 8011f14:	f009 fed2 	bl	801bcbc <iprintf>

  switch (pcb->state) {
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	7d1b      	ldrb	r3, [r3, #20]
 8011f1c:	2b07      	cmp	r3, #7
 8011f1e:	d020      	beq.n	8011f62 <tcp_close_shutdown_fin+0x66>
 8011f20:	2b07      	cmp	r3, #7
 8011f22:	dc2b      	bgt.n	8011f7c <tcp_close_shutdown_fin+0x80>
 8011f24:	2b03      	cmp	r3, #3
 8011f26:	d002      	beq.n	8011f2e <tcp_close_shutdown_fin+0x32>
 8011f28:	2b04      	cmp	r3, #4
 8011f2a:	d00d      	beq.n	8011f48 <tcp_close_shutdown_fin+0x4c>
 8011f2c:	e026      	b.n	8011f7c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8011f2e:	6878      	ldr	r0, [r7, #4]
 8011f30:	f004 fd42 	bl	80169b8 <tcp_send_fin>
 8011f34:	4603      	mov	r3, r0
 8011f36:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011f38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d11f      	bne.n	8011f80 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	2205      	movs	r2, #5
 8011f44:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011f46:	e01b      	b.n	8011f80 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8011f48:	6878      	ldr	r0, [r7, #4]
 8011f4a:	f004 fd35 	bl	80169b8 <tcp_send_fin>
 8011f4e:	4603      	mov	r3, r0
 8011f50:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d114      	bne.n	8011f84 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	2205      	movs	r2, #5
 8011f5e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011f60:	e010      	b.n	8011f84 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8011f62:	6878      	ldr	r0, [r7, #4]
 8011f64:	f004 fd28 	bl	80169b8 <tcp_send_fin>
 8011f68:	4603      	mov	r3, r0
 8011f6a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d109      	bne.n	8011f88 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	2209      	movs	r2, #9
 8011f78:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011f7a:	e005      	b.n	8011f88 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	e01c      	b.n	8011fba <tcp_close_shutdown_fin+0xbe>
      break;
 8011f80:	bf00      	nop
 8011f82:	e002      	b.n	8011f8a <tcp_close_shutdown_fin+0x8e>
      break;
 8011f84:	bf00      	nop
 8011f86:	e000      	b.n	8011f8a <tcp_close_shutdown_fin+0x8e>
      break;
 8011f88:	bf00      	nop
  }

  if (err == ERR_OK) {
 8011f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d103      	bne.n	8011f9a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011f92:	6878      	ldr	r0, [r7, #4]
 8011f94:	f004 fe4e 	bl	8016c34 <tcp_output>
 8011f98:	e00d      	b.n	8011fb6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8011f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fa2:	d108      	bne.n	8011fb6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	8b5b      	ldrh	r3, [r3, #26]
 8011fa8:	f043 0308 	orr.w	r3, r3, #8
 8011fac:	b29a      	uxth	r2, r3
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011fb2:	2300      	movs	r3, #0
 8011fb4:	e001      	b.n	8011fba <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8011fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011fba:	4618      	mov	r0, r3
 8011fbc:	3710      	adds	r7, #16
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	bd80      	pop	{r7, pc}
 8011fc2:	bf00      	nop
 8011fc4:	0801fc28 	.word	0x0801fc28
 8011fc8:	0801fcd8 	.word	0x0801fcd8
 8011fcc:	0801fc6c 	.word	0x0801fc6c

08011fd0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011fd0:	b580      	push	{r7, lr}
 8011fd2:	b082      	sub	sp, #8
 8011fd4:	af00      	add	r7, sp, #0
 8011fd6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d109      	bne.n	8011ff2 <tcp_close+0x22>
 8011fde:	4b0f      	ldr	r3, [pc, #60]	; (801201c <tcp_close+0x4c>)
 8011fe0:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8011fe4:	490e      	ldr	r1, [pc, #56]	; (8012020 <tcp_close+0x50>)
 8011fe6:	480f      	ldr	r0, [pc, #60]	; (8012024 <tcp_close+0x54>)
 8011fe8:	f009 fe68 	bl	801bcbc <iprintf>
 8011fec:	f06f 030f 	mvn.w	r3, #15
 8011ff0:	e00f      	b.n	8012012 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	7d1b      	ldrb	r3, [r3, #20]
 8011ff6:	2b01      	cmp	r3, #1
 8011ff8:	d006      	beq.n	8012008 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	8b5b      	ldrh	r3, [r3, #26]
 8011ffe:	f043 0310 	orr.w	r3, r3, #16
 8012002:	b29a      	uxth	r2, r3
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8012008:	2101      	movs	r1, #1
 801200a:	6878      	ldr	r0, [r7, #4]
 801200c:	f7ff fe94 	bl	8011d38 <tcp_close_shutdown>
 8012010:	4603      	mov	r3, r0
}
 8012012:	4618      	mov	r0, r3
 8012014:	3708      	adds	r7, #8
 8012016:	46bd      	mov	sp, r7
 8012018:	bd80      	pop	{r7, pc}
 801201a:	bf00      	nop
 801201c:	0801fc28 	.word	0x0801fc28
 8012020:	0801fd38 	.word	0x0801fd38
 8012024:	0801fc6c 	.word	0x0801fc6c

08012028 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8012028:	b580      	push	{r7, lr}
 801202a:	b084      	sub	sp, #16
 801202c:	af00      	add	r7, sp, #0
 801202e:	60f8      	str	r0, [r7, #12]
 8012030:	60b9      	str	r1, [r7, #8]
 8012032:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	2b00      	cmp	r3, #0
 8012038:	d109      	bne.n	801204e <tcp_shutdown+0x26>
 801203a:	4b26      	ldr	r3, [pc, #152]	; (80120d4 <tcp_shutdown+0xac>)
 801203c:	f240 2207 	movw	r2, #519	; 0x207
 8012040:	4925      	ldr	r1, [pc, #148]	; (80120d8 <tcp_shutdown+0xb0>)
 8012042:	4826      	ldr	r0, [pc, #152]	; (80120dc <tcp_shutdown+0xb4>)
 8012044:	f009 fe3a 	bl	801bcbc <iprintf>
 8012048:	f06f 030f 	mvn.w	r3, #15
 801204c:	e03d      	b.n	80120ca <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	7d1b      	ldrb	r3, [r3, #20]
 8012052:	2b01      	cmp	r3, #1
 8012054:	d102      	bne.n	801205c <tcp_shutdown+0x34>
    return ERR_CONN;
 8012056:	f06f 030a 	mvn.w	r3, #10
 801205a:	e036      	b.n	80120ca <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 801205c:	68bb      	ldr	r3, [r7, #8]
 801205e:	2b00      	cmp	r3, #0
 8012060:	d01b      	beq.n	801209a <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	8b5b      	ldrh	r3, [r3, #26]
 8012066:	f043 0310 	orr.w	r3, r3, #16
 801206a:	b29a      	uxth	r2, r3
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	2b00      	cmp	r3, #0
 8012074:	d005      	beq.n	8012082 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8012076:	2101      	movs	r1, #1
 8012078:	68f8      	ldr	r0, [r7, #12]
 801207a:	f7ff fe5d 	bl	8011d38 <tcp_close_shutdown>
 801207e:	4603      	mov	r3, r0
 8012080:	e023      	b.n	80120ca <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8012082:	68fb      	ldr	r3, [r7, #12]
 8012084:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012086:	2b00      	cmp	r3, #0
 8012088:	d007      	beq.n	801209a <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801208e:	4618      	mov	r0, r3
 8012090:	f7ff fae4 	bl	801165c <pbuf_free>
      pcb->refused_data = NULL;
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	2200      	movs	r2, #0
 8012098:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	2b00      	cmp	r3, #0
 801209e:	d013      	beq.n	80120c8 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	7d1b      	ldrb	r3, [r3, #20]
 80120a4:	2b04      	cmp	r3, #4
 80120a6:	dc02      	bgt.n	80120ae <tcp_shutdown+0x86>
 80120a8:	2b03      	cmp	r3, #3
 80120aa:	da02      	bge.n	80120b2 <tcp_shutdown+0x8a>
 80120ac:	e009      	b.n	80120c2 <tcp_shutdown+0x9a>
 80120ae:	2b07      	cmp	r3, #7
 80120b0:	d107      	bne.n	80120c2 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 80120b2:	68bb      	ldr	r3, [r7, #8]
 80120b4:	b2db      	uxtb	r3, r3
 80120b6:	4619      	mov	r1, r3
 80120b8:	68f8      	ldr	r0, [r7, #12]
 80120ba:	f7ff fe3d 	bl	8011d38 <tcp_close_shutdown>
 80120be:	4603      	mov	r3, r0
 80120c0:	e003      	b.n	80120ca <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 80120c2:	f06f 030a 	mvn.w	r3, #10
 80120c6:	e000      	b.n	80120ca <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 80120c8:	2300      	movs	r3, #0
}
 80120ca:	4618      	mov	r0, r3
 80120cc:	3710      	adds	r7, #16
 80120ce:	46bd      	mov	sp, r7
 80120d0:	bd80      	pop	{r7, pc}
 80120d2:	bf00      	nop
 80120d4:	0801fc28 	.word	0x0801fc28
 80120d8:	0801fd50 	.word	0x0801fd50
 80120dc:	0801fc6c 	.word	0x0801fc6c

080120e0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80120e0:	b580      	push	{r7, lr}
 80120e2:	b08e      	sub	sp, #56	; 0x38
 80120e4:	af04      	add	r7, sp, #16
 80120e6:	6078      	str	r0, [r7, #4]
 80120e8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d107      	bne.n	8012100 <tcp_abandon+0x20>
 80120f0:	4b52      	ldr	r3, [pc, #328]	; (801223c <tcp_abandon+0x15c>)
 80120f2:	f240 223d 	movw	r2, #573	; 0x23d
 80120f6:	4952      	ldr	r1, [pc, #328]	; (8012240 <tcp_abandon+0x160>)
 80120f8:	4852      	ldr	r0, [pc, #328]	; (8012244 <tcp_abandon+0x164>)
 80120fa:	f009 fddf 	bl	801bcbc <iprintf>
 80120fe:	e099      	b.n	8012234 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	7d1b      	ldrb	r3, [r3, #20]
 8012104:	2b01      	cmp	r3, #1
 8012106:	d106      	bne.n	8012116 <tcp_abandon+0x36>
 8012108:	4b4c      	ldr	r3, [pc, #304]	; (801223c <tcp_abandon+0x15c>)
 801210a:	f44f 7210 	mov.w	r2, #576	; 0x240
 801210e:	494e      	ldr	r1, [pc, #312]	; (8012248 <tcp_abandon+0x168>)
 8012110:	484c      	ldr	r0, [pc, #304]	; (8012244 <tcp_abandon+0x164>)
 8012112:	f009 fdd3 	bl	801bcbc <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	7d1b      	ldrb	r3, [r3, #20]
 801211a:	2b0a      	cmp	r3, #10
 801211c:	d107      	bne.n	801212e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801211e:	6879      	ldr	r1, [r7, #4]
 8012120:	484a      	ldr	r0, [pc, #296]	; (801224c <tcp_abandon+0x16c>)
 8012122:	f001 f96f 	bl	8013404 <tcp_pcb_remove>
    tcp_free(pcb);
 8012126:	6878      	ldr	r0, [r7, #4]
 8012128:	f7ff fd54 	bl	8011bd4 <tcp_free>
 801212c:	e082      	b.n	8012234 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801212e:	2300      	movs	r3, #0
 8012130:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8012132:	2300      	movs	r3, #0
 8012134:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801213a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012140:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012148:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	691b      	ldr	r3, [r3, #16]
 801214e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	7d1b      	ldrb	r3, [r3, #20]
 8012154:	2b00      	cmp	r3, #0
 8012156:	d126      	bne.n	80121a6 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	8adb      	ldrh	r3, [r3, #22]
 801215c:	2b00      	cmp	r3, #0
 801215e:	d02e      	beq.n	80121be <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012160:	4b3b      	ldr	r3, [pc, #236]	; (8012250 <tcp_abandon+0x170>)
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	687a      	ldr	r2, [r7, #4]
 8012166:	429a      	cmp	r2, r3
 8012168:	d105      	bne.n	8012176 <tcp_abandon+0x96>
 801216a:	4b39      	ldr	r3, [pc, #228]	; (8012250 <tcp_abandon+0x170>)
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	68db      	ldr	r3, [r3, #12]
 8012170:	4a37      	ldr	r2, [pc, #220]	; (8012250 <tcp_abandon+0x170>)
 8012172:	6013      	str	r3, [r2, #0]
 8012174:	e013      	b.n	801219e <tcp_abandon+0xbe>
 8012176:	4b36      	ldr	r3, [pc, #216]	; (8012250 <tcp_abandon+0x170>)
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	61fb      	str	r3, [r7, #28]
 801217c:	e00c      	b.n	8012198 <tcp_abandon+0xb8>
 801217e:	69fb      	ldr	r3, [r7, #28]
 8012180:	68db      	ldr	r3, [r3, #12]
 8012182:	687a      	ldr	r2, [r7, #4]
 8012184:	429a      	cmp	r2, r3
 8012186:	d104      	bne.n	8012192 <tcp_abandon+0xb2>
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	68da      	ldr	r2, [r3, #12]
 801218c:	69fb      	ldr	r3, [r7, #28]
 801218e:	60da      	str	r2, [r3, #12]
 8012190:	e005      	b.n	801219e <tcp_abandon+0xbe>
 8012192:	69fb      	ldr	r3, [r7, #28]
 8012194:	68db      	ldr	r3, [r3, #12]
 8012196:	61fb      	str	r3, [r7, #28]
 8012198:	69fb      	ldr	r3, [r7, #28]
 801219a:	2b00      	cmp	r3, #0
 801219c:	d1ef      	bne.n	801217e <tcp_abandon+0x9e>
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	2200      	movs	r2, #0
 80121a2:	60da      	str	r2, [r3, #12]
 80121a4:	e00b      	b.n	80121be <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80121a6:	683b      	ldr	r3, [r7, #0]
 80121a8:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	8adb      	ldrh	r3, [r3, #22]
 80121ae:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80121b0:	6879      	ldr	r1, [r7, #4]
 80121b2:	4828      	ldr	r0, [pc, #160]	; (8012254 <tcp_abandon+0x174>)
 80121b4:	f001 f926 	bl	8013404 <tcp_pcb_remove>
 80121b8:	4b27      	ldr	r3, [pc, #156]	; (8012258 <tcp_abandon+0x178>)
 80121ba:	2201      	movs	r2, #1
 80121bc:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d004      	beq.n	80121d0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121ca:	4618      	mov	r0, r3
 80121cc:	f000 fdfa 	bl	8012dc4 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d004      	beq.n	80121e2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80121dc:	4618      	mov	r0, r3
 80121de:	f000 fdf1 	bl	8012dc4 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d004      	beq.n	80121f4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80121ee:	4618      	mov	r0, r3
 80121f0:	f000 fde8 	bl	8012dc4 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80121f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d00e      	beq.n	8012218 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80121fa:	6879      	ldr	r1, [r7, #4]
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	3304      	adds	r3, #4
 8012200:	687a      	ldr	r2, [r7, #4]
 8012202:	8b12      	ldrh	r2, [r2, #24]
 8012204:	9202      	str	r2, [sp, #8]
 8012206:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012208:	9201      	str	r2, [sp, #4]
 801220a:	9300      	str	r3, [sp, #0]
 801220c:	460b      	mov	r3, r1
 801220e:	697a      	ldr	r2, [r7, #20]
 8012210:	69b9      	ldr	r1, [r7, #24]
 8012212:	6878      	ldr	r0, [r7, #4]
 8012214:	f005 fac2 	bl	801779c <tcp_rst>
    }
    last_state = pcb->state;
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	7d1b      	ldrb	r3, [r3, #20]
 801221c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801221e:	6878      	ldr	r0, [r7, #4]
 8012220:	f7ff fcd8 	bl	8011bd4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8012224:	693b      	ldr	r3, [r7, #16]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d004      	beq.n	8012234 <tcp_abandon+0x154>
 801222a:	693b      	ldr	r3, [r7, #16]
 801222c:	f06f 010c 	mvn.w	r1, #12
 8012230:	68f8      	ldr	r0, [r7, #12]
 8012232:	4798      	blx	r3
  }
}
 8012234:	3728      	adds	r7, #40	; 0x28
 8012236:	46bd      	mov	sp, r7
 8012238:	bd80      	pop	{r7, pc}
 801223a:	bf00      	nop
 801223c:	0801fc28 	.word	0x0801fc28
 8012240:	0801fd6c 	.word	0x0801fd6c
 8012244:	0801fc6c 	.word	0x0801fc6c
 8012248:	0801fd88 	.word	0x0801fd88
 801224c:	2000d7cc 	.word	0x2000d7cc
 8012250:	2000d7c8 	.word	0x2000d7c8
 8012254:	2000d7bc 	.word	0x2000d7bc
 8012258:	2000d7b8 	.word	0x2000d7b8

0801225c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801225c:	b580      	push	{r7, lr}
 801225e:	b082      	sub	sp, #8
 8012260:	af00      	add	r7, sp, #0
 8012262:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8012264:	2101      	movs	r1, #1
 8012266:	6878      	ldr	r0, [r7, #4]
 8012268:	f7ff ff3a 	bl	80120e0 <tcp_abandon>
}
 801226c:	bf00      	nop
 801226e:	3708      	adds	r7, #8
 8012270:	46bd      	mov	sp, r7
 8012272:	bd80      	pop	{r7, pc}

08012274 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8012274:	b580      	push	{r7, lr}
 8012276:	b088      	sub	sp, #32
 8012278:	af00      	add	r7, sp, #0
 801227a:	60f8      	str	r0, [r7, #12]
 801227c:	60b9      	str	r1, [r7, #8]
 801227e:	4613      	mov	r3, r2
 8012280:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8012282:	2304      	movs	r3, #4
 8012284:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8012286:	68bb      	ldr	r3, [r7, #8]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d101      	bne.n	8012290 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 801228c:	4b3e      	ldr	r3, [pc, #248]	; (8012388 <tcp_bind+0x114>)
 801228e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d109      	bne.n	80122aa <tcp_bind+0x36>
 8012296:	4b3d      	ldr	r3, [pc, #244]	; (801238c <tcp_bind+0x118>)
 8012298:	f240 22a9 	movw	r2, #681	; 0x2a9
 801229c:	493c      	ldr	r1, [pc, #240]	; (8012390 <tcp_bind+0x11c>)
 801229e:	483d      	ldr	r0, [pc, #244]	; (8012394 <tcp_bind+0x120>)
 80122a0:	f009 fd0c 	bl	801bcbc <iprintf>
 80122a4:	f06f 030f 	mvn.w	r3, #15
 80122a8:	e06a      	b.n	8012380 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	7d1b      	ldrb	r3, [r3, #20]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d009      	beq.n	80122c6 <tcp_bind+0x52>
 80122b2:	4b36      	ldr	r3, [pc, #216]	; (801238c <tcp_bind+0x118>)
 80122b4:	f240 22ab 	movw	r2, #683	; 0x2ab
 80122b8:	4937      	ldr	r1, [pc, #220]	; (8012398 <tcp_bind+0x124>)
 80122ba:	4836      	ldr	r0, [pc, #216]	; (8012394 <tcp_bind+0x120>)
 80122bc:	f009 fcfe 	bl	801bcbc <iprintf>
 80122c0:	f06f 0305 	mvn.w	r3, #5
 80122c4:	e05c      	b.n	8012380 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 80122c6:	88fb      	ldrh	r3, [r7, #6]
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d109      	bne.n	80122e0 <tcp_bind+0x6c>
    port = tcp_new_port();
 80122cc:	f000 f914 	bl	80124f8 <tcp_new_port>
 80122d0:	4603      	mov	r3, r0
 80122d2:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80122d4:	88fb      	ldrh	r3, [r7, #6]
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d135      	bne.n	8012346 <tcp_bind+0xd2>
      return ERR_BUF;
 80122da:	f06f 0301 	mvn.w	r3, #1
 80122de:	e04f      	b.n	8012380 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 80122e0:	2300      	movs	r3, #0
 80122e2:	61fb      	str	r3, [r7, #28]
 80122e4:	e02b      	b.n	801233e <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80122e6:	4a2d      	ldr	r2, [pc, #180]	; (801239c <tcp_bind+0x128>)
 80122e8:	69fb      	ldr	r3, [r7, #28]
 80122ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	61bb      	str	r3, [r7, #24]
 80122f2:	e01e      	b.n	8012332 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 80122f4:	69bb      	ldr	r3, [r7, #24]
 80122f6:	8adb      	ldrh	r3, [r3, #22]
 80122f8:	88fa      	ldrh	r2, [r7, #6]
 80122fa:	429a      	cmp	r2, r3
 80122fc:	d116      	bne.n	801232c <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 80122fe:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8012300:	2b00      	cmp	r3, #0
 8012302:	d010      	beq.n	8012326 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8012304:	69bb      	ldr	r3, [r7, #24]
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	2b00      	cmp	r3, #0
 801230a:	d00c      	beq.n	8012326 <tcp_bind+0xb2>
 801230c:	68bb      	ldr	r3, [r7, #8]
 801230e:	2b00      	cmp	r3, #0
 8012310:	d009      	beq.n	8012326 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8012312:	68bb      	ldr	r3, [r7, #8]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	2b00      	cmp	r3, #0
 8012318:	d005      	beq.n	8012326 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801231a:	69bb      	ldr	r3, [r7, #24]
 801231c:	681a      	ldr	r2, [r3, #0]
 801231e:	68bb      	ldr	r3, [r7, #8]
 8012320:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8012322:	429a      	cmp	r2, r3
 8012324:	d102      	bne.n	801232c <tcp_bind+0xb8>
              return ERR_USE;
 8012326:	f06f 0307 	mvn.w	r3, #7
 801232a:	e029      	b.n	8012380 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801232c:	69bb      	ldr	r3, [r7, #24]
 801232e:	68db      	ldr	r3, [r3, #12]
 8012330:	61bb      	str	r3, [r7, #24]
 8012332:	69bb      	ldr	r3, [r7, #24]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d1dd      	bne.n	80122f4 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8012338:	69fb      	ldr	r3, [r7, #28]
 801233a:	3301      	adds	r3, #1
 801233c:	61fb      	str	r3, [r7, #28]
 801233e:	69fa      	ldr	r2, [r7, #28]
 8012340:	697b      	ldr	r3, [r7, #20]
 8012342:	429a      	cmp	r2, r3
 8012344:	dbcf      	blt.n	80122e6 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8012346:	68bb      	ldr	r3, [r7, #8]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d00c      	beq.n	8012366 <tcp_bind+0xf2>
 801234c:	68bb      	ldr	r3, [r7, #8]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d008      	beq.n	8012366 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8012354:	68bb      	ldr	r3, [r7, #8]
 8012356:	2b00      	cmp	r3, #0
 8012358:	d002      	beq.n	8012360 <tcp_bind+0xec>
 801235a:	68bb      	ldr	r3, [r7, #8]
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	e000      	b.n	8012362 <tcp_bind+0xee>
 8012360:	2300      	movs	r3, #0
 8012362:	68fa      	ldr	r2, [r7, #12]
 8012364:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	88fa      	ldrh	r2, [r7, #6]
 801236a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801236c:	4b0c      	ldr	r3, [pc, #48]	; (80123a0 <tcp_bind+0x12c>)
 801236e:	681a      	ldr	r2, [r3, #0]
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	60da      	str	r2, [r3, #12]
 8012374:	4a0a      	ldr	r2, [pc, #40]	; (80123a0 <tcp_bind+0x12c>)
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	6013      	str	r3, [r2, #0]
 801237a:	f005 fbd1 	bl	8017b20 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 801237e:	2300      	movs	r3, #0
}
 8012380:	4618      	mov	r0, r3
 8012382:	3720      	adds	r7, #32
 8012384:	46bd      	mov	sp, r7
 8012386:	bd80      	pop	{r7, pc}
 8012388:	08021d24 	.word	0x08021d24
 801238c:	0801fc28 	.word	0x0801fc28
 8012390:	0801fdbc 	.word	0x0801fdbc
 8012394:	0801fc6c 	.word	0x0801fc6c
 8012398:	0801fdd4 	.word	0x0801fdd4
 801239c:	08021cfc 	.word	0x08021cfc
 80123a0:	2000d7c8 	.word	0x2000d7c8

080123a4 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b084      	sub	sp, #16
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d106      	bne.n	80123c0 <tcp_update_rcv_ann_wnd+0x1c>
 80123b2:	4b25      	ldr	r3, [pc, #148]	; (8012448 <tcp_update_rcv_ann_wnd+0xa4>)
 80123b4:	f240 32a6 	movw	r2, #934	; 0x3a6
 80123b8:	4924      	ldr	r1, [pc, #144]	; (801244c <tcp_update_rcv_ann_wnd+0xa8>)
 80123ba:	4825      	ldr	r0, [pc, #148]	; (8012450 <tcp_update_rcv_ann_wnd+0xac>)
 80123bc:	f009 fc7e 	bl	801bcbc <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80123c4:	687a      	ldr	r2, [r7, #4]
 80123c6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80123c8:	4413      	add	r3, r2
 80123ca:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123d0:	687a      	ldr	r2, [r7, #4]
 80123d2:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80123d4:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 80123d8:	bf28      	it	cs
 80123da:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 80123de:	b292      	uxth	r2, r2
 80123e0:	4413      	add	r3, r2
 80123e2:	68fa      	ldr	r2, [r7, #12]
 80123e4:	1ad3      	subs	r3, r2, r3
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	db08      	blt.n	80123fc <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123f6:	68fa      	ldr	r2, [r7, #12]
 80123f8:	1ad3      	subs	r3, r2, r3
 80123fa:	e020      	b.n	801243e <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012404:	1ad3      	subs	r3, r2, r3
 8012406:	2b00      	cmp	r3, #0
 8012408:	dd03      	ble.n	8012412 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	2200      	movs	r2, #0
 801240e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8012410:	e014      	b.n	801243c <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801241a:	1ad3      	subs	r3, r2, r3
 801241c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801241e:	68bb      	ldr	r3, [r7, #8]
 8012420:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012424:	d306      	bcc.n	8012434 <tcp_update_rcv_ann_wnd+0x90>
 8012426:	4b08      	ldr	r3, [pc, #32]	; (8012448 <tcp_update_rcv_ann_wnd+0xa4>)
 8012428:	f240 32b6 	movw	r2, #950	; 0x3b6
 801242c:	4909      	ldr	r1, [pc, #36]	; (8012454 <tcp_update_rcv_ann_wnd+0xb0>)
 801242e:	4808      	ldr	r0, [pc, #32]	; (8012450 <tcp_update_rcv_ann_wnd+0xac>)
 8012430:	f009 fc44 	bl	801bcbc <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8012434:	68bb      	ldr	r3, [r7, #8]
 8012436:	b29a      	uxth	r2, r3
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 801243c:	2300      	movs	r3, #0
  }
}
 801243e:	4618      	mov	r0, r3
 8012440:	3710      	adds	r7, #16
 8012442:	46bd      	mov	sp, r7
 8012444:	bd80      	pop	{r7, pc}
 8012446:	bf00      	nop
 8012448:	0801fc28 	.word	0x0801fc28
 801244c:	0801fe84 	.word	0x0801fe84
 8012450:	0801fc6c 	.word	0x0801fc6c
 8012454:	0801fea8 	.word	0x0801fea8

08012458 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8012458:	b580      	push	{r7, lr}
 801245a:	b084      	sub	sp, #16
 801245c:	af00      	add	r7, sp, #0
 801245e:	6078      	str	r0, [r7, #4]
 8012460:	460b      	mov	r3, r1
 8012462:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	2b00      	cmp	r3, #0
 8012468:	d107      	bne.n	801247a <tcp_recved+0x22>
 801246a:	4b1f      	ldr	r3, [pc, #124]	; (80124e8 <tcp_recved+0x90>)
 801246c:	f240 32cf 	movw	r2, #975	; 0x3cf
 8012470:	491e      	ldr	r1, [pc, #120]	; (80124ec <tcp_recved+0x94>)
 8012472:	481f      	ldr	r0, [pc, #124]	; (80124f0 <tcp_recved+0x98>)
 8012474:	f009 fc22 	bl	801bcbc <iprintf>
 8012478:	e032      	b.n	80124e0 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	7d1b      	ldrb	r3, [r3, #20]
 801247e:	2b01      	cmp	r3, #1
 8012480:	d106      	bne.n	8012490 <tcp_recved+0x38>
 8012482:	4b19      	ldr	r3, [pc, #100]	; (80124e8 <tcp_recved+0x90>)
 8012484:	f240 32d2 	movw	r2, #978	; 0x3d2
 8012488:	491a      	ldr	r1, [pc, #104]	; (80124f4 <tcp_recved+0x9c>)
 801248a:	4819      	ldr	r0, [pc, #100]	; (80124f0 <tcp_recved+0x98>)
 801248c:	f009 fc16 	bl	801bcbc <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012494:	887b      	ldrh	r3, [r7, #2]
 8012496:	4413      	add	r3, r2
 8012498:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801249a:	89fb      	ldrh	r3, [r7, #14]
 801249c:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80124a0:	d804      	bhi.n	80124ac <tcp_recved+0x54>
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80124a6:	89fa      	ldrh	r2, [r7, #14]
 80124a8:	429a      	cmp	r2, r3
 80124aa:	d204      	bcs.n	80124b6 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80124b2:	851a      	strh	r2, [r3, #40]	; 0x28
 80124b4:	e002      	b.n	80124bc <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	89fa      	ldrh	r2, [r7, #14]
 80124ba:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80124bc:	6878      	ldr	r0, [r7, #4]
 80124be:	f7ff ff71 	bl	80123a4 <tcp_update_rcv_ann_wnd>
 80124c2:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80124c4:	68bb      	ldr	r3, [r7, #8]
 80124c6:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80124ca:	d309      	bcc.n	80124e0 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	8b5b      	ldrh	r3, [r3, #26]
 80124d0:	f043 0302 	orr.w	r3, r3, #2
 80124d4:	b29a      	uxth	r2, r3
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80124da:	6878      	ldr	r0, [r7, #4]
 80124dc:	f004 fbaa 	bl	8016c34 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80124e0:	3710      	adds	r7, #16
 80124e2:	46bd      	mov	sp, r7
 80124e4:	bd80      	pop	{r7, pc}
 80124e6:	bf00      	nop
 80124e8:	0801fc28 	.word	0x0801fc28
 80124ec:	0801fec4 	.word	0x0801fec4
 80124f0:	0801fc6c 	.word	0x0801fc6c
 80124f4:	0801fedc 	.word	0x0801fedc

080124f8 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 80124f8:	b480      	push	{r7}
 80124fa:	b083      	sub	sp, #12
 80124fc:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 80124fe:	2300      	movs	r3, #0
 8012500:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8012502:	4b1e      	ldr	r3, [pc, #120]	; (801257c <tcp_new_port+0x84>)
 8012504:	881b      	ldrh	r3, [r3, #0]
 8012506:	3301      	adds	r3, #1
 8012508:	b29a      	uxth	r2, r3
 801250a:	4b1c      	ldr	r3, [pc, #112]	; (801257c <tcp_new_port+0x84>)
 801250c:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801250e:	4b1b      	ldr	r3, [pc, #108]	; (801257c <tcp_new_port+0x84>)
 8012510:	881b      	ldrh	r3, [r3, #0]
 8012512:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012516:	4293      	cmp	r3, r2
 8012518:	d103      	bne.n	8012522 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801251a:	4b18      	ldr	r3, [pc, #96]	; (801257c <tcp_new_port+0x84>)
 801251c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8012520:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8012522:	2300      	movs	r3, #0
 8012524:	71fb      	strb	r3, [r7, #7]
 8012526:	e01e      	b.n	8012566 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8012528:	79fb      	ldrb	r3, [r7, #7]
 801252a:	4a15      	ldr	r2, [pc, #84]	; (8012580 <tcp_new_port+0x88>)
 801252c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	603b      	str	r3, [r7, #0]
 8012534:	e011      	b.n	801255a <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8012536:	683b      	ldr	r3, [r7, #0]
 8012538:	8ada      	ldrh	r2, [r3, #22]
 801253a:	4b10      	ldr	r3, [pc, #64]	; (801257c <tcp_new_port+0x84>)
 801253c:	881b      	ldrh	r3, [r3, #0]
 801253e:	429a      	cmp	r2, r3
 8012540:	d108      	bne.n	8012554 <tcp_new_port+0x5c>
        n++;
 8012542:	88bb      	ldrh	r3, [r7, #4]
 8012544:	3301      	adds	r3, #1
 8012546:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8012548:	88bb      	ldrh	r3, [r7, #4]
 801254a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801254e:	d3d8      	bcc.n	8012502 <tcp_new_port+0xa>
          return 0;
 8012550:	2300      	movs	r3, #0
 8012552:	e00d      	b.n	8012570 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8012554:	683b      	ldr	r3, [r7, #0]
 8012556:	68db      	ldr	r3, [r3, #12]
 8012558:	603b      	str	r3, [r7, #0]
 801255a:	683b      	ldr	r3, [r7, #0]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d1ea      	bne.n	8012536 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8012560:	79fb      	ldrb	r3, [r7, #7]
 8012562:	3301      	adds	r3, #1
 8012564:	71fb      	strb	r3, [r7, #7]
 8012566:	79fb      	ldrb	r3, [r7, #7]
 8012568:	2b03      	cmp	r3, #3
 801256a:	d9dd      	bls.n	8012528 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 801256c:	4b03      	ldr	r3, [pc, #12]	; (801257c <tcp_new_port+0x84>)
 801256e:	881b      	ldrh	r3, [r3, #0]
}
 8012570:	4618      	mov	r0, r3
 8012572:	370c      	adds	r7, #12
 8012574:	46bd      	mov	sp, r7
 8012576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801257a:	4770      	bx	lr
 801257c:	20000010 	.word	0x20000010
 8012580:	08021cfc 	.word	0x08021cfc

08012584 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8012584:	b5b0      	push	{r4, r5, r7, lr}
 8012586:	b090      	sub	sp, #64	; 0x40
 8012588:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801258a:	2300      	movs	r3, #0
 801258c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8012590:	4b94      	ldr	r3, [pc, #592]	; (80127e4 <tcp_slowtmr+0x260>)
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	3301      	adds	r3, #1
 8012596:	4a93      	ldr	r2, [pc, #588]	; (80127e4 <tcp_slowtmr+0x260>)
 8012598:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801259a:	4b93      	ldr	r3, [pc, #588]	; (80127e8 <tcp_slowtmr+0x264>)
 801259c:	781b      	ldrb	r3, [r3, #0]
 801259e:	3301      	adds	r3, #1
 80125a0:	b2da      	uxtb	r2, r3
 80125a2:	4b91      	ldr	r3, [pc, #580]	; (80127e8 <tcp_slowtmr+0x264>)
 80125a4:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80125a6:	2300      	movs	r3, #0
 80125a8:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80125aa:	4b90      	ldr	r3, [pc, #576]	; (80127ec <tcp_slowtmr+0x268>)
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80125b0:	e29d      	b.n	8012aee <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80125b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125b4:	7d1b      	ldrb	r3, [r3, #20]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d106      	bne.n	80125c8 <tcp_slowtmr+0x44>
 80125ba:	4b8d      	ldr	r3, [pc, #564]	; (80127f0 <tcp_slowtmr+0x26c>)
 80125bc:	f240 42be 	movw	r2, #1214	; 0x4be
 80125c0:	498c      	ldr	r1, [pc, #560]	; (80127f4 <tcp_slowtmr+0x270>)
 80125c2:	488d      	ldr	r0, [pc, #564]	; (80127f8 <tcp_slowtmr+0x274>)
 80125c4:	f009 fb7a 	bl	801bcbc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80125c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125ca:	7d1b      	ldrb	r3, [r3, #20]
 80125cc:	2b01      	cmp	r3, #1
 80125ce:	d106      	bne.n	80125de <tcp_slowtmr+0x5a>
 80125d0:	4b87      	ldr	r3, [pc, #540]	; (80127f0 <tcp_slowtmr+0x26c>)
 80125d2:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80125d6:	4989      	ldr	r1, [pc, #548]	; (80127fc <tcp_slowtmr+0x278>)
 80125d8:	4887      	ldr	r0, [pc, #540]	; (80127f8 <tcp_slowtmr+0x274>)
 80125da:	f009 fb6f 	bl	801bcbc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80125de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125e0:	7d1b      	ldrb	r3, [r3, #20]
 80125e2:	2b0a      	cmp	r3, #10
 80125e4:	d106      	bne.n	80125f4 <tcp_slowtmr+0x70>
 80125e6:	4b82      	ldr	r3, [pc, #520]	; (80127f0 <tcp_slowtmr+0x26c>)
 80125e8:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80125ec:	4984      	ldr	r1, [pc, #528]	; (8012800 <tcp_slowtmr+0x27c>)
 80125ee:	4882      	ldr	r0, [pc, #520]	; (80127f8 <tcp_slowtmr+0x274>)
 80125f0:	f009 fb64 	bl	801bcbc <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80125f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125f6:	7f9a      	ldrb	r2, [r3, #30]
 80125f8:	4b7b      	ldr	r3, [pc, #492]	; (80127e8 <tcp_slowtmr+0x264>)
 80125fa:	781b      	ldrb	r3, [r3, #0]
 80125fc:	429a      	cmp	r2, r3
 80125fe:	d105      	bne.n	801260c <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8012600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012602:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012606:	68db      	ldr	r3, [r3, #12]
 8012608:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801260a:	e270      	b.n	8012aee <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 801260c:	4b76      	ldr	r3, [pc, #472]	; (80127e8 <tcp_slowtmr+0x264>)
 801260e:	781a      	ldrb	r2, [r3, #0]
 8012610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012612:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8012614:	2300      	movs	r3, #0
 8012616:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801261a:	2300      	movs	r3, #0
 801261c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8012620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012622:	7d1b      	ldrb	r3, [r3, #20]
 8012624:	2b02      	cmp	r3, #2
 8012626:	d10a      	bne.n	801263e <tcp_slowtmr+0xba>
 8012628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801262a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801262e:	2b05      	cmp	r3, #5
 8012630:	d905      	bls.n	801263e <tcp_slowtmr+0xba>
      ++pcb_remove;
 8012632:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012636:	3301      	adds	r3, #1
 8012638:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801263c:	e11e      	b.n	801287c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801263e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012640:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012644:	2b0b      	cmp	r3, #11
 8012646:	d905      	bls.n	8012654 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8012648:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801264c:	3301      	adds	r3, #1
 801264e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012652:	e113      	b.n	801287c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8012654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012656:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801265a:	2b00      	cmp	r3, #0
 801265c:	d075      	beq.n	801274a <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801265e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012662:	2b00      	cmp	r3, #0
 8012664:	d006      	beq.n	8012674 <tcp_slowtmr+0xf0>
 8012666:	4b62      	ldr	r3, [pc, #392]	; (80127f0 <tcp_slowtmr+0x26c>)
 8012668:	f240 42d4 	movw	r2, #1236	; 0x4d4
 801266c:	4965      	ldr	r1, [pc, #404]	; (8012804 <tcp_slowtmr+0x280>)
 801266e:	4862      	ldr	r0, [pc, #392]	; (80127f8 <tcp_slowtmr+0x274>)
 8012670:	f009 fb24 	bl	801bcbc <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8012674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012676:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012678:	2b00      	cmp	r3, #0
 801267a:	d106      	bne.n	801268a <tcp_slowtmr+0x106>
 801267c:	4b5c      	ldr	r3, [pc, #368]	; (80127f0 <tcp_slowtmr+0x26c>)
 801267e:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8012682:	4961      	ldr	r1, [pc, #388]	; (8012808 <tcp_slowtmr+0x284>)
 8012684:	485c      	ldr	r0, [pc, #368]	; (80127f8 <tcp_slowtmr+0x274>)
 8012686:	f009 fb19 	bl	801bcbc <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801268a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801268c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012690:	2b0b      	cmp	r3, #11
 8012692:	d905      	bls.n	80126a0 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8012694:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012698:	3301      	adds	r3, #1
 801269a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801269e:	e0ed      	b.n	801287c <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80126a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126a2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80126a6:	3b01      	subs	r3, #1
 80126a8:	4a58      	ldr	r2, [pc, #352]	; (801280c <tcp_slowtmr+0x288>)
 80126aa:	5cd3      	ldrb	r3, [r2, r3]
 80126ac:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80126ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126b0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80126b4:	7c7a      	ldrb	r2, [r7, #17]
 80126b6:	429a      	cmp	r2, r3
 80126b8:	d907      	bls.n	80126ca <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80126ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126bc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80126c0:	3301      	adds	r3, #1
 80126c2:	b2da      	uxtb	r2, r3
 80126c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126c6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80126ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126cc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80126d0:	7c7a      	ldrb	r2, [r7, #17]
 80126d2:	429a      	cmp	r2, r3
 80126d4:	f200 80d2 	bhi.w	801287c <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 80126d8:	2301      	movs	r3, #1
 80126da:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 80126dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d108      	bne.n	80126f8 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80126e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80126e8:	f005 f94c 	bl	8017984 <tcp_zero_window_probe>
 80126ec:	4603      	mov	r3, r0
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d014      	beq.n	801271c <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80126f2:	2300      	movs	r3, #0
 80126f4:	623b      	str	r3, [r7, #32]
 80126f6:	e011      	b.n	801271c <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80126f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80126fe:	4619      	mov	r1, r3
 8012700:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012702:	f004 f811 	bl	8016728 <tcp_split_unsent_seg>
 8012706:	4603      	mov	r3, r0
 8012708:	2b00      	cmp	r3, #0
 801270a:	d107      	bne.n	801271c <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 801270c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801270e:	f004 fa91 	bl	8016c34 <tcp_output>
 8012712:	4603      	mov	r3, r0
 8012714:	2b00      	cmp	r3, #0
 8012716:	d101      	bne.n	801271c <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8012718:	2300      	movs	r3, #0
 801271a:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 801271c:	6a3b      	ldr	r3, [r7, #32]
 801271e:	2b00      	cmp	r3, #0
 8012720:	f000 80ac 	beq.w	801287c <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8012724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012726:	2200      	movs	r2, #0
 8012728:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801272c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801272e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012732:	2b06      	cmp	r3, #6
 8012734:	f200 80a2 	bhi.w	801287c <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8012738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801273a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801273e:	3301      	adds	r3, #1
 8012740:	b2da      	uxtb	r2, r3
 8012742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012744:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8012748:	e098      	b.n	801287c <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801274a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801274c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012750:	2b00      	cmp	r3, #0
 8012752:	db0f      	blt.n	8012774 <tcp_slowtmr+0x1f0>
 8012754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012756:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801275a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801275e:	4293      	cmp	r3, r2
 8012760:	d008      	beq.n	8012774 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8012762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012764:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012768:	b29b      	uxth	r3, r3
 801276a:	3301      	adds	r3, #1
 801276c:	b29b      	uxth	r3, r3
 801276e:	b21a      	sxth	r2, r3
 8012770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012772:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8012774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012776:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 801277a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801277c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012780:	429a      	cmp	r2, r3
 8012782:	db7b      	blt.n	801287c <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8012784:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012786:	f004 fd47 	bl	8017218 <tcp_rexmit_rto_prepare>
 801278a:	4603      	mov	r3, r0
 801278c:	2b00      	cmp	r3, #0
 801278e:	d007      	beq.n	80127a0 <tcp_slowtmr+0x21c>
 8012790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012794:	2b00      	cmp	r3, #0
 8012796:	d171      	bne.n	801287c <tcp_slowtmr+0x2f8>
 8012798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801279a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801279c:	2b00      	cmp	r3, #0
 801279e:	d06d      	beq.n	801287c <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 80127a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127a2:	7d1b      	ldrb	r3, [r3, #20]
 80127a4:	2b02      	cmp	r3, #2
 80127a6:	d03a      	beq.n	801281e <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80127a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80127ae:	2b0c      	cmp	r3, #12
 80127b0:	bf28      	it	cs
 80127b2:	230c      	movcs	r3, #12
 80127b4:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80127b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127b8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80127bc:	10db      	asrs	r3, r3, #3
 80127be:	b21b      	sxth	r3, r3
 80127c0:	461a      	mov	r2, r3
 80127c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127c4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80127c8:	4413      	add	r3, r2
 80127ca:	7efa      	ldrb	r2, [r7, #27]
 80127cc:	4910      	ldr	r1, [pc, #64]	; (8012810 <tcp_slowtmr+0x28c>)
 80127ce:	5c8a      	ldrb	r2, [r1, r2]
 80127d0:	4093      	lsls	r3, r2
 80127d2:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80127d4:	697b      	ldr	r3, [r7, #20]
 80127d6:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80127da:	4293      	cmp	r3, r2
 80127dc:	dc1a      	bgt.n	8012814 <tcp_slowtmr+0x290>
 80127de:	697b      	ldr	r3, [r7, #20]
 80127e0:	b21a      	sxth	r2, r3
 80127e2:	e019      	b.n	8012818 <tcp_slowtmr+0x294>
 80127e4:	2000d7c0 	.word	0x2000d7c0
 80127e8:	200047f2 	.word	0x200047f2
 80127ec:	2000d7bc 	.word	0x2000d7bc
 80127f0:	0801fc28 	.word	0x0801fc28
 80127f4:	0801ff6c 	.word	0x0801ff6c
 80127f8:	0801fc6c 	.word	0x0801fc6c
 80127fc:	0801ff98 	.word	0x0801ff98
 8012800:	0801ffc4 	.word	0x0801ffc4
 8012804:	0801fff4 	.word	0x0801fff4
 8012808:	08020028 	.word	0x08020028
 801280c:	08021cf4 	.word	0x08021cf4
 8012810:	08021ce4 	.word	0x08021ce4
 8012814:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8012818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801281a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801281e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012820:	2200      	movs	r2, #0
 8012822:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8012824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012826:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801282a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801282c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012830:	4293      	cmp	r3, r2
 8012832:	bf28      	it	cs
 8012834:	4613      	movcs	r3, r2
 8012836:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8012838:	8a7b      	ldrh	r3, [r7, #18]
 801283a:	085b      	lsrs	r3, r3, #1
 801283c:	b29a      	uxth	r2, r3
 801283e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012840:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8012844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012846:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801284a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801284c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801284e:	005b      	lsls	r3, r3, #1
 8012850:	b29b      	uxth	r3, r3
 8012852:	429a      	cmp	r2, r3
 8012854:	d206      	bcs.n	8012864 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8012856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012858:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801285a:	005b      	lsls	r3, r3, #1
 801285c:	b29a      	uxth	r2, r3
 801285e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012860:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8012864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012866:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8012868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801286a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801286e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012870:	2200      	movs	r2, #0
 8012872:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8012876:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012878:	f004 fd3e 	bl	80172f8 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 801287c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801287e:	7d1b      	ldrb	r3, [r3, #20]
 8012880:	2b06      	cmp	r3, #6
 8012882:	d111      	bne.n	80128a8 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8012884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012886:	8b5b      	ldrh	r3, [r3, #26]
 8012888:	f003 0310 	and.w	r3, r3, #16
 801288c:	2b00      	cmp	r3, #0
 801288e:	d00b      	beq.n	80128a8 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012890:	4b9c      	ldr	r3, [pc, #624]	; (8012b04 <tcp_slowtmr+0x580>)
 8012892:	681a      	ldr	r2, [r3, #0]
 8012894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012896:	6a1b      	ldr	r3, [r3, #32]
 8012898:	1ad3      	subs	r3, r2, r3
 801289a:	2b28      	cmp	r3, #40	; 0x28
 801289c:	d904      	bls.n	80128a8 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801289e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80128a2:	3301      	adds	r3, #1
 80128a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80128a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128aa:	7a5b      	ldrb	r3, [r3, #9]
 80128ac:	f003 0308 	and.w	r3, r3, #8
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d04a      	beq.n	801294a <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 80128b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128b6:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80128b8:	2b04      	cmp	r3, #4
 80128ba:	d003      	beq.n	80128c4 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80128bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128be:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80128c0:	2b07      	cmp	r3, #7
 80128c2:	d142      	bne.n	801294a <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80128c4:	4b8f      	ldr	r3, [pc, #572]	; (8012b04 <tcp_slowtmr+0x580>)
 80128c6:	681a      	ldr	r2, [r3, #0]
 80128c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128ca:	6a1b      	ldr	r3, [r3, #32]
 80128cc:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80128ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128d0:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80128d4:	4b8c      	ldr	r3, [pc, #560]	; (8012b08 <tcp_slowtmr+0x584>)
 80128d6:	440b      	add	r3, r1
 80128d8:	498c      	ldr	r1, [pc, #560]	; (8012b0c <tcp_slowtmr+0x588>)
 80128da:	fba1 1303 	umull	r1, r3, r1, r3
 80128de:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80128e0:	429a      	cmp	r2, r3
 80128e2:	d90a      	bls.n	80128fa <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80128e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80128e8:	3301      	adds	r3, #1
 80128ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80128ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80128f2:	3301      	adds	r3, #1
 80128f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80128f8:	e027      	b.n	801294a <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80128fa:	4b82      	ldr	r3, [pc, #520]	; (8012b04 <tcp_slowtmr+0x580>)
 80128fc:	681a      	ldr	r2, [r3, #0]
 80128fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012900:	6a1b      	ldr	r3, [r3, #32]
 8012902:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8012904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012906:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 801290a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801290c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012910:	4618      	mov	r0, r3
 8012912:	4b7f      	ldr	r3, [pc, #508]	; (8012b10 <tcp_slowtmr+0x58c>)
 8012914:	fb03 f300 	mul.w	r3, r3, r0
 8012918:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801291a:	497c      	ldr	r1, [pc, #496]	; (8012b0c <tcp_slowtmr+0x588>)
 801291c:	fba1 1303 	umull	r1, r3, r1, r3
 8012920:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012922:	429a      	cmp	r2, r3
 8012924:	d911      	bls.n	801294a <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8012926:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012928:	f004 ffec 	bl	8017904 <tcp_keepalive>
 801292c:	4603      	mov	r3, r0
 801292e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8012932:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012936:	2b00      	cmp	r3, #0
 8012938:	d107      	bne.n	801294a <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 801293a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801293c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012940:	3301      	adds	r3, #1
 8012942:	b2da      	uxtb	r2, r3
 8012944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012946:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801294a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801294c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801294e:	2b00      	cmp	r3, #0
 8012950:	d011      	beq.n	8012976 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8012952:	4b6c      	ldr	r3, [pc, #432]	; (8012b04 <tcp_slowtmr+0x580>)
 8012954:	681a      	ldr	r2, [r3, #0]
 8012956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012958:	6a1b      	ldr	r3, [r3, #32]
 801295a:	1ad2      	subs	r2, r2, r3
 801295c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801295e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012962:	4619      	mov	r1, r3
 8012964:	460b      	mov	r3, r1
 8012966:	005b      	lsls	r3, r3, #1
 8012968:	440b      	add	r3, r1
 801296a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 801296c:	429a      	cmp	r2, r3
 801296e:	d302      	bcc.n	8012976 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8012970:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012972:	f000 feab 	bl	80136cc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8012976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012978:	7d1b      	ldrb	r3, [r3, #20]
 801297a:	2b03      	cmp	r3, #3
 801297c:	d10b      	bne.n	8012996 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801297e:	4b61      	ldr	r3, [pc, #388]	; (8012b04 <tcp_slowtmr+0x580>)
 8012980:	681a      	ldr	r2, [r3, #0]
 8012982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012984:	6a1b      	ldr	r3, [r3, #32]
 8012986:	1ad3      	subs	r3, r2, r3
 8012988:	2b28      	cmp	r3, #40	; 0x28
 801298a:	d904      	bls.n	8012996 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 801298c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012990:	3301      	adds	r3, #1
 8012992:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8012996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012998:	7d1b      	ldrb	r3, [r3, #20]
 801299a:	2b09      	cmp	r3, #9
 801299c:	d10b      	bne.n	80129b6 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801299e:	4b59      	ldr	r3, [pc, #356]	; (8012b04 <tcp_slowtmr+0x580>)
 80129a0:	681a      	ldr	r2, [r3, #0]
 80129a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129a4:	6a1b      	ldr	r3, [r3, #32]
 80129a6:	1ad3      	subs	r3, r2, r3
 80129a8:	2bf0      	cmp	r3, #240	; 0xf0
 80129aa:	d904      	bls.n	80129b6 <tcp_slowtmr+0x432>
        ++pcb_remove;
 80129ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80129b0:	3301      	adds	r3, #1
 80129b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80129b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d060      	beq.n	8012a80 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80129be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80129c4:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80129c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80129c8:	f000 fccc 	bl	8013364 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80129cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d010      	beq.n	80129f4 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80129d2:	4b50      	ldr	r3, [pc, #320]	; (8012b14 <tcp_slowtmr+0x590>)
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80129d8:	429a      	cmp	r2, r3
 80129da:	d106      	bne.n	80129ea <tcp_slowtmr+0x466>
 80129dc:	4b4e      	ldr	r3, [pc, #312]	; (8012b18 <tcp_slowtmr+0x594>)
 80129de:	f240 526d 	movw	r2, #1389	; 0x56d
 80129e2:	494e      	ldr	r1, [pc, #312]	; (8012b1c <tcp_slowtmr+0x598>)
 80129e4:	484e      	ldr	r0, [pc, #312]	; (8012b20 <tcp_slowtmr+0x59c>)
 80129e6:	f009 f969 	bl	801bcbc <iprintf>
        prev->next = pcb->next;
 80129ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129ec:	68da      	ldr	r2, [r3, #12]
 80129ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129f0:	60da      	str	r2, [r3, #12]
 80129f2:	e00f      	b.n	8012a14 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80129f4:	4b47      	ldr	r3, [pc, #284]	; (8012b14 <tcp_slowtmr+0x590>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80129fa:	429a      	cmp	r2, r3
 80129fc:	d006      	beq.n	8012a0c <tcp_slowtmr+0x488>
 80129fe:	4b46      	ldr	r3, [pc, #280]	; (8012b18 <tcp_slowtmr+0x594>)
 8012a00:	f240 5271 	movw	r2, #1393	; 0x571
 8012a04:	4947      	ldr	r1, [pc, #284]	; (8012b24 <tcp_slowtmr+0x5a0>)
 8012a06:	4846      	ldr	r0, [pc, #280]	; (8012b20 <tcp_slowtmr+0x59c>)
 8012a08:	f009 f958 	bl	801bcbc <iprintf>
        tcp_active_pcbs = pcb->next;
 8012a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a0e:	68db      	ldr	r3, [r3, #12]
 8012a10:	4a40      	ldr	r2, [pc, #256]	; (8012b14 <tcp_slowtmr+0x590>)
 8012a12:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8012a14:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d013      	beq.n	8012a44 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a1e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8012a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a22:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8012a24:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8012a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a28:	3304      	adds	r3, #4
 8012a2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012a2c:	8ad2      	ldrh	r2, [r2, #22]
 8012a2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012a30:	8b09      	ldrh	r1, [r1, #24]
 8012a32:	9102      	str	r1, [sp, #8]
 8012a34:	9201      	str	r2, [sp, #4]
 8012a36:	9300      	str	r3, [sp, #0]
 8012a38:	462b      	mov	r3, r5
 8012a3a:	4622      	mov	r2, r4
 8012a3c:	4601      	mov	r1, r0
 8012a3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012a40:	f004 feac 	bl	801779c <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8012a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a46:	691b      	ldr	r3, [r3, #16]
 8012a48:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8012a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a4c:	7d1b      	ldrb	r3, [r3, #20]
 8012a4e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8012a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a52:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8012a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a56:	68db      	ldr	r3, [r3, #12]
 8012a58:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012a5a:	6838      	ldr	r0, [r7, #0]
 8012a5c:	f7ff f8ba 	bl	8011bd4 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8012a60:	4b31      	ldr	r3, [pc, #196]	; (8012b28 <tcp_slowtmr+0x5a4>)
 8012a62:	2200      	movs	r2, #0
 8012a64:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d004      	beq.n	8012a76 <tcp_slowtmr+0x4f2>
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	f06f 010c 	mvn.w	r1, #12
 8012a72:	68b8      	ldr	r0, [r7, #8]
 8012a74:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8012a76:	4b2c      	ldr	r3, [pc, #176]	; (8012b28 <tcp_slowtmr+0x5a4>)
 8012a78:	781b      	ldrb	r3, [r3, #0]
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d037      	beq.n	8012aee <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 8012a7e:	e592      	b.n	80125a6 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8012a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a82:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a86:	68db      	ldr	r3, [r3, #12]
 8012a88:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8012a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a8c:	7f1b      	ldrb	r3, [r3, #28]
 8012a8e:	3301      	adds	r3, #1
 8012a90:	b2da      	uxtb	r2, r3
 8012a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a94:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8012a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a98:	7f1a      	ldrb	r2, [r3, #28]
 8012a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a9c:	7f5b      	ldrb	r3, [r3, #29]
 8012a9e:	429a      	cmp	r2, r3
 8012aa0:	d325      	bcc.n	8012aee <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8012aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012aa4:	2200      	movs	r2, #0
 8012aa6:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8012aa8:	4b1f      	ldr	r3, [pc, #124]	; (8012b28 <tcp_slowtmr+0x5a4>)
 8012aaa:	2200      	movs	r2, #0
 8012aac:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8012aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ab0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d00b      	beq.n	8012ad0 <tcp_slowtmr+0x54c>
 8012ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012abe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012ac0:	6912      	ldr	r2, [r2, #16]
 8012ac2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012ac4:	4610      	mov	r0, r2
 8012ac6:	4798      	blx	r3
 8012ac8:	4603      	mov	r3, r0
 8012aca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8012ace:	e002      	b.n	8012ad6 <tcp_slowtmr+0x552>
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8012ad6:	4b14      	ldr	r3, [pc, #80]	; (8012b28 <tcp_slowtmr+0x5a4>)
 8012ad8:	781b      	ldrb	r3, [r3, #0]
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d000      	beq.n	8012ae0 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8012ade:	e562      	b.n	80125a6 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8012ae0:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d102      	bne.n	8012aee <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8012ae8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012aea:	f004 f8a3 	bl	8016c34 <tcp_output>
  while (pcb != NULL) {
 8012aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	f47f ad5e 	bne.w	80125b2 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8012af6:	2300      	movs	r3, #0
 8012af8:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8012afa:	4b0c      	ldr	r3, [pc, #48]	; (8012b2c <tcp_slowtmr+0x5a8>)
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012b00:	e069      	b.n	8012bd6 <tcp_slowtmr+0x652>
 8012b02:	bf00      	nop
 8012b04:	2000d7c0 	.word	0x2000d7c0
 8012b08:	000a4cb8 	.word	0x000a4cb8
 8012b0c:	10624dd3 	.word	0x10624dd3
 8012b10:	000124f8 	.word	0x000124f8
 8012b14:	2000d7bc 	.word	0x2000d7bc
 8012b18:	0801fc28 	.word	0x0801fc28
 8012b1c:	08020060 	.word	0x08020060
 8012b20:	0801fc6c 	.word	0x0801fc6c
 8012b24:	0802008c 	.word	0x0802008c
 8012b28:	2000d7b8 	.word	0x2000d7b8
 8012b2c:	2000d7cc 	.word	0x2000d7cc
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b32:	7d1b      	ldrb	r3, [r3, #20]
 8012b34:	2b0a      	cmp	r3, #10
 8012b36:	d006      	beq.n	8012b46 <tcp_slowtmr+0x5c2>
 8012b38:	4b2b      	ldr	r3, [pc, #172]	; (8012be8 <tcp_slowtmr+0x664>)
 8012b3a:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8012b3e:	492b      	ldr	r1, [pc, #172]	; (8012bec <tcp_slowtmr+0x668>)
 8012b40:	482b      	ldr	r0, [pc, #172]	; (8012bf0 <tcp_slowtmr+0x66c>)
 8012b42:	f009 f8bb 	bl	801bcbc <iprintf>
    pcb_remove = 0;
 8012b46:	2300      	movs	r3, #0
 8012b48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8012b4c:	4b29      	ldr	r3, [pc, #164]	; (8012bf4 <tcp_slowtmr+0x670>)
 8012b4e:	681a      	ldr	r2, [r3, #0]
 8012b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b52:	6a1b      	ldr	r3, [r3, #32]
 8012b54:	1ad3      	subs	r3, r2, r3
 8012b56:	2bf0      	cmp	r3, #240	; 0xf0
 8012b58:	d904      	bls.n	8012b64 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8012b5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b5e:	3301      	adds	r3, #1
 8012b60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012b64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d02f      	beq.n	8012bcc <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8012b6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012b6e:	f000 fbf9 	bl	8013364 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8012b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d010      	beq.n	8012b9a <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8012b78:	4b1f      	ldr	r3, [pc, #124]	; (8012bf8 <tcp_slowtmr+0x674>)
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012b7e:	429a      	cmp	r2, r3
 8012b80:	d106      	bne.n	8012b90 <tcp_slowtmr+0x60c>
 8012b82:	4b19      	ldr	r3, [pc, #100]	; (8012be8 <tcp_slowtmr+0x664>)
 8012b84:	f240 52af 	movw	r2, #1455	; 0x5af
 8012b88:	491c      	ldr	r1, [pc, #112]	; (8012bfc <tcp_slowtmr+0x678>)
 8012b8a:	4819      	ldr	r0, [pc, #100]	; (8012bf0 <tcp_slowtmr+0x66c>)
 8012b8c:	f009 f896 	bl	801bcbc <iprintf>
        prev->next = pcb->next;
 8012b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b92:	68da      	ldr	r2, [r3, #12]
 8012b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b96:	60da      	str	r2, [r3, #12]
 8012b98:	e00f      	b.n	8012bba <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8012b9a:	4b17      	ldr	r3, [pc, #92]	; (8012bf8 <tcp_slowtmr+0x674>)
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012ba0:	429a      	cmp	r2, r3
 8012ba2:	d006      	beq.n	8012bb2 <tcp_slowtmr+0x62e>
 8012ba4:	4b10      	ldr	r3, [pc, #64]	; (8012be8 <tcp_slowtmr+0x664>)
 8012ba6:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8012baa:	4915      	ldr	r1, [pc, #84]	; (8012c00 <tcp_slowtmr+0x67c>)
 8012bac:	4810      	ldr	r0, [pc, #64]	; (8012bf0 <tcp_slowtmr+0x66c>)
 8012bae:	f009 f885 	bl	801bcbc <iprintf>
        tcp_tw_pcbs = pcb->next;
 8012bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bb4:	68db      	ldr	r3, [r3, #12]
 8012bb6:	4a10      	ldr	r2, [pc, #64]	; (8012bf8 <tcp_slowtmr+0x674>)
 8012bb8:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8012bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bbc:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8012bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bc0:	68db      	ldr	r3, [r3, #12]
 8012bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012bc4:	69f8      	ldr	r0, [r7, #28]
 8012bc6:	f7ff f805 	bl	8011bd4 <tcp_free>
 8012bca:	e004      	b.n	8012bd6 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8012bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bce:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bd2:	68db      	ldr	r3, [r3, #12]
 8012bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d1a9      	bne.n	8012b30 <tcp_slowtmr+0x5ac>
    }
  }
}
 8012bdc:	bf00      	nop
 8012bde:	bf00      	nop
 8012be0:	3730      	adds	r7, #48	; 0x30
 8012be2:	46bd      	mov	sp, r7
 8012be4:	bdb0      	pop	{r4, r5, r7, pc}
 8012be6:	bf00      	nop
 8012be8:	0801fc28 	.word	0x0801fc28
 8012bec:	080200b8 	.word	0x080200b8
 8012bf0:	0801fc6c 	.word	0x0801fc6c
 8012bf4:	2000d7c0 	.word	0x2000d7c0
 8012bf8:	2000d7cc 	.word	0x2000d7cc
 8012bfc:	080200e8 	.word	0x080200e8
 8012c00:	08020110 	.word	0x08020110

08012c04 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8012c04:	b580      	push	{r7, lr}
 8012c06:	b082      	sub	sp, #8
 8012c08:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8012c0a:	4b2d      	ldr	r3, [pc, #180]	; (8012cc0 <tcp_fasttmr+0xbc>)
 8012c0c:	781b      	ldrb	r3, [r3, #0]
 8012c0e:	3301      	adds	r3, #1
 8012c10:	b2da      	uxtb	r2, r3
 8012c12:	4b2b      	ldr	r3, [pc, #172]	; (8012cc0 <tcp_fasttmr+0xbc>)
 8012c14:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8012c16:	4b2b      	ldr	r3, [pc, #172]	; (8012cc4 <tcp_fasttmr+0xc0>)
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012c1c:	e048      	b.n	8012cb0 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	7f9a      	ldrb	r2, [r3, #30]
 8012c22:	4b27      	ldr	r3, [pc, #156]	; (8012cc0 <tcp_fasttmr+0xbc>)
 8012c24:	781b      	ldrb	r3, [r3, #0]
 8012c26:	429a      	cmp	r2, r3
 8012c28:	d03f      	beq.n	8012caa <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8012c2a:	4b25      	ldr	r3, [pc, #148]	; (8012cc0 <tcp_fasttmr+0xbc>)
 8012c2c:	781a      	ldrb	r2, [r3, #0]
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	8b5b      	ldrh	r3, [r3, #26]
 8012c36:	f003 0301 	and.w	r3, r3, #1
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d010      	beq.n	8012c60 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	8b5b      	ldrh	r3, [r3, #26]
 8012c42:	f043 0302 	orr.w	r3, r3, #2
 8012c46:	b29a      	uxth	r2, r3
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8012c4c:	6878      	ldr	r0, [r7, #4]
 8012c4e:	f003 fff1 	bl	8016c34 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	8b5b      	ldrh	r3, [r3, #26]
 8012c56:	f023 0303 	bic.w	r3, r3, #3
 8012c5a:	b29a      	uxth	r2, r3
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	8b5b      	ldrh	r3, [r3, #26]
 8012c64:	f003 0308 	and.w	r3, r3, #8
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d009      	beq.n	8012c80 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	8b5b      	ldrh	r3, [r3, #26]
 8012c70:	f023 0308 	bic.w	r3, r3, #8
 8012c74:	b29a      	uxth	r2, r3
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8012c7a:	6878      	ldr	r0, [r7, #4]
 8012c7c:	f7ff f93e 	bl	8011efc <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	68db      	ldr	r3, [r3, #12]
 8012c84:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d00a      	beq.n	8012ca4 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8012c8e:	4b0e      	ldr	r3, [pc, #56]	; (8012cc8 <tcp_fasttmr+0xc4>)
 8012c90:	2200      	movs	r2, #0
 8012c92:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8012c94:	6878      	ldr	r0, [r7, #4]
 8012c96:	f000 f819 	bl	8012ccc <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8012c9a:	4b0b      	ldr	r3, [pc, #44]	; (8012cc8 <tcp_fasttmr+0xc4>)
 8012c9c:	781b      	ldrb	r3, [r3, #0]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d000      	beq.n	8012ca4 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8012ca2:	e7b8      	b.n	8012c16 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8012ca4:	683b      	ldr	r3, [r7, #0]
 8012ca6:	607b      	str	r3, [r7, #4]
 8012ca8:	e002      	b.n	8012cb0 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	68db      	ldr	r3, [r3, #12]
 8012cae:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d1b3      	bne.n	8012c1e <tcp_fasttmr+0x1a>
    }
  }
}
 8012cb6:	bf00      	nop
 8012cb8:	bf00      	nop
 8012cba:	3708      	adds	r7, #8
 8012cbc:	46bd      	mov	sp, r7
 8012cbe:	bd80      	pop	{r7, pc}
 8012cc0:	200047f2 	.word	0x200047f2
 8012cc4:	2000d7bc 	.word	0x2000d7bc
 8012cc8:	2000d7b8 	.word	0x2000d7b8

08012ccc <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8012ccc:	b590      	push	{r4, r7, lr}
 8012cce:	b085      	sub	sp, #20
 8012cd0:	af00      	add	r7, sp, #0
 8012cd2:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	d109      	bne.n	8012cee <tcp_process_refused_data+0x22>
 8012cda:	4b37      	ldr	r3, [pc, #220]	; (8012db8 <tcp_process_refused_data+0xec>)
 8012cdc:	f240 6209 	movw	r2, #1545	; 0x609
 8012ce0:	4936      	ldr	r1, [pc, #216]	; (8012dbc <tcp_process_refused_data+0xf0>)
 8012ce2:	4837      	ldr	r0, [pc, #220]	; (8012dc0 <tcp_process_refused_data+0xf4>)
 8012ce4:	f008 ffea 	bl	801bcbc <iprintf>
 8012ce8:	f06f 030f 	mvn.w	r3, #15
 8012cec:	e060      	b.n	8012db0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012cf2:	7b5b      	ldrb	r3, [r3, #13]
 8012cf4:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012cfa:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	2200      	movs	r2, #0
 8012d00:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d00b      	beq.n	8012d24 <tcp_process_refused_data+0x58>
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	6918      	ldr	r0, [r3, #16]
 8012d16:	2300      	movs	r3, #0
 8012d18:	68ba      	ldr	r2, [r7, #8]
 8012d1a:	6879      	ldr	r1, [r7, #4]
 8012d1c:	47a0      	blx	r4
 8012d1e:	4603      	mov	r3, r0
 8012d20:	73fb      	strb	r3, [r7, #15]
 8012d22:	e007      	b.n	8012d34 <tcp_process_refused_data+0x68>
 8012d24:	2300      	movs	r3, #0
 8012d26:	68ba      	ldr	r2, [r7, #8]
 8012d28:	6879      	ldr	r1, [r7, #4]
 8012d2a:	2000      	movs	r0, #0
 8012d2c:	f000 f8a4 	bl	8012e78 <tcp_recv_null>
 8012d30:	4603      	mov	r3, r0
 8012d32:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8012d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d12a      	bne.n	8012d92 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8012d3c:	7bbb      	ldrb	r3, [r7, #14]
 8012d3e:	f003 0320 	and.w	r3, r3, #32
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d033      	beq.n	8012dae <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012d4a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012d4e:	d005      	beq.n	8012d5c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012d54:	3301      	adds	r3, #1
 8012d56:	b29a      	uxth	r2, r3
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d00b      	beq.n	8012d7e <tcp_process_refused_data+0xb2>
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	6918      	ldr	r0, [r3, #16]
 8012d70:	2300      	movs	r3, #0
 8012d72:	2200      	movs	r2, #0
 8012d74:	6879      	ldr	r1, [r7, #4]
 8012d76:	47a0      	blx	r4
 8012d78:	4603      	mov	r3, r0
 8012d7a:	73fb      	strb	r3, [r7, #15]
 8012d7c:	e001      	b.n	8012d82 <tcp_process_refused_data+0xb6>
 8012d7e:	2300      	movs	r3, #0
 8012d80:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8012d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d86:	f113 0f0d 	cmn.w	r3, #13
 8012d8a:	d110      	bne.n	8012dae <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8012d8c:	f06f 030c 	mvn.w	r3, #12
 8012d90:	e00e      	b.n	8012db0 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8012d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d96:	f113 0f0d 	cmn.w	r3, #13
 8012d9a:	d102      	bne.n	8012da2 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8012d9c:	f06f 030c 	mvn.w	r3, #12
 8012da0:	e006      	b.n	8012db0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	68ba      	ldr	r2, [r7, #8]
 8012da6:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8012da8:	f06f 0304 	mvn.w	r3, #4
 8012dac:	e000      	b.n	8012db0 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8012dae:	2300      	movs	r3, #0
}
 8012db0:	4618      	mov	r0, r3
 8012db2:	3714      	adds	r7, #20
 8012db4:	46bd      	mov	sp, r7
 8012db6:	bd90      	pop	{r4, r7, pc}
 8012db8:	0801fc28 	.word	0x0801fc28
 8012dbc:	08020138 	.word	0x08020138
 8012dc0:	0801fc6c 	.word	0x0801fc6c

08012dc4 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8012dc4:	b580      	push	{r7, lr}
 8012dc6:	b084      	sub	sp, #16
 8012dc8:	af00      	add	r7, sp, #0
 8012dca:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8012dcc:	e007      	b.n	8012dde <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8012dd4:	6878      	ldr	r0, [r7, #4]
 8012dd6:	f000 f80a 	bl	8012dee <tcp_seg_free>
    seg = next;
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d1f4      	bne.n	8012dce <tcp_segs_free+0xa>
  }
}
 8012de4:	bf00      	nop
 8012de6:	bf00      	nop
 8012de8:	3710      	adds	r7, #16
 8012dea:	46bd      	mov	sp, r7
 8012dec:	bd80      	pop	{r7, pc}

08012dee <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8012dee:	b580      	push	{r7, lr}
 8012df0:	b082      	sub	sp, #8
 8012df2:	af00      	add	r7, sp, #0
 8012df4:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d00c      	beq.n	8012e16 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	685b      	ldr	r3, [r3, #4]
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d004      	beq.n	8012e0e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	685b      	ldr	r3, [r3, #4]
 8012e08:	4618      	mov	r0, r3
 8012e0a:	f7fe fc27 	bl	801165c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8012e0e:	6879      	ldr	r1, [r7, #4]
 8012e10:	2003      	movs	r0, #3
 8012e12:	f7fd fd4d 	bl	80108b0 <memp_free>
  }
}
 8012e16:	bf00      	nop
 8012e18:	3708      	adds	r7, #8
 8012e1a:	46bd      	mov	sp, r7
 8012e1c:	bd80      	pop	{r7, pc}
	...

08012e20 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012e20:	b580      	push	{r7, lr}
 8012e22:	b084      	sub	sp, #16
 8012e24:	af00      	add	r7, sp, #0
 8012e26:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d106      	bne.n	8012e3c <tcp_seg_copy+0x1c>
 8012e2e:	4b0f      	ldr	r3, [pc, #60]	; (8012e6c <tcp_seg_copy+0x4c>)
 8012e30:	f240 6282 	movw	r2, #1666	; 0x682
 8012e34:	490e      	ldr	r1, [pc, #56]	; (8012e70 <tcp_seg_copy+0x50>)
 8012e36:	480f      	ldr	r0, [pc, #60]	; (8012e74 <tcp_seg_copy+0x54>)
 8012e38:	f008 ff40 	bl	801bcbc <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012e3c:	2003      	movs	r0, #3
 8012e3e:	f7fd fce5 	bl	801080c <memp_malloc>
 8012e42:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012e44:	68fb      	ldr	r3, [r7, #12]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d101      	bne.n	8012e4e <tcp_seg_copy+0x2e>
    return NULL;
 8012e4a:	2300      	movs	r3, #0
 8012e4c:	e00a      	b.n	8012e64 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8012e4e:	2210      	movs	r2, #16
 8012e50:	6879      	ldr	r1, [r7, #4]
 8012e52:	68f8      	ldr	r0, [r7, #12]
 8012e54:	f008 fada 	bl	801b40c <memcpy>
  pbuf_ref(cseg->p);
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	685b      	ldr	r3, [r3, #4]
 8012e5c:	4618      	mov	r0, r3
 8012e5e:	f7fe fca3 	bl	80117a8 <pbuf_ref>
  return cseg;
 8012e62:	68fb      	ldr	r3, [r7, #12]
}
 8012e64:	4618      	mov	r0, r3
 8012e66:	3710      	adds	r7, #16
 8012e68:	46bd      	mov	sp, r7
 8012e6a:	bd80      	pop	{r7, pc}
 8012e6c:	0801fc28 	.word	0x0801fc28
 8012e70:	0802017c 	.word	0x0802017c
 8012e74:	0801fc6c 	.word	0x0801fc6c

08012e78 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8012e78:	b580      	push	{r7, lr}
 8012e7a:	b084      	sub	sp, #16
 8012e7c:	af00      	add	r7, sp, #0
 8012e7e:	60f8      	str	r0, [r7, #12]
 8012e80:	60b9      	str	r1, [r7, #8]
 8012e82:	607a      	str	r2, [r7, #4]
 8012e84:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8012e86:	68bb      	ldr	r3, [r7, #8]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d109      	bne.n	8012ea0 <tcp_recv_null+0x28>
 8012e8c:	4b12      	ldr	r3, [pc, #72]	; (8012ed8 <tcp_recv_null+0x60>)
 8012e8e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8012e92:	4912      	ldr	r1, [pc, #72]	; (8012edc <tcp_recv_null+0x64>)
 8012e94:	4812      	ldr	r0, [pc, #72]	; (8012ee0 <tcp_recv_null+0x68>)
 8012e96:	f008 ff11 	bl	801bcbc <iprintf>
 8012e9a:	f06f 030f 	mvn.w	r3, #15
 8012e9e:	e016      	b.n	8012ece <tcp_recv_null+0x56>

  if (p != NULL) {
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d009      	beq.n	8012eba <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	891b      	ldrh	r3, [r3, #8]
 8012eaa:	4619      	mov	r1, r3
 8012eac:	68b8      	ldr	r0, [r7, #8]
 8012eae:	f7ff fad3 	bl	8012458 <tcp_recved>
    pbuf_free(p);
 8012eb2:	6878      	ldr	r0, [r7, #4]
 8012eb4:	f7fe fbd2 	bl	801165c <pbuf_free>
 8012eb8:	e008      	b.n	8012ecc <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8012eba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d104      	bne.n	8012ecc <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012ec2:	68b8      	ldr	r0, [r7, #8]
 8012ec4:	f7ff f884 	bl	8011fd0 <tcp_close>
 8012ec8:	4603      	mov	r3, r0
 8012eca:	e000      	b.n	8012ece <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8012ecc:	2300      	movs	r3, #0
}
 8012ece:	4618      	mov	r0, r3
 8012ed0:	3710      	adds	r7, #16
 8012ed2:	46bd      	mov	sp, r7
 8012ed4:	bd80      	pop	{r7, pc}
 8012ed6:	bf00      	nop
 8012ed8:	0801fc28 	.word	0x0801fc28
 8012edc:	08020198 	.word	0x08020198
 8012ee0:	0801fc6c 	.word	0x0801fc6c

08012ee4 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012ee4:	b580      	push	{r7, lr}
 8012ee6:	b086      	sub	sp, #24
 8012ee8:	af00      	add	r7, sp, #0
 8012eea:	4603      	mov	r3, r0
 8012eec:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8012eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	db01      	blt.n	8012efa <tcp_kill_prio+0x16>
 8012ef6:	79fb      	ldrb	r3, [r7, #7]
 8012ef8:	e000      	b.n	8012efc <tcp_kill_prio+0x18>
 8012efa:	237f      	movs	r3, #127	; 0x7f
 8012efc:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8012efe:	7afb      	ldrb	r3, [r7, #11]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d034      	beq.n	8012f6e <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012f04:	7afb      	ldrb	r3, [r7, #11]
 8012f06:	3b01      	subs	r3, #1
 8012f08:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012f0e:	2300      	movs	r3, #0
 8012f10:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012f12:	4b19      	ldr	r3, [pc, #100]	; (8012f78 <tcp_kill_prio+0x94>)
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	617b      	str	r3, [r7, #20]
 8012f18:	e01f      	b.n	8012f5a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8012f1a:	697b      	ldr	r3, [r7, #20]
 8012f1c:	7d5b      	ldrb	r3, [r3, #21]
 8012f1e:	7afa      	ldrb	r2, [r7, #11]
 8012f20:	429a      	cmp	r2, r3
 8012f22:	d80c      	bhi.n	8012f3e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012f24:	697b      	ldr	r3, [r7, #20]
 8012f26:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012f28:	7afa      	ldrb	r2, [r7, #11]
 8012f2a:	429a      	cmp	r2, r3
 8012f2c:	d112      	bne.n	8012f54 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012f2e:	4b13      	ldr	r3, [pc, #76]	; (8012f7c <tcp_kill_prio+0x98>)
 8012f30:	681a      	ldr	r2, [r3, #0]
 8012f32:	697b      	ldr	r3, [r7, #20]
 8012f34:	6a1b      	ldr	r3, [r3, #32]
 8012f36:	1ad3      	subs	r3, r2, r3
 8012f38:	68fa      	ldr	r2, [r7, #12]
 8012f3a:	429a      	cmp	r2, r3
 8012f3c:	d80a      	bhi.n	8012f54 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8012f3e:	4b0f      	ldr	r3, [pc, #60]	; (8012f7c <tcp_kill_prio+0x98>)
 8012f40:	681a      	ldr	r2, [r3, #0]
 8012f42:	697b      	ldr	r3, [r7, #20]
 8012f44:	6a1b      	ldr	r3, [r3, #32]
 8012f46:	1ad3      	subs	r3, r2, r3
 8012f48:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8012f4a:	697b      	ldr	r3, [r7, #20]
 8012f4c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8012f4e:	697b      	ldr	r3, [r7, #20]
 8012f50:	7d5b      	ldrb	r3, [r3, #21]
 8012f52:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012f54:	697b      	ldr	r3, [r7, #20]
 8012f56:	68db      	ldr	r3, [r3, #12]
 8012f58:	617b      	str	r3, [r7, #20]
 8012f5a:	697b      	ldr	r3, [r7, #20]
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d1dc      	bne.n	8012f1a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8012f60:	693b      	ldr	r3, [r7, #16]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d004      	beq.n	8012f70 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012f66:	6938      	ldr	r0, [r7, #16]
 8012f68:	f7ff f978 	bl	801225c <tcp_abort>
 8012f6c:	e000      	b.n	8012f70 <tcp_kill_prio+0x8c>
    return;
 8012f6e:	bf00      	nop
  }
}
 8012f70:	3718      	adds	r7, #24
 8012f72:	46bd      	mov	sp, r7
 8012f74:	bd80      	pop	{r7, pc}
 8012f76:	bf00      	nop
 8012f78:	2000d7bc 	.word	0x2000d7bc
 8012f7c:	2000d7c0 	.word	0x2000d7c0

08012f80 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8012f80:	b580      	push	{r7, lr}
 8012f82:	b086      	sub	sp, #24
 8012f84:	af00      	add	r7, sp, #0
 8012f86:	4603      	mov	r3, r0
 8012f88:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8012f8a:	79fb      	ldrb	r3, [r7, #7]
 8012f8c:	2b08      	cmp	r3, #8
 8012f8e:	d009      	beq.n	8012fa4 <tcp_kill_state+0x24>
 8012f90:	79fb      	ldrb	r3, [r7, #7]
 8012f92:	2b09      	cmp	r3, #9
 8012f94:	d006      	beq.n	8012fa4 <tcp_kill_state+0x24>
 8012f96:	4b1a      	ldr	r3, [pc, #104]	; (8013000 <tcp_kill_state+0x80>)
 8012f98:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8012f9c:	4919      	ldr	r1, [pc, #100]	; (8013004 <tcp_kill_state+0x84>)
 8012f9e:	481a      	ldr	r0, [pc, #104]	; (8013008 <tcp_kill_state+0x88>)
 8012fa0:	f008 fe8c 	bl	801bcbc <iprintf>

  inactivity = 0;
 8012fa4:	2300      	movs	r3, #0
 8012fa6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012fa8:	2300      	movs	r3, #0
 8012faa:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012fac:	4b17      	ldr	r3, [pc, #92]	; (801300c <tcp_kill_state+0x8c>)
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	617b      	str	r3, [r7, #20]
 8012fb2:	e017      	b.n	8012fe4 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8012fb4:	697b      	ldr	r3, [r7, #20]
 8012fb6:	7d1b      	ldrb	r3, [r3, #20]
 8012fb8:	79fa      	ldrb	r2, [r7, #7]
 8012fba:	429a      	cmp	r2, r3
 8012fbc:	d10f      	bne.n	8012fde <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012fbe:	4b14      	ldr	r3, [pc, #80]	; (8013010 <tcp_kill_state+0x90>)
 8012fc0:	681a      	ldr	r2, [r3, #0]
 8012fc2:	697b      	ldr	r3, [r7, #20]
 8012fc4:	6a1b      	ldr	r3, [r3, #32]
 8012fc6:	1ad3      	subs	r3, r2, r3
 8012fc8:	68fa      	ldr	r2, [r7, #12]
 8012fca:	429a      	cmp	r2, r3
 8012fcc:	d807      	bhi.n	8012fde <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8012fce:	4b10      	ldr	r3, [pc, #64]	; (8013010 <tcp_kill_state+0x90>)
 8012fd0:	681a      	ldr	r2, [r3, #0]
 8012fd2:	697b      	ldr	r3, [r7, #20]
 8012fd4:	6a1b      	ldr	r3, [r3, #32]
 8012fd6:	1ad3      	subs	r3, r2, r3
 8012fd8:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8012fda:	697b      	ldr	r3, [r7, #20]
 8012fdc:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012fde:	697b      	ldr	r3, [r7, #20]
 8012fe0:	68db      	ldr	r3, [r3, #12]
 8012fe2:	617b      	str	r3, [r7, #20]
 8012fe4:	697b      	ldr	r3, [r7, #20]
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d1e4      	bne.n	8012fb4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8012fea:	693b      	ldr	r3, [r7, #16]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d003      	beq.n	8012ff8 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012ff0:	2100      	movs	r1, #0
 8012ff2:	6938      	ldr	r0, [r7, #16]
 8012ff4:	f7ff f874 	bl	80120e0 <tcp_abandon>
  }
}
 8012ff8:	bf00      	nop
 8012ffa:	3718      	adds	r7, #24
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	bd80      	pop	{r7, pc}
 8013000:	0801fc28 	.word	0x0801fc28
 8013004:	080201b4 	.word	0x080201b4
 8013008:	0801fc6c 	.word	0x0801fc6c
 801300c:	2000d7bc 	.word	0x2000d7bc
 8013010:	2000d7c0 	.word	0x2000d7c0

08013014 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b084      	sub	sp, #16
 8013018:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801301a:	2300      	movs	r3, #0
 801301c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801301e:	2300      	movs	r3, #0
 8013020:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013022:	4b12      	ldr	r3, [pc, #72]	; (801306c <tcp_kill_timewait+0x58>)
 8013024:	681b      	ldr	r3, [r3, #0]
 8013026:	60fb      	str	r3, [r7, #12]
 8013028:	e012      	b.n	8013050 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801302a:	4b11      	ldr	r3, [pc, #68]	; (8013070 <tcp_kill_timewait+0x5c>)
 801302c:	681a      	ldr	r2, [r3, #0]
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	6a1b      	ldr	r3, [r3, #32]
 8013032:	1ad3      	subs	r3, r2, r3
 8013034:	687a      	ldr	r2, [r7, #4]
 8013036:	429a      	cmp	r2, r3
 8013038:	d807      	bhi.n	801304a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801303a:	4b0d      	ldr	r3, [pc, #52]	; (8013070 <tcp_kill_timewait+0x5c>)
 801303c:	681a      	ldr	r2, [r3, #0]
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	6a1b      	ldr	r3, [r3, #32]
 8013042:	1ad3      	subs	r3, r2, r3
 8013044:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	68db      	ldr	r3, [r3, #12]
 801304e:	60fb      	str	r3, [r7, #12]
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d1e9      	bne.n	801302a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	2b00      	cmp	r3, #0
 801305a:	d002      	beq.n	8013062 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801305c:	68b8      	ldr	r0, [r7, #8]
 801305e:	f7ff f8fd 	bl	801225c <tcp_abort>
  }
}
 8013062:	bf00      	nop
 8013064:	3710      	adds	r7, #16
 8013066:	46bd      	mov	sp, r7
 8013068:	bd80      	pop	{r7, pc}
 801306a:	bf00      	nop
 801306c:	2000d7cc 	.word	0x2000d7cc
 8013070:	2000d7c0 	.word	0x2000d7c0

08013074 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b082      	sub	sp, #8
 8013078:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801307a:	4b10      	ldr	r3, [pc, #64]	; (80130bc <tcp_handle_closepend+0x48>)
 801307c:	681b      	ldr	r3, [r3, #0]
 801307e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013080:	e014      	b.n	80130ac <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	68db      	ldr	r3, [r3, #12]
 8013086:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	8b5b      	ldrh	r3, [r3, #26]
 801308c:	f003 0308 	and.w	r3, r3, #8
 8013090:	2b00      	cmp	r3, #0
 8013092:	d009      	beq.n	80130a8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	8b5b      	ldrh	r3, [r3, #26]
 8013098:	f023 0308 	bic.w	r3, r3, #8
 801309c:	b29a      	uxth	r2, r3
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80130a2:	6878      	ldr	r0, [r7, #4]
 80130a4:	f7fe ff2a 	bl	8011efc <tcp_close_shutdown_fin>
    }
    pcb = next;
 80130a8:	683b      	ldr	r3, [r7, #0]
 80130aa:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d1e7      	bne.n	8013082 <tcp_handle_closepend+0xe>
  }
}
 80130b2:	bf00      	nop
 80130b4:	bf00      	nop
 80130b6:	3708      	adds	r7, #8
 80130b8:	46bd      	mov	sp, r7
 80130ba:	bd80      	pop	{r7, pc}
 80130bc:	2000d7bc 	.word	0x2000d7bc

080130c0 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80130c0:	b580      	push	{r7, lr}
 80130c2:	b084      	sub	sp, #16
 80130c4:	af00      	add	r7, sp, #0
 80130c6:	4603      	mov	r3, r0
 80130c8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80130ca:	2001      	movs	r0, #1
 80130cc:	f7fd fb9e 	bl	801080c <memp_malloc>
 80130d0:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80130d2:	68fb      	ldr	r3, [r7, #12]
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d126      	bne.n	8013126 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80130d8:	f7ff ffcc 	bl	8013074 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80130dc:	f7ff ff9a 	bl	8013014 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80130e0:	2001      	movs	r0, #1
 80130e2:	f7fd fb93 	bl	801080c <memp_malloc>
 80130e6:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d11b      	bne.n	8013126 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80130ee:	2009      	movs	r0, #9
 80130f0:	f7ff ff46 	bl	8012f80 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80130f4:	2001      	movs	r0, #1
 80130f6:	f7fd fb89 	bl	801080c <memp_malloc>
 80130fa:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d111      	bne.n	8013126 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8013102:	2008      	movs	r0, #8
 8013104:	f7ff ff3c 	bl	8012f80 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013108:	2001      	movs	r0, #1
 801310a:	f7fd fb7f 	bl	801080c <memp_malloc>
 801310e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	2b00      	cmp	r3, #0
 8013114:	d107      	bne.n	8013126 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8013116:	79fb      	ldrb	r3, [r7, #7]
 8013118:	4618      	mov	r0, r3
 801311a:	f7ff fee3 	bl	8012ee4 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801311e:	2001      	movs	r0, #1
 8013120:	f7fd fb74 	bl	801080c <memp_malloc>
 8013124:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8013126:	68fb      	ldr	r3, [r7, #12]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d03f      	beq.n	80131ac <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801312c:	229c      	movs	r2, #156	; 0x9c
 801312e:	2100      	movs	r1, #0
 8013130:	68f8      	ldr	r0, [r7, #12]
 8013132:	f008 f979 	bl	801b428 <memset>
    pcb->prio = prio;
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	79fa      	ldrb	r2, [r7, #7]
 801313a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801313c:	68fb      	ldr	r3, [r7, #12]
 801313e:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8013142:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8013146:	68fb      	ldr	r3, [r7, #12]
 8013148:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801314c:	855a      	strh	r2, [r3, #42]	; 0x2a
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	22ff      	movs	r2, #255	; 0xff
 801315a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801315c:	68fb      	ldr	r3, [r7, #12]
 801315e:	f44f 7206 	mov.w	r2, #536	; 0x218
 8013162:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8013164:	68fb      	ldr	r3, [r7, #12]
 8013166:	2206      	movs	r2, #6
 8013168:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	2206      	movs	r2, #6
 8013170:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013178:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801317a:	68fb      	ldr	r3, [r7, #12]
 801317c:	2201      	movs	r2, #1
 801317e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8013182:	4b0d      	ldr	r3, [pc, #52]	; (80131b8 <tcp_alloc+0xf8>)
 8013184:	681a      	ldr	r2, [r3, #0]
 8013186:	68fb      	ldr	r3, [r7, #12]
 8013188:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801318a:	4b0c      	ldr	r3, [pc, #48]	; (80131bc <tcp_alloc+0xfc>)
 801318c:	781a      	ldrb	r2, [r3, #0]
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8013192:	68fb      	ldr	r3, [r7, #12]
 8013194:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8013198:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	4a08      	ldr	r2, [pc, #32]	; (80131c0 <tcp_alloc+0x100>)
 80131a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80131a4:	68fb      	ldr	r3, [r7, #12]
 80131a6:	4a07      	ldr	r2, [pc, #28]	; (80131c4 <tcp_alloc+0x104>)
 80131a8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80131ac:	68fb      	ldr	r3, [r7, #12]
}
 80131ae:	4618      	mov	r0, r3
 80131b0:	3710      	adds	r7, #16
 80131b2:	46bd      	mov	sp, r7
 80131b4:	bd80      	pop	{r7, pc}
 80131b6:	bf00      	nop
 80131b8:	2000d7c0 	.word	0x2000d7c0
 80131bc:	200047f2 	.word	0x200047f2
 80131c0:	08012e79 	.word	0x08012e79
 80131c4:	006ddd00 	.word	0x006ddd00

080131c8 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80131c8:	b580      	push	{r7, lr}
 80131ca:	b084      	sub	sp, #16
 80131cc:	af00      	add	r7, sp, #0
 80131ce:	4603      	mov	r3, r0
 80131d0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80131d2:	2040      	movs	r0, #64	; 0x40
 80131d4:	f7ff ff74 	bl	80130c0 <tcp_alloc>
 80131d8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80131da:	68fb      	ldr	r3, [r7, #12]
}
 80131dc:	4618      	mov	r0, r3
 80131de:	3710      	adds	r7, #16
 80131e0:	46bd      	mov	sp, r7
 80131e2:	bd80      	pop	{r7, pc}

080131e4 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80131e4:	b480      	push	{r7}
 80131e6:	b083      	sub	sp, #12
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	6078      	str	r0, [r7, #4]
 80131ec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d002      	beq.n	80131fa <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	683a      	ldr	r2, [r7, #0]
 80131f8:	611a      	str	r2, [r3, #16]
  }
}
 80131fa:	bf00      	nop
 80131fc:	370c      	adds	r7, #12
 80131fe:	46bd      	mov	sp, r7
 8013200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013204:	4770      	bx	lr
	...

08013208 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8013208:	b580      	push	{r7, lr}
 801320a:	b082      	sub	sp, #8
 801320c:	af00      	add	r7, sp, #0
 801320e:	6078      	str	r0, [r7, #4]
 8013210:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d00e      	beq.n	8013236 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	7d1b      	ldrb	r3, [r3, #20]
 801321c:	2b01      	cmp	r3, #1
 801321e:	d106      	bne.n	801322e <tcp_recv+0x26>
 8013220:	4b07      	ldr	r3, [pc, #28]	; (8013240 <tcp_recv+0x38>)
 8013222:	f240 72df 	movw	r2, #2015	; 0x7df
 8013226:	4907      	ldr	r1, [pc, #28]	; (8013244 <tcp_recv+0x3c>)
 8013228:	4807      	ldr	r0, [pc, #28]	; (8013248 <tcp_recv+0x40>)
 801322a:	f008 fd47 	bl	801bcbc <iprintf>
    pcb->recv = recv;
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	683a      	ldr	r2, [r7, #0]
 8013232:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8013236:	bf00      	nop
 8013238:	3708      	adds	r7, #8
 801323a:	46bd      	mov	sp, r7
 801323c:	bd80      	pop	{r7, pc}
 801323e:	bf00      	nop
 8013240:	0801fc28 	.word	0x0801fc28
 8013244:	080201c4 	.word	0x080201c4
 8013248:	0801fc6c 	.word	0x0801fc6c

0801324c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 801324c:	b580      	push	{r7, lr}
 801324e:	b082      	sub	sp, #8
 8013250:	af00      	add	r7, sp, #0
 8013252:	6078      	str	r0, [r7, #4]
 8013254:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	2b00      	cmp	r3, #0
 801325a:	d00e      	beq.n	801327a <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	7d1b      	ldrb	r3, [r3, #20]
 8013260:	2b01      	cmp	r3, #1
 8013262:	d106      	bne.n	8013272 <tcp_sent+0x26>
 8013264:	4b07      	ldr	r3, [pc, #28]	; (8013284 <tcp_sent+0x38>)
 8013266:	f240 72f3 	movw	r2, #2035	; 0x7f3
 801326a:	4907      	ldr	r1, [pc, #28]	; (8013288 <tcp_sent+0x3c>)
 801326c:	4807      	ldr	r0, [pc, #28]	; (801328c <tcp_sent+0x40>)
 801326e:	f008 fd25 	bl	801bcbc <iprintf>
    pcb->sent = sent;
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	683a      	ldr	r2, [r7, #0]
 8013276:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 801327a:	bf00      	nop
 801327c:	3708      	adds	r7, #8
 801327e:	46bd      	mov	sp, r7
 8013280:	bd80      	pop	{r7, pc}
 8013282:	bf00      	nop
 8013284:	0801fc28 	.word	0x0801fc28
 8013288:	080201ec 	.word	0x080201ec
 801328c:	0801fc6c 	.word	0x0801fc6c

08013290 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8013290:	b580      	push	{r7, lr}
 8013292:	b082      	sub	sp, #8
 8013294:	af00      	add	r7, sp, #0
 8013296:	6078      	str	r0, [r7, #4]
 8013298:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d00e      	beq.n	80132be <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	7d1b      	ldrb	r3, [r3, #20]
 80132a4:	2b01      	cmp	r3, #1
 80132a6:	d106      	bne.n	80132b6 <tcp_err+0x26>
 80132a8:	4b07      	ldr	r3, [pc, #28]	; (80132c8 <tcp_err+0x38>)
 80132aa:	f640 020d 	movw	r2, #2061	; 0x80d
 80132ae:	4907      	ldr	r1, [pc, #28]	; (80132cc <tcp_err+0x3c>)
 80132b0:	4807      	ldr	r0, [pc, #28]	; (80132d0 <tcp_err+0x40>)
 80132b2:	f008 fd03 	bl	801bcbc <iprintf>
    pcb->errf = err;
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	683a      	ldr	r2, [r7, #0]
 80132ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 80132be:	bf00      	nop
 80132c0:	3708      	adds	r7, #8
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bd80      	pop	{r7, pc}
 80132c6:	bf00      	nop
 80132c8:	0801fc28 	.word	0x0801fc28
 80132cc:	08020214 	.word	0x08020214
 80132d0:	0801fc6c 	.word	0x0801fc6c

080132d4 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 80132d4:	b480      	push	{r7}
 80132d6:	b085      	sub	sp, #20
 80132d8:	af00      	add	r7, sp, #0
 80132da:	6078      	str	r0, [r7, #4]
 80132dc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d008      	beq.n	80132f6 <tcp_accept+0x22>
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	7d1b      	ldrb	r3, [r3, #20]
 80132e8:	2b01      	cmp	r3, #1
 80132ea:	d104      	bne.n	80132f6 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	683a      	ldr	r2, [r7, #0]
 80132f4:	619a      	str	r2, [r3, #24]
  }
}
 80132f6:	bf00      	nop
 80132f8:	3714      	adds	r7, #20
 80132fa:	46bd      	mov	sp, r7
 80132fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013300:	4770      	bx	lr
	...

08013304 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8013304:	b580      	push	{r7, lr}
 8013306:	b084      	sub	sp, #16
 8013308:	af00      	add	r7, sp, #0
 801330a:	60f8      	str	r0, [r7, #12]
 801330c:	60b9      	str	r1, [r7, #8]
 801330e:	4613      	mov	r3, r2
 8013310:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d107      	bne.n	8013328 <tcp_poll+0x24>
 8013318:	4b0e      	ldr	r3, [pc, #56]	; (8013354 <tcp_poll+0x50>)
 801331a:	f640 023d 	movw	r2, #2109	; 0x83d
 801331e:	490e      	ldr	r1, [pc, #56]	; (8013358 <tcp_poll+0x54>)
 8013320:	480e      	ldr	r0, [pc, #56]	; (801335c <tcp_poll+0x58>)
 8013322:	f008 fccb 	bl	801bcbc <iprintf>
 8013326:	e011      	b.n	801334c <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	7d1b      	ldrb	r3, [r3, #20]
 801332c:	2b01      	cmp	r3, #1
 801332e:	d106      	bne.n	801333e <tcp_poll+0x3a>
 8013330:	4b08      	ldr	r3, [pc, #32]	; (8013354 <tcp_poll+0x50>)
 8013332:	f640 023e 	movw	r2, #2110	; 0x83e
 8013336:	490a      	ldr	r1, [pc, #40]	; (8013360 <tcp_poll+0x5c>)
 8013338:	4808      	ldr	r0, [pc, #32]	; (801335c <tcp_poll+0x58>)
 801333a:	f008 fcbf 	bl	801bcbc <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	68ba      	ldr	r2, [r7, #8]
 8013342:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	79fa      	ldrb	r2, [r7, #7]
 801334a:	775a      	strb	r2, [r3, #29]
}
 801334c:	3710      	adds	r7, #16
 801334e:	46bd      	mov	sp, r7
 8013350:	bd80      	pop	{r7, pc}
 8013352:	bf00      	nop
 8013354:	0801fc28 	.word	0x0801fc28
 8013358:	0802023c 	.word	0x0802023c
 801335c:	0801fc6c 	.word	0x0801fc6c
 8013360:	08020254 	.word	0x08020254

08013364 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b082      	sub	sp, #8
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d107      	bne.n	8013382 <tcp_pcb_purge+0x1e>
 8013372:	4b21      	ldr	r3, [pc, #132]	; (80133f8 <tcp_pcb_purge+0x94>)
 8013374:	f640 0251 	movw	r2, #2129	; 0x851
 8013378:	4920      	ldr	r1, [pc, #128]	; (80133fc <tcp_pcb_purge+0x98>)
 801337a:	4821      	ldr	r0, [pc, #132]	; (8013400 <tcp_pcb_purge+0x9c>)
 801337c:	f008 fc9e 	bl	801bcbc <iprintf>
 8013380:	e037      	b.n	80133f2 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	7d1b      	ldrb	r3, [r3, #20]
 8013386:	2b00      	cmp	r3, #0
 8013388:	d033      	beq.n	80133f2 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801338e:	2b0a      	cmp	r3, #10
 8013390:	d02f      	beq.n	80133f2 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8013396:	2b01      	cmp	r3, #1
 8013398:	d02b      	beq.n	80133f2 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d007      	beq.n	80133b2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80133a6:	4618      	mov	r0, r3
 80133a8:	f7fe f958 	bl	801165c <pbuf_free>
      pcb->refused_data = NULL;
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	2200      	movs	r2, #0
 80133b0:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d002      	beq.n	80133c0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80133ba:	6878      	ldr	r0, [r7, #4]
 80133bc:	f000 f986 	bl	80136cc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80133c6:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80133cc:	4618      	mov	r0, r3
 80133ce:	f7ff fcf9 	bl	8012dc4 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80133d6:	4618      	mov	r0, r3
 80133d8:	f7ff fcf4 	bl	8012dc4 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	2200      	movs	r2, #0
 80133e0:	66da      	str	r2, [r3, #108]	; 0x6c
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	2200      	movs	r2, #0
 80133ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80133f2:	3708      	adds	r7, #8
 80133f4:	46bd      	mov	sp, r7
 80133f6:	bd80      	pop	{r7, pc}
 80133f8:	0801fc28 	.word	0x0801fc28
 80133fc:	08020274 	.word	0x08020274
 8013400:	0801fc6c 	.word	0x0801fc6c

08013404 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8013404:	b580      	push	{r7, lr}
 8013406:	b084      	sub	sp, #16
 8013408:	af00      	add	r7, sp, #0
 801340a:	6078      	str	r0, [r7, #4]
 801340c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801340e:	683b      	ldr	r3, [r7, #0]
 8013410:	2b00      	cmp	r3, #0
 8013412:	d106      	bne.n	8013422 <tcp_pcb_remove+0x1e>
 8013414:	4b3e      	ldr	r3, [pc, #248]	; (8013510 <tcp_pcb_remove+0x10c>)
 8013416:	f640 0283 	movw	r2, #2179	; 0x883
 801341a:	493e      	ldr	r1, [pc, #248]	; (8013514 <tcp_pcb_remove+0x110>)
 801341c:	483e      	ldr	r0, [pc, #248]	; (8013518 <tcp_pcb_remove+0x114>)
 801341e:	f008 fc4d 	bl	801bcbc <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	2b00      	cmp	r3, #0
 8013426:	d106      	bne.n	8013436 <tcp_pcb_remove+0x32>
 8013428:	4b39      	ldr	r3, [pc, #228]	; (8013510 <tcp_pcb_remove+0x10c>)
 801342a:	f640 0284 	movw	r2, #2180	; 0x884
 801342e:	493b      	ldr	r1, [pc, #236]	; (801351c <tcp_pcb_remove+0x118>)
 8013430:	4839      	ldr	r0, [pc, #228]	; (8013518 <tcp_pcb_remove+0x114>)
 8013432:	f008 fc43 	bl	801bcbc <iprintf>

  TCP_RMV(pcblist, pcb);
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	683a      	ldr	r2, [r7, #0]
 801343c:	429a      	cmp	r2, r3
 801343e:	d105      	bne.n	801344c <tcp_pcb_remove+0x48>
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	68da      	ldr	r2, [r3, #12]
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	601a      	str	r2, [r3, #0]
 801344a:	e013      	b.n	8013474 <tcp_pcb_remove+0x70>
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	60fb      	str	r3, [r7, #12]
 8013452:	e00c      	b.n	801346e <tcp_pcb_remove+0x6a>
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	68db      	ldr	r3, [r3, #12]
 8013458:	683a      	ldr	r2, [r7, #0]
 801345a:	429a      	cmp	r2, r3
 801345c:	d104      	bne.n	8013468 <tcp_pcb_remove+0x64>
 801345e:	683b      	ldr	r3, [r7, #0]
 8013460:	68da      	ldr	r2, [r3, #12]
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	60da      	str	r2, [r3, #12]
 8013466:	e005      	b.n	8013474 <tcp_pcb_remove+0x70>
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	68db      	ldr	r3, [r3, #12]
 801346c:	60fb      	str	r3, [r7, #12]
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	2b00      	cmp	r3, #0
 8013472:	d1ef      	bne.n	8013454 <tcp_pcb_remove+0x50>
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	2200      	movs	r2, #0
 8013478:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801347a:	6838      	ldr	r0, [r7, #0]
 801347c:	f7ff ff72 	bl	8013364 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8013480:	683b      	ldr	r3, [r7, #0]
 8013482:	7d1b      	ldrb	r3, [r3, #20]
 8013484:	2b0a      	cmp	r3, #10
 8013486:	d013      	beq.n	80134b0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8013488:	683b      	ldr	r3, [r7, #0]
 801348a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 801348c:	2b01      	cmp	r3, #1
 801348e:	d00f      	beq.n	80134b0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8013490:	683b      	ldr	r3, [r7, #0]
 8013492:	8b5b      	ldrh	r3, [r3, #26]
 8013494:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8013498:	2b00      	cmp	r3, #0
 801349a:	d009      	beq.n	80134b0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 801349c:	683b      	ldr	r3, [r7, #0]
 801349e:	8b5b      	ldrh	r3, [r3, #26]
 80134a0:	f043 0302 	orr.w	r3, r3, #2
 80134a4:	b29a      	uxth	r2, r3
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80134aa:	6838      	ldr	r0, [r7, #0]
 80134ac:	f003 fbc2 	bl	8016c34 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80134b0:	683b      	ldr	r3, [r7, #0]
 80134b2:	7d1b      	ldrb	r3, [r3, #20]
 80134b4:	2b01      	cmp	r3, #1
 80134b6:	d020      	beq.n	80134fa <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80134b8:	683b      	ldr	r3, [r7, #0]
 80134ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d006      	beq.n	80134ce <tcp_pcb_remove+0xca>
 80134c0:	4b13      	ldr	r3, [pc, #76]	; (8013510 <tcp_pcb_remove+0x10c>)
 80134c2:	f640 0293 	movw	r2, #2195	; 0x893
 80134c6:	4916      	ldr	r1, [pc, #88]	; (8013520 <tcp_pcb_remove+0x11c>)
 80134c8:	4813      	ldr	r0, [pc, #76]	; (8013518 <tcp_pcb_remove+0x114>)
 80134ca:	f008 fbf7 	bl	801bcbc <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80134ce:	683b      	ldr	r3, [r7, #0]
 80134d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d006      	beq.n	80134e4 <tcp_pcb_remove+0xe0>
 80134d6:	4b0e      	ldr	r3, [pc, #56]	; (8013510 <tcp_pcb_remove+0x10c>)
 80134d8:	f640 0294 	movw	r2, #2196	; 0x894
 80134dc:	4911      	ldr	r1, [pc, #68]	; (8013524 <tcp_pcb_remove+0x120>)
 80134de:	480e      	ldr	r0, [pc, #56]	; (8013518 <tcp_pcb_remove+0x114>)
 80134e0:	f008 fbec 	bl	801bcbc <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80134e4:	683b      	ldr	r3, [r7, #0]
 80134e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d006      	beq.n	80134fa <tcp_pcb_remove+0xf6>
 80134ec:	4b08      	ldr	r3, [pc, #32]	; (8013510 <tcp_pcb_remove+0x10c>)
 80134ee:	f640 0296 	movw	r2, #2198	; 0x896
 80134f2:	490d      	ldr	r1, [pc, #52]	; (8013528 <tcp_pcb_remove+0x124>)
 80134f4:	4808      	ldr	r0, [pc, #32]	; (8013518 <tcp_pcb_remove+0x114>)
 80134f6:	f008 fbe1 	bl	801bcbc <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80134fa:	683b      	ldr	r3, [r7, #0]
 80134fc:	2200      	movs	r2, #0
 80134fe:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8013500:	683b      	ldr	r3, [r7, #0]
 8013502:	2200      	movs	r2, #0
 8013504:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8013506:	bf00      	nop
 8013508:	3710      	adds	r7, #16
 801350a:	46bd      	mov	sp, r7
 801350c:	bd80      	pop	{r7, pc}
 801350e:	bf00      	nop
 8013510:	0801fc28 	.word	0x0801fc28
 8013514:	08020290 	.word	0x08020290
 8013518:	0801fc6c 	.word	0x0801fc6c
 801351c:	080202ac 	.word	0x080202ac
 8013520:	080202cc 	.word	0x080202cc
 8013524:	080202e4 	.word	0x080202e4
 8013528:	08020300 	.word	0x08020300

0801352c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 801352c:	b580      	push	{r7, lr}
 801352e:	b082      	sub	sp, #8
 8013530:	af00      	add	r7, sp, #0
 8013532:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	2b00      	cmp	r3, #0
 8013538:	d106      	bne.n	8013548 <tcp_next_iss+0x1c>
 801353a:	4b0a      	ldr	r3, [pc, #40]	; (8013564 <tcp_next_iss+0x38>)
 801353c:	f640 02af 	movw	r2, #2223	; 0x8af
 8013540:	4909      	ldr	r1, [pc, #36]	; (8013568 <tcp_next_iss+0x3c>)
 8013542:	480a      	ldr	r0, [pc, #40]	; (801356c <tcp_next_iss+0x40>)
 8013544:	f008 fbba 	bl	801bcbc <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8013548:	4b09      	ldr	r3, [pc, #36]	; (8013570 <tcp_next_iss+0x44>)
 801354a:	681a      	ldr	r2, [r3, #0]
 801354c:	4b09      	ldr	r3, [pc, #36]	; (8013574 <tcp_next_iss+0x48>)
 801354e:	681b      	ldr	r3, [r3, #0]
 8013550:	4413      	add	r3, r2
 8013552:	4a07      	ldr	r2, [pc, #28]	; (8013570 <tcp_next_iss+0x44>)
 8013554:	6013      	str	r3, [r2, #0]
  return iss;
 8013556:	4b06      	ldr	r3, [pc, #24]	; (8013570 <tcp_next_iss+0x44>)
 8013558:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801355a:	4618      	mov	r0, r3
 801355c:	3708      	adds	r7, #8
 801355e:	46bd      	mov	sp, r7
 8013560:	bd80      	pop	{r7, pc}
 8013562:	bf00      	nop
 8013564:	0801fc28 	.word	0x0801fc28
 8013568:	08020318 	.word	0x08020318
 801356c:	0801fc6c 	.word	0x0801fc6c
 8013570:	20000014 	.word	0x20000014
 8013574:	2000d7c0 	.word	0x2000d7c0

08013578 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8013578:	b580      	push	{r7, lr}
 801357a:	b086      	sub	sp, #24
 801357c:	af00      	add	r7, sp, #0
 801357e:	4603      	mov	r3, r0
 8013580:	60b9      	str	r1, [r7, #8]
 8013582:	607a      	str	r2, [r7, #4]
 8013584:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d106      	bne.n	801359a <tcp_eff_send_mss_netif+0x22>
 801358c:	4b14      	ldr	r3, [pc, #80]	; (80135e0 <tcp_eff_send_mss_netif+0x68>)
 801358e:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8013592:	4914      	ldr	r1, [pc, #80]	; (80135e4 <tcp_eff_send_mss_netif+0x6c>)
 8013594:	4814      	ldr	r0, [pc, #80]	; (80135e8 <tcp_eff_send_mss_netif+0x70>)
 8013596:	f008 fb91 	bl	801bcbc <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801359a:	68bb      	ldr	r3, [r7, #8]
 801359c:	2b00      	cmp	r3, #0
 801359e:	d101      	bne.n	80135a4 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80135a0:	89fb      	ldrh	r3, [r7, #14]
 80135a2:	e019      	b.n	80135d8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80135a4:	68bb      	ldr	r3, [r7, #8]
 80135a6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80135a8:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80135aa:	8afb      	ldrh	r3, [r7, #22]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d012      	beq.n	80135d6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80135b0:	2328      	movs	r3, #40	; 0x28
 80135b2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80135b4:	8afa      	ldrh	r2, [r7, #22]
 80135b6:	8abb      	ldrh	r3, [r7, #20]
 80135b8:	429a      	cmp	r2, r3
 80135ba:	d904      	bls.n	80135c6 <tcp_eff_send_mss_netif+0x4e>
 80135bc:	8afa      	ldrh	r2, [r7, #22]
 80135be:	8abb      	ldrh	r3, [r7, #20]
 80135c0:	1ad3      	subs	r3, r2, r3
 80135c2:	b29b      	uxth	r3, r3
 80135c4:	e000      	b.n	80135c8 <tcp_eff_send_mss_netif+0x50>
 80135c6:	2300      	movs	r3, #0
 80135c8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80135ca:	8a7a      	ldrh	r2, [r7, #18]
 80135cc:	89fb      	ldrh	r3, [r7, #14]
 80135ce:	4293      	cmp	r3, r2
 80135d0:	bf28      	it	cs
 80135d2:	4613      	movcs	r3, r2
 80135d4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80135d6:	89fb      	ldrh	r3, [r7, #14]
}
 80135d8:	4618      	mov	r0, r3
 80135da:	3718      	adds	r7, #24
 80135dc:	46bd      	mov	sp, r7
 80135de:	bd80      	pop	{r7, pc}
 80135e0:	0801fc28 	.word	0x0801fc28
 80135e4:	08020334 	.word	0x08020334
 80135e8:	0801fc6c 	.word	0x0801fc6c

080135ec <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80135ec:	b580      	push	{r7, lr}
 80135ee:	b084      	sub	sp, #16
 80135f0:	af00      	add	r7, sp, #0
 80135f2:	6078      	str	r0, [r7, #4]
 80135f4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80135f6:	683b      	ldr	r3, [r7, #0]
 80135f8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d119      	bne.n	8013634 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013600:	4b10      	ldr	r3, [pc, #64]	; (8013644 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8013602:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8013606:	4910      	ldr	r1, [pc, #64]	; (8013648 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8013608:	4810      	ldr	r0, [pc, #64]	; (801364c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801360a:	f008 fb57 	bl	801bcbc <iprintf>

  while (pcb != NULL) {
 801360e:	e011      	b.n	8013634 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013610:	68fb      	ldr	r3, [r7, #12]
 8013612:	681a      	ldr	r2, [r3, #0]
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	429a      	cmp	r2, r3
 801361a:	d108      	bne.n	801362e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 801361c:	68fb      	ldr	r3, [r7, #12]
 801361e:	68db      	ldr	r3, [r3, #12]
 8013620:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8013622:	68f8      	ldr	r0, [r7, #12]
 8013624:	f7fe fe1a 	bl	801225c <tcp_abort>
      pcb = next;
 8013628:	68bb      	ldr	r3, [r7, #8]
 801362a:	60fb      	str	r3, [r7, #12]
 801362c:	e002      	b.n	8013634 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	68db      	ldr	r3, [r3, #12]
 8013632:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	2b00      	cmp	r3, #0
 8013638:	d1ea      	bne.n	8013610 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801363a:	bf00      	nop
 801363c:	bf00      	nop
 801363e:	3710      	adds	r7, #16
 8013640:	46bd      	mov	sp, r7
 8013642:	bd80      	pop	{r7, pc}
 8013644:	0801fc28 	.word	0x0801fc28
 8013648:	0802035c 	.word	0x0802035c
 801364c:	0801fc6c 	.word	0x0801fc6c

08013650 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013650:	b580      	push	{r7, lr}
 8013652:	b084      	sub	sp, #16
 8013654:	af00      	add	r7, sp, #0
 8013656:	6078      	str	r0, [r7, #4]
 8013658:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d02a      	beq.n	80136b6 <tcp_netif_ip_addr_changed+0x66>
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	2b00      	cmp	r3, #0
 8013666:	d026      	beq.n	80136b6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8013668:	4b15      	ldr	r3, [pc, #84]	; (80136c0 <tcp_netif_ip_addr_changed+0x70>)
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	4619      	mov	r1, r3
 801366e:	6878      	ldr	r0, [r7, #4]
 8013670:	f7ff ffbc 	bl	80135ec <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8013674:	4b13      	ldr	r3, [pc, #76]	; (80136c4 <tcp_netif_ip_addr_changed+0x74>)
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	4619      	mov	r1, r3
 801367a:	6878      	ldr	r0, [r7, #4]
 801367c:	f7ff ffb6 	bl	80135ec <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8013680:	683b      	ldr	r3, [r7, #0]
 8013682:	2b00      	cmp	r3, #0
 8013684:	d017      	beq.n	80136b6 <tcp_netif_ip_addr_changed+0x66>
 8013686:	683b      	ldr	r3, [r7, #0]
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	2b00      	cmp	r3, #0
 801368c:	d013      	beq.n	80136b6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801368e:	4b0e      	ldr	r3, [pc, #56]	; (80136c8 <tcp_netif_ip_addr_changed+0x78>)
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	60fb      	str	r3, [r7, #12]
 8013694:	e00c      	b.n	80136b0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8013696:	68fb      	ldr	r3, [r7, #12]
 8013698:	681a      	ldr	r2, [r3, #0]
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	429a      	cmp	r2, r3
 80136a0:	d103      	bne.n	80136aa <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80136a2:	683b      	ldr	r3, [r7, #0]
 80136a4:	681a      	ldr	r2, [r3, #0]
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80136aa:	68fb      	ldr	r3, [r7, #12]
 80136ac:	68db      	ldr	r3, [r3, #12]
 80136ae:	60fb      	str	r3, [r7, #12]
 80136b0:	68fb      	ldr	r3, [r7, #12]
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d1ef      	bne.n	8013696 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80136b6:	bf00      	nop
 80136b8:	3710      	adds	r7, #16
 80136ba:	46bd      	mov	sp, r7
 80136bc:	bd80      	pop	{r7, pc}
 80136be:	bf00      	nop
 80136c0:	2000d7bc 	.word	0x2000d7bc
 80136c4:	2000d7c8 	.word	0x2000d7c8
 80136c8:	2000d7c4 	.word	0x2000d7c4

080136cc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b082      	sub	sp, #8
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d007      	beq.n	80136ec <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80136e0:	4618      	mov	r0, r3
 80136e2:	f7ff fb6f 	bl	8012dc4 <tcp_segs_free>
    pcb->ooseq = NULL;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	2200      	movs	r2, #0
 80136ea:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80136ec:	bf00      	nop
 80136ee:	3708      	adds	r7, #8
 80136f0:	46bd      	mov	sp, r7
 80136f2:	bd80      	pop	{r7, pc}

080136f4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80136f4:	b590      	push	{r4, r7, lr}
 80136f6:	b08d      	sub	sp, #52	; 0x34
 80136f8:	af04      	add	r7, sp, #16
 80136fa:	6078      	str	r0, [r7, #4]
 80136fc:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	2b00      	cmp	r3, #0
 8013702:	d105      	bne.n	8013710 <tcp_input+0x1c>
 8013704:	4b9b      	ldr	r3, [pc, #620]	; (8013974 <tcp_input+0x280>)
 8013706:	2283      	movs	r2, #131	; 0x83
 8013708:	499b      	ldr	r1, [pc, #620]	; (8013978 <tcp_input+0x284>)
 801370a:	489c      	ldr	r0, [pc, #624]	; (801397c <tcp_input+0x288>)
 801370c:	f008 fad6 	bl	801bcbc <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	685b      	ldr	r3, [r3, #4]
 8013714:	4a9a      	ldr	r2, [pc, #616]	; (8013980 <tcp_input+0x28c>)
 8013716:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	895b      	ldrh	r3, [r3, #10]
 801371c:	2b13      	cmp	r3, #19
 801371e:	f240 83c4 	bls.w	8013eaa <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013722:	4b98      	ldr	r3, [pc, #608]	; (8013984 <tcp_input+0x290>)
 8013724:	695b      	ldr	r3, [r3, #20]
 8013726:	4a97      	ldr	r2, [pc, #604]	; (8013984 <tcp_input+0x290>)
 8013728:	6812      	ldr	r2, [r2, #0]
 801372a:	4611      	mov	r1, r2
 801372c:	4618      	mov	r0, r3
 801372e:	f006 fbcb 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 8013732:	4603      	mov	r3, r0
 8013734:	2b00      	cmp	r3, #0
 8013736:	f040 83ba 	bne.w	8013eae <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801373a:	4b92      	ldr	r3, [pc, #584]	; (8013984 <tcp_input+0x290>)
 801373c:	695b      	ldr	r3, [r3, #20]
 801373e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013742:	2be0      	cmp	r3, #224	; 0xe0
 8013744:	f000 83b3 	beq.w	8013eae <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8013748:	4b8d      	ldr	r3, [pc, #564]	; (8013980 <tcp_input+0x28c>)
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	899b      	ldrh	r3, [r3, #12]
 801374e:	b29b      	uxth	r3, r3
 8013750:	4618      	mov	r0, r3
 8013752:	f7fc fba5 	bl	800fea0 <lwip_htons>
 8013756:	4603      	mov	r3, r0
 8013758:	0b1b      	lsrs	r3, r3, #12
 801375a:	b29b      	uxth	r3, r3
 801375c:	b2db      	uxtb	r3, r3
 801375e:	009b      	lsls	r3, r3, #2
 8013760:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8013762:	7cbb      	ldrb	r3, [r7, #18]
 8013764:	2b13      	cmp	r3, #19
 8013766:	f240 83a4 	bls.w	8013eb2 <tcp_input+0x7be>
 801376a:	7cbb      	ldrb	r3, [r7, #18]
 801376c:	b29a      	uxth	r2, r3
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	891b      	ldrh	r3, [r3, #8]
 8013772:	429a      	cmp	r2, r3
 8013774:	f200 839d 	bhi.w	8013eb2 <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8013778:	7cbb      	ldrb	r3, [r7, #18]
 801377a:	b29b      	uxth	r3, r3
 801377c:	3b14      	subs	r3, #20
 801377e:	b29a      	uxth	r2, r3
 8013780:	4b81      	ldr	r3, [pc, #516]	; (8013988 <tcp_input+0x294>)
 8013782:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8013784:	4b81      	ldr	r3, [pc, #516]	; (801398c <tcp_input+0x298>)
 8013786:	2200      	movs	r2, #0
 8013788:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	895a      	ldrh	r2, [r3, #10]
 801378e:	7cbb      	ldrb	r3, [r7, #18]
 8013790:	b29b      	uxth	r3, r3
 8013792:	429a      	cmp	r2, r3
 8013794:	d309      	bcc.n	80137aa <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8013796:	4b7c      	ldr	r3, [pc, #496]	; (8013988 <tcp_input+0x294>)
 8013798:	881a      	ldrh	r2, [r3, #0]
 801379a:	4b7d      	ldr	r3, [pc, #500]	; (8013990 <tcp_input+0x29c>)
 801379c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801379e:	7cbb      	ldrb	r3, [r7, #18]
 80137a0:	4619      	mov	r1, r3
 80137a2:	6878      	ldr	r0, [r7, #4]
 80137a4:	f7fd fea2 	bl	80114ec <pbuf_remove_header>
 80137a8:	e04e      	b.n	8013848 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d105      	bne.n	80137be <tcp_input+0xca>
 80137b2:	4b70      	ldr	r3, [pc, #448]	; (8013974 <tcp_input+0x280>)
 80137b4:	22c2      	movs	r2, #194	; 0xc2
 80137b6:	4977      	ldr	r1, [pc, #476]	; (8013994 <tcp_input+0x2a0>)
 80137b8:	4870      	ldr	r0, [pc, #448]	; (801397c <tcp_input+0x288>)
 80137ba:	f008 fa7f 	bl	801bcbc <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80137be:	2114      	movs	r1, #20
 80137c0:	6878      	ldr	r0, [r7, #4]
 80137c2:	f7fd fe93 	bl	80114ec <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	895a      	ldrh	r2, [r3, #10]
 80137ca:	4b71      	ldr	r3, [pc, #452]	; (8013990 <tcp_input+0x29c>)
 80137cc:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80137ce:	4b6e      	ldr	r3, [pc, #440]	; (8013988 <tcp_input+0x294>)
 80137d0:	881a      	ldrh	r2, [r3, #0]
 80137d2:	4b6f      	ldr	r3, [pc, #444]	; (8013990 <tcp_input+0x29c>)
 80137d4:	881b      	ldrh	r3, [r3, #0]
 80137d6:	1ad3      	subs	r3, r2, r3
 80137d8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80137da:	4b6d      	ldr	r3, [pc, #436]	; (8013990 <tcp_input+0x29c>)
 80137dc:	881b      	ldrh	r3, [r3, #0]
 80137de:	4619      	mov	r1, r3
 80137e0:	6878      	ldr	r0, [r7, #4]
 80137e2:	f7fd fe83 	bl	80114ec <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	895b      	ldrh	r3, [r3, #10]
 80137ec:	8a3a      	ldrh	r2, [r7, #16]
 80137ee:	429a      	cmp	r2, r3
 80137f0:	f200 8361 	bhi.w	8013eb6 <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	681b      	ldr	r3, [r3, #0]
 80137f8:	685b      	ldr	r3, [r3, #4]
 80137fa:	4a64      	ldr	r2, [pc, #400]	; (801398c <tcp_input+0x298>)
 80137fc:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	8a3a      	ldrh	r2, [r7, #16]
 8013804:	4611      	mov	r1, r2
 8013806:	4618      	mov	r0, r3
 8013808:	f7fd fe70 	bl	80114ec <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	891a      	ldrh	r2, [r3, #8]
 8013810:	8a3b      	ldrh	r3, [r7, #16]
 8013812:	1ad3      	subs	r3, r2, r3
 8013814:	b29a      	uxth	r2, r3
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	895b      	ldrh	r3, [r3, #10]
 801381e:	2b00      	cmp	r3, #0
 8013820:	d005      	beq.n	801382e <tcp_input+0x13a>
 8013822:	4b54      	ldr	r3, [pc, #336]	; (8013974 <tcp_input+0x280>)
 8013824:	22df      	movs	r2, #223	; 0xdf
 8013826:	495c      	ldr	r1, [pc, #368]	; (8013998 <tcp_input+0x2a4>)
 8013828:	4854      	ldr	r0, [pc, #336]	; (801397c <tcp_input+0x288>)
 801382a:	f008 fa47 	bl	801bcbc <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	891a      	ldrh	r2, [r3, #8]
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	891b      	ldrh	r3, [r3, #8]
 8013838:	429a      	cmp	r2, r3
 801383a:	d005      	beq.n	8013848 <tcp_input+0x154>
 801383c:	4b4d      	ldr	r3, [pc, #308]	; (8013974 <tcp_input+0x280>)
 801383e:	22e0      	movs	r2, #224	; 0xe0
 8013840:	4956      	ldr	r1, [pc, #344]	; (801399c <tcp_input+0x2a8>)
 8013842:	484e      	ldr	r0, [pc, #312]	; (801397c <tcp_input+0x288>)
 8013844:	f008 fa3a 	bl	801bcbc <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8013848:	4b4d      	ldr	r3, [pc, #308]	; (8013980 <tcp_input+0x28c>)
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	881b      	ldrh	r3, [r3, #0]
 801384e:	b29b      	uxth	r3, r3
 8013850:	4a4b      	ldr	r2, [pc, #300]	; (8013980 <tcp_input+0x28c>)
 8013852:	6814      	ldr	r4, [r2, #0]
 8013854:	4618      	mov	r0, r3
 8013856:	f7fc fb23 	bl	800fea0 <lwip_htons>
 801385a:	4603      	mov	r3, r0
 801385c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801385e:	4b48      	ldr	r3, [pc, #288]	; (8013980 <tcp_input+0x28c>)
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	885b      	ldrh	r3, [r3, #2]
 8013864:	b29b      	uxth	r3, r3
 8013866:	4a46      	ldr	r2, [pc, #280]	; (8013980 <tcp_input+0x28c>)
 8013868:	6814      	ldr	r4, [r2, #0]
 801386a:	4618      	mov	r0, r3
 801386c:	f7fc fb18 	bl	800fea0 <lwip_htons>
 8013870:	4603      	mov	r3, r0
 8013872:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8013874:	4b42      	ldr	r3, [pc, #264]	; (8013980 <tcp_input+0x28c>)
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	685b      	ldr	r3, [r3, #4]
 801387a:	4a41      	ldr	r2, [pc, #260]	; (8013980 <tcp_input+0x28c>)
 801387c:	6814      	ldr	r4, [r2, #0]
 801387e:	4618      	mov	r0, r3
 8013880:	f7fc fb23 	bl	800feca <lwip_htonl>
 8013884:	4603      	mov	r3, r0
 8013886:	6063      	str	r3, [r4, #4]
 8013888:	6863      	ldr	r3, [r4, #4]
 801388a:	4a45      	ldr	r2, [pc, #276]	; (80139a0 <tcp_input+0x2ac>)
 801388c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801388e:	4b3c      	ldr	r3, [pc, #240]	; (8013980 <tcp_input+0x28c>)
 8013890:	681b      	ldr	r3, [r3, #0]
 8013892:	689b      	ldr	r3, [r3, #8]
 8013894:	4a3a      	ldr	r2, [pc, #232]	; (8013980 <tcp_input+0x28c>)
 8013896:	6814      	ldr	r4, [r2, #0]
 8013898:	4618      	mov	r0, r3
 801389a:	f7fc fb16 	bl	800feca <lwip_htonl>
 801389e:	4603      	mov	r3, r0
 80138a0:	60a3      	str	r3, [r4, #8]
 80138a2:	68a3      	ldr	r3, [r4, #8]
 80138a4:	4a3f      	ldr	r2, [pc, #252]	; (80139a4 <tcp_input+0x2b0>)
 80138a6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80138a8:	4b35      	ldr	r3, [pc, #212]	; (8013980 <tcp_input+0x28c>)
 80138aa:	681b      	ldr	r3, [r3, #0]
 80138ac:	89db      	ldrh	r3, [r3, #14]
 80138ae:	b29b      	uxth	r3, r3
 80138b0:	4a33      	ldr	r2, [pc, #204]	; (8013980 <tcp_input+0x28c>)
 80138b2:	6814      	ldr	r4, [r2, #0]
 80138b4:	4618      	mov	r0, r3
 80138b6:	f7fc faf3 	bl	800fea0 <lwip_htons>
 80138ba:	4603      	mov	r3, r0
 80138bc:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80138be:	4b30      	ldr	r3, [pc, #192]	; (8013980 <tcp_input+0x28c>)
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	899b      	ldrh	r3, [r3, #12]
 80138c4:	b29b      	uxth	r3, r3
 80138c6:	4618      	mov	r0, r3
 80138c8:	f7fc faea 	bl	800fea0 <lwip_htons>
 80138cc:	4603      	mov	r3, r0
 80138ce:	b2db      	uxtb	r3, r3
 80138d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80138d4:	b2da      	uxtb	r2, r3
 80138d6:	4b34      	ldr	r3, [pc, #208]	; (80139a8 <tcp_input+0x2b4>)
 80138d8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	891a      	ldrh	r2, [r3, #8]
 80138de:	4b33      	ldr	r3, [pc, #204]	; (80139ac <tcp_input+0x2b8>)
 80138e0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80138e2:	4b31      	ldr	r3, [pc, #196]	; (80139a8 <tcp_input+0x2b4>)
 80138e4:	781b      	ldrb	r3, [r3, #0]
 80138e6:	f003 0303 	and.w	r3, r3, #3
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d00c      	beq.n	8013908 <tcp_input+0x214>
    tcplen++;
 80138ee:	4b2f      	ldr	r3, [pc, #188]	; (80139ac <tcp_input+0x2b8>)
 80138f0:	881b      	ldrh	r3, [r3, #0]
 80138f2:	3301      	adds	r3, #1
 80138f4:	b29a      	uxth	r2, r3
 80138f6:	4b2d      	ldr	r3, [pc, #180]	; (80139ac <tcp_input+0x2b8>)
 80138f8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	891a      	ldrh	r2, [r3, #8]
 80138fe:	4b2b      	ldr	r3, [pc, #172]	; (80139ac <tcp_input+0x2b8>)
 8013900:	881b      	ldrh	r3, [r3, #0]
 8013902:	429a      	cmp	r2, r3
 8013904:	f200 82d9 	bhi.w	8013eba <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8013908:	2300      	movs	r3, #0
 801390a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801390c:	4b28      	ldr	r3, [pc, #160]	; (80139b0 <tcp_input+0x2bc>)
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	61fb      	str	r3, [r7, #28]
 8013912:	e09d      	b.n	8013a50 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8013914:	69fb      	ldr	r3, [r7, #28]
 8013916:	7d1b      	ldrb	r3, [r3, #20]
 8013918:	2b00      	cmp	r3, #0
 801391a:	d105      	bne.n	8013928 <tcp_input+0x234>
 801391c:	4b15      	ldr	r3, [pc, #84]	; (8013974 <tcp_input+0x280>)
 801391e:	22fb      	movs	r2, #251	; 0xfb
 8013920:	4924      	ldr	r1, [pc, #144]	; (80139b4 <tcp_input+0x2c0>)
 8013922:	4816      	ldr	r0, [pc, #88]	; (801397c <tcp_input+0x288>)
 8013924:	f008 f9ca 	bl	801bcbc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8013928:	69fb      	ldr	r3, [r7, #28]
 801392a:	7d1b      	ldrb	r3, [r3, #20]
 801392c:	2b0a      	cmp	r3, #10
 801392e:	d105      	bne.n	801393c <tcp_input+0x248>
 8013930:	4b10      	ldr	r3, [pc, #64]	; (8013974 <tcp_input+0x280>)
 8013932:	22fc      	movs	r2, #252	; 0xfc
 8013934:	4920      	ldr	r1, [pc, #128]	; (80139b8 <tcp_input+0x2c4>)
 8013936:	4811      	ldr	r0, [pc, #68]	; (801397c <tcp_input+0x288>)
 8013938:	f008 f9c0 	bl	801bcbc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801393c:	69fb      	ldr	r3, [r7, #28]
 801393e:	7d1b      	ldrb	r3, [r3, #20]
 8013940:	2b01      	cmp	r3, #1
 8013942:	d105      	bne.n	8013950 <tcp_input+0x25c>
 8013944:	4b0b      	ldr	r3, [pc, #44]	; (8013974 <tcp_input+0x280>)
 8013946:	22fd      	movs	r2, #253	; 0xfd
 8013948:	491c      	ldr	r1, [pc, #112]	; (80139bc <tcp_input+0x2c8>)
 801394a:	480c      	ldr	r0, [pc, #48]	; (801397c <tcp_input+0x288>)
 801394c:	f008 f9b6 	bl	801bcbc <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013950:	69fb      	ldr	r3, [r7, #28]
 8013952:	7a1b      	ldrb	r3, [r3, #8]
 8013954:	2b00      	cmp	r3, #0
 8013956:	d033      	beq.n	80139c0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013958:	69fb      	ldr	r3, [r7, #28]
 801395a:	7a1a      	ldrb	r2, [r3, #8]
 801395c:	4b09      	ldr	r3, [pc, #36]	; (8013984 <tcp_input+0x290>)
 801395e:	685b      	ldr	r3, [r3, #4]
 8013960:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013964:	3301      	adds	r3, #1
 8013966:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013968:	429a      	cmp	r2, r3
 801396a:	d029      	beq.n	80139c0 <tcp_input+0x2cc>
      prev = pcb;
 801396c:	69fb      	ldr	r3, [r7, #28]
 801396e:	61bb      	str	r3, [r7, #24]
      continue;
 8013970:	e06b      	b.n	8013a4a <tcp_input+0x356>
 8013972:	bf00      	nop
 8013974:	08020390 	.word	0x08020390
 8013978:	080203c4 	.word	0x080203c4
 801397c:	080203dc 	.word	0x080203dc
 8013980:	20004804 	.word	0x20004804
 8013984:	2000a0a8 	.word	0x2000a0a8
 8013988:	20004808 	.word	0x20004808
 801398c:	2000480c 	.word	0x2000480c
 8013990:	2000480a 	.word	0x2000480a
 8013994:	08020404 	.word	0x08020404
 8013998:	08020414 	.word	0x08020414
 801399c:	08020420 	.word	0x08020420
 80139a0:	20004814 	.word	0x20004814
 80139a4:	20004818 	.word	0x20004818
 80139a8:	20004820 	.word	0x20004820
 80139ac:	2000481e 	.word	0x2000481e
 80139b0:	2000d7bc 	.word	0x2000d7bc
 80139b4:	08020440 	.word	0x08020440
 80139b8:	08020468 	.word	0x08020468
 80139bc:	08020494 	.word	0x08020494
    }

    if (pcb->remote_port == tcphdr->src &&
 80139c0:	69fb      	ldr	r3, [r7, #28]
 80139c2:	8b1a      	ldrh	r2, [r3, #24]
 80139c4:	4b94      	ldr	r3, [pc, #592]	; (8013c18 <tcp_input+0x524>)
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	881b      	ldrh	r3, [r3, #0]
 80139ca:	b29b      	uxth	r3, r3
 80139cc:	429a      	cmp	r2, r3
 80139ce:	d13a      	bne.n	8013a46 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80139d0:	69fb      	ldr	r3, [r7, #28]
 80139d2:	8ada      	ldrh	r2, [r3, #22]
 80139d4:	4b90      	ldr	r3, [pc, #576]	; (8013c18 <tcp_input+0x524>)
 80139d6:	681b      	ldr	r3, [r3, #0]
 80139d8:	885b      	ldrh	r3, [r3, #2]
 80139da:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80139dc:	429a      	cmp	r2, r3
 80139de:	d132      	bne.n	8013a46 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80139e0:	69fb      	ldr	r3, [r7, #28]
 80139e2:	685a      	ldr	r2, [r3, #4]
 80139e4:	4b8d      	ldr	r3, [pc, #564]	; (8013c1c <tcp_input+0x528>)
 80139e6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80139e8:	429a      	cmp	r2, r3
 80139ea:	d12c      	bne.n	8013a46 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80139ec:	69fb      	ldr	r3, [r7, #28]
 80139ee:	681a      	ldr	r2, [r3, #0]
 80139f0:	4b8a      	ldr	r3, [pc, #552]	; (8013c1c <tcp_input+0x528>)
 80139f2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80139f4:	429a      	cmp	r2, r3
 80139f6:	d126      	bne.n	8013a46 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80139f8:	69fb      	ldr	r3, [r7, #28]
 80139fa:	68db      	ldr	r3, [r3, #12]
 80139fc:	69fa      	ldr	r2, [r7, #28]
 80139fe:	429a      	cmp	r2, r3
 8013a00:	d106      	bne.n	8013a10 <tcp_input+0x31c>
 8013a02:	4b87      	ldr	r3, [pc, #540]	; (8013c20 <tcp_input+0x52c>)
 8013a04:	f240 120d 	movw	r2, #269	; 0x10d
 8013a08:	4986      	ldr	r1, [pc, #536]	; (8013c24 <tcp_input+0x530>)
 8013a0a:	4887      	ldr	r0, [pc, #540]	; (8013c28 <tcp_input+0x534>)
 8013a0c:	f008 f956 	bl	801bcbc <iprintf>
      if (prev != NULL) {
 8013a10:	69bb      	ldr	r3, [r7, #24]
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d00a      	beq.n	8013a2c <tcp_input+0x338>
        prev->next = pcb->next;
 8013a16:	69fb      	ldr	r3, [r7, #28]
 8013a18:	68da      	ldr	r2, [r3, #12]
 8013a1a:	69bb      	ldr	r3, [r7, #24]
 8013a1c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8013a1e:	4b83      	ldr	r3, [pc, #524]	; (8013c2c <tcp_input+0x538>)
 8013a20:	681a      	ldr	r2, [r3, #0]
 8013a22:	69fb      	ldr	r3, [r7, #28]
 8013a24:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8013a26:	4a81      	ldr	r2, [pc, #516]	; (8013c2c <tcp_input+0x538>)
 8013a28:	69fb      	ldr	r3, [r7, #28]
 8013a2a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8013a2c:	69fb      	ldr	r3, [r7, #28]
 8013a2e:	68db      	ldr	r3, [r3, #12]
 8013a30:	69fa      	ldr	r2, [r7, #28]
 8013a32:	429a      	cmp	r2, r3
 8013a34:	d111      	bne.n	8013a5a <tcp_input+0x366>
 8013a36:	4b7a      	ldr	r3, [pc, #488]	; (8013c20 <tcp_input+0x52c>)
 8013a38:	f240 1215 	movw	r2, #277	; 0x115
 8013a3c:	497c      	ldr	r1, [pc, #496]	; (8013c30 <tcp_input+0x53c>)
 8013a3e:	487a      	ldr	r0, [pc, #488]	; (8013c28 <tcp_input+0x534>)
 8013a40:	f008 f93c 	bl	801bcbc <iprintf>
      break;
 8013a44:	e009      	b.n	8013a5a <tcp_input+0x366>
    }
    prev = pcb;
 8013a46:	69fb      	ldr	r3, [r7, #28]
 8013a48:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013a4a:	69fb      	ldr	r3, [r7, #28]
 8013a4c:	68db      	ldr	r3, [r3, #12]
 8013a4e:	61fb      	str	r3, [r7, #28]
 8013a50:	69fb      	ldr	r3, [r7, #28]
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	f47f af5e 	bne.w	8013914 <tcp_input+0x220>
 8013a58:	e000      	b.n	8013a5c <tcp_input+0x368>
      break;
 8013a5a:	bf00      	nop
  }

  if (pcb == NULL) {
 8013a5c:	69fb      	ldr	r3, [r7, #28]
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	f040 8095 	bne.w	8013b8e <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013a64:	4b73      	ldr	r3, [pc, #460]	; (8013c34 <tcp_input+0x540>)
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	61fb      	str	r3, [r7, #28]
 8013a6a:	e03f      	b.n	8013aec <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8013a6c:	69fb      	ldr	r3, [r7, #28]
 8013a6e:	7d1b      	ldrb	r3, [r3, #20]
 8013a70:	2b0a      	cmp	r3, #10
 8013a72:	d006      	beq.n	8013a82 <tcp_input+0x38e>
 8013a74:	4b6a      	ldr	r3, [pc, #424]	; (8013c20 <tcp_input+0x52c>)
 8013a76:	f240 121f 	movw	r2, #287	; 0x11f
 8013a7a:	496f      	ldr	r1, [pc, #444]	; (8013c38 <tcp_input+0x544>)
 8013a7c:	486a      	ldr	r0, [pc, #424]	; (8013c28 <tcp_input+0x534>)
 8013a7e:	f008 f91d 	bl	801bcbc <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013a82:	69fb      	ldr	r3, [r7, #28]
 8013a84:	7a1b      	ldrb	r3, [r3, #8]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d009      	beq.n	8013a9e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013a8a:	69fb      	ldr	r3, [r7, #28]
 8013a8c:	7a1a      	ldrb	r2, [r3, #8]
 8013a8e:	4b63      	ldr	r3, [pc, #396]	; (8013c1c <tcp_input+0x528>)
 8013a90:	685b      	ldr	r3, [r3, #4]
 8013a92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013a96:	3301      	adds	r3, #1
 8013a98:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013a9a:	429a      	cmp	r2, r3
 8013a9c:	d122      	bne.n	8013ae4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8013a9e:	69fb      	ldr	r3, [r7, #28]
 8013aa0:	8b1a      	ldrh	r2, [r3, #24]
 8013aa2:	4b5d      	ldr	r3, [pc, #372]	; (8013c18 <tcp_input+0x524>)
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	881b      	ldrh	r3, [r3, #0]
 8013aa8:	b29b      	uxth	r3, r3
 8013aaa:	429a      	cmp	r2, r3
 8013aac:	d11b      	bne.n	8013ae6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8013aae:	69fb      	ldr	r3, [r7, #28]
 8013ab0:	8ada      	ldrh	r2, [r3, #22]
 8013ab2:	4b59      	ldr	r3, [pc, #356]	; (8013c18 <tcp_input+0x524>)
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	885b      	ldrh	r3, [r3, #2]
 8013ab8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8013aba:	429a      	cmp	r2, r3
 8013abc:	d113      	bne.n	8013ae6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013abe:	69fb      	ldr	r3, [r7, #28]
 8013ac0:	685a      	ldr	r2, [r3, #4]
 8013ac2:	4b56      	ldr	r3, [pc, #344]	; (8013c1c <tcp_input+0x528>)
 8013ac4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8013ac6:	429a      	cmp	r2, r3
 8013ac8:	d10d      	bne.n	8013ae6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013aca:	69fb      	ldr	r3, [r7, #28]
 8013acc:	681a      	ldr	r2, [r3, #0]
 8013ace:	4b53      	ldr	r3, [pc, #332]	; (8013c1c <tcp_input+0x528>)
 8013ad0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013ad2:	429a      	cmp	r2, r3
 8013ad4:	d107      	bne.n	8013ae6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8013ad6:	69f8      	ldr	r0, [r7, #28]
 8013ad8:	f000 fb54 	bl	8014184 <tcp_timewait_input>
        }
        pbuf_free(p);
 8013adc:	6878      	ldr	r0, [r7, #4]
 8013ade:	f7fd fdbd 	bl	801165c <pbuf_free>
        return;
 8013ae2:	e1f0      	b.n	8013ec6 <tcp_input+0x7d2>
        continue;
 8013ae4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013ae6:	69fb      	ldr	r3, [r7, #28]
 8013ae8:	68db      	ldr	r3, [r3, #12]
 8013aea:	61fb      	str	r3, [r7, #28]
 8013aec:	69fb      	ldr	r3, [r7, #28]
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	d1bc      	bne.n	8013a6c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8013af2:	2300      	movs	r3, #0
 8013af4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013af6:	4b51      	ldr	r3, [pc, #324]	; (8013c3c <tcp_input+0x548>)
 8013af8:	681b      	ldr	r3, [r3, #0]
 8013afa:	617b      	str	r3, [r7, #20]
 8013afc:	e02a      	b.n	8013b54 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013afe:	697b      	ldr	r3, [r7, #20]
 8013b00:	7a1b      	ldrb	r3, [r3, #8]
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d00c      	beq.n	8013b20 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013b06:	697b      	ldr	r3, [r7, #20]
 8013b08:	7a1a      	ldrb	r2, [r3, #8]
 8013b0a:	4b44      	ldr	r3, [pc, #272]	; (8013c1c <tcp_input+0x528>)
 8013b0c:	685b      	ldr	r3, [r3, #4]
 8013b0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013b12:	3301      	adds	r3, #1
 8013b14:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013b16:	429a      	cmp	r2, r3
 8013b18:	d002      	beq.n	8013b20 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8013b1a:	697b      	ldr	r3, [r7, #20]
 8013b1c:	61bb      	str	r3, [r7, #24]
        continue;
 8013b1e:	e016      	b.n	8013b4e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8013b20:	697b      	ldr	r3, [r7, #20]
 8013b22:	8ada      	ldrh	r2, [r3, #22]
 8013b24:	4b3c      	ldr	r3, [pc, #240]	; (8013c18 <tcp_input+0x524>)
 8013b26:	681b      	ldr	r3, [r3, #0]
 8013b28:	885b      	ldrh	r3, [r3, #2]
 8013b2a:	b29b      	uxth	r3, r3
 8013b2c:	429a      	cmp	r2, r3
 8013b2e:	d10c      	bne.n	8013b4a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8013b30:	697b      	ldr	r3, [r7, #20]
 8013b32:	681a      	ldr	r2, [r3, #0]
 8013b34:	4b39      	ldr	r3, [pc, #228]	; (8013c1c <tcp_input+0x528>)
 8013b36:	695b      	ldr	r3, [r3, #20]
 8013b38:	429a      	cmp	r2, r3
 8013b3a:	d00f      	beq.n	8013b5c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8013b3c:	697b      	ldr	r3, [r7, #20]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d00d      	beq.n	8013b5e <tcp_input+0x46a>
 8013b42:	697b      	ldr	r3, [r7, #20]
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d009      	beq.n	8013b5e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8013b4a:	697b      	ldr	r3, [r7, #20]
 8013b4c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013b4e:	697b      	ldr	r3, [r7, #20]
 8013b50:	68db      	ldr	r3, [r3, #12]
 8013b52:	617b      	str	r3, [r7, #20]
 8013b54:	697b      	ldr	r3, [r7, #20]
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	d1d1      	bne.n	8013afe <tcp_input+0x40a>
 8013b5a:	e000      	b.n	8013b5e <tcp_input+0x46a>
            break;
 8013b5c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8013b5e:	697b      	ldr	r3, [r7, #20]
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d014      	beq.n	8013b8e <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8013b64:	69bb      	ldr	r3, [r7, #24]
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d00a      	beq.n	8013b80 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8013b6a:	697b      	ldr	r3, [r7, #20]
 8013b6c:	68da      	ldr	r2, [r3, #12]
 8013b6e:	69bb      	ldr	r3, [r7, #24]
 8013b70:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8013b72:	4b32      	ldr	r3, [pc, #200]	; (8013c3c <tcp_input+0x548>)
 8013b74:	681a      	ldr	r2, [r3, #0]
 8013b76:	697b      	ldr	r3, [r7, #20]
 8013b78:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8013b7a:	4a30      	ldr	r2, [pc, #192]	; (8013c3c <tcp_input+0x548>)
 8013b7c:	697b      	ldr	r3, [r7, #20]
 8013b7e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8013b80:	6978      	ldr	r0, [r7, #20]
 8013b82:	f000 fa01 	bl	8013f88 <tcp_listen_input>
      }
      pbuf_free(p);
 8013b86:	6878      	ldr	r0, [r7, #4]
 8013b88:	f7fd fd68 	bl	801165c <pbuf_free>
      return;
 8013b8c:	e19b      	b.n	8013ec6 <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8013b8e:	69fb      	ldr	r3, [r7, #28]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	f000 8160 	beq.w	8013e56 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8013b96:	4b2a      	ldr	r3, [pc, #168]	; (8013c40 <tcp_input+0x54c>)
 8013b98:	2200      	movs	r2, #0
 8013b9a:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	891a      	ldrh	r2, [r3, #8]
 8013ba0:	4b27      	ldr	r3, [pc, #156]	; (8013c40 <tcp_input+0x54c>)
 8013ba2:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8013ba4:	4a26      	ldr	r2, [pc, #152]	; (8013c40 <tcp_input+0x54c>)
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8013baa:	4b1b      	ldr	r3, [pc, #108]	; (8013c18 <tcp_input+0x524>)
 8013bac:	681b      	ldr	r3, [r3, #0]
 8013bae:	4a24      	ldr	r2, [pc, #144]	; (8013c40 <tcp_input+0x54c>)
 8013bb0:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8013bb2:	4b24      	ldr	r3, [pc, #144]	; (8013c44 <tcp_input+0x550>)
 8013bb4:	2200      	movs	r2, #0
 8013bb6:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8013bb8:	4b23      	ldr	r3, [pc, #140]	; (8013c48 <tcp_input+0x554>)
 8013bba:	2200      	movs	r2, #0
 8013bbc:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8013bbe:	4b23      	ldr	r3, [pc, #140]	; (8013c4c <tcp_input+0x558>)
 8013bc0:	2200      	movs	r2, #0
 8013bc2:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8013bc4:	4b22      	ldr	r3, [pc, #136]	; (8013c50 <tcp_input+0x55c>)
 8013bc6:	781b      	ldrb	r3, [r3, #0]
 8013bc8:	f003 0308 	and.w	r3, r3, #8
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d006      	beq.n	8013bde <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	7b5b      	ldrb	r3, [r3, #13]
 8013bd4:	f043 0301 	orr.w	r3, r3, #1
 8013bd8:	b2da      	uxtb	r2, r3
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8013bde:	69fb      	ldr	r3, [r7, #28]
 8013be0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d038      	beq.n	8013c58 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013be6:	69f8      	ldr	r0, [r7, #28]
 8013be8:	f7ff f870 	bl	8012ccc <tcp_process_refused_data>
 8013bec:	4603      	mov	r3, r0
 8013bee:	f113 0f0d 	cmn.w	r3, #13
 8013bf2:	d007      	beq.n	8013c04 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013bf4:	69fb      	ldr	r3, [r7, #28]
 8013bf6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d02d      	beq.n	8013c58 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013bfc:	4b15      	ldr	r3, [pc, #84]	; (8013c54 <tcp_input+0x560>)
 8013bfe:	881b      	ldrh	r3, [r3, #0]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d029      	beq.n	8013c58 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8013c04:	69fb      	ldr	r3, [r7, #28]
 8013c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	f040 8104 	bne.w	8013e16 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8013c0e:	69f8      	ldr	r0, [r7, #28]
 8013c10:	f003 fe16 	bl	8017840 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8013c14:	e0ff      	b.n	8013e16 <tcp_input+0x722>
 8013c16:	bf00      	nop
 8013c18:	20004804 	.word	0x20004804
 8013c1c:	2000a0a8 	.word	0x2000a0a8
 8013c20:	08020390 	.word	0x08020390
 8013c24:	080204bc 	.word	0x080204bc
 8013c28:	080203dc 	.word	0x080203dc
 8013c2c:	2000d7bc 	.word	0x2000d7bc
 8013c30:	080204e8 	.word	0x080204e8
 8013c34:	2000d7cc 	.word	0x2000d7cc
 8013c38:	08020514 	.word	0x08020514
 8013c3c:	2000d7c4 	.word	0x2000d7c4
 8013c40:	200047f4 	.word	0x200047f4
 8013c44:	20004824 	.word	0x20004824
 8013c48:	20004821 	.word	0x20004821
 8013c4c:	2000481c 	.word	0x2000481c
 8013c50:	20004820 	.word	0x20004820
 8013c54:	2000481e 	.word	0x2000481e
      }
    }
    tcp_input_pcb = pcb;
 8013c58:	4a9c      	ldr	r2, [pc, #624]	; (8013ecc <tcp_input+0x7d8>)
 8013c5a:	69fb      	ldr	r3, [r7, #28]
 8013c5c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8013c5e:	69f8      	ldr	r0, [r7, #28]
 8013c60:	f000 fb0a 	bl	8014278 <tcp_process>
 8013c64:	4603      	mov	r3, r0
 8013c66:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8013c68:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013c6c:	f113 0f0d 	cmn.w	r3, #13
 8013c70:	f000 80d3 	beq.w	8013e1a <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8013c74:	4b96      	ldr	r3, [pc, #600]	; (8013ed0 <tcp_input+0x7dc>)
 8013c76:	781b      	ldrb	r3, [r3, #0]
 8013c78:	f003 0308 	and.w	r3, r3, #8
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d015      	beq.n	8013cac <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8013c80:	69fb      	ldr	r3, [r7, #28]
 8013c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d008      	beq.n	8013c9c <tcp_input+0x5a8>
 8013c8a:	69fb      	ldr	r3, [r7, #28]
 8013c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c90:	69fa      	ldr	r2, [r7, #28]
 8013c92:	6912      	ldr	r2, [r2, #16]
 8013c94:	f06f 010d 	mvn.w	r1, #13
 8013c98:	4610      	mov	r0, r2
 8013c9a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013c9c:	69f9      	ldr	r1, [r7, #28]
 8013c9e:	488d      	ldr	r0, [pc, #564]	; (8013ed4 <tcp_input+0x7e0>)
 8013ca0:	f7ff fbb0 	bl	8013404 <tcp_pcb_remove>
        tcp_free(pcb);
 8013ca4:	69f8      	ldr	r0, [r7, #28]
 8013ca6:	f7fd ff95 	bl	8011bd4 <tcp_free>
 8013caa:	e0c1      	b.n	8013e30 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8013cac:	2300      	movs	r3, #0
 8013cae:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8013cb0:	4b89      	ldr	r3, [pc, #548]	; (8013ed8 <tcp_input+0x7e4>)
 8013cb2:	881b      	ldrh	r3, [r3, #0]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d01d      	beq.n	8013cf4 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8013cb8:	4b87      	ldr	r3, [pc, #540]	; (8013ed8 <tcp_input+0x7e4>)
 8013cba:	881b      	ldrh	r3, [r3, #0]
 8013cbc:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8013cbe:	69fb      	ldr	r3, [r7, #28]
 8013cc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d00a      	beq.n	8013cde <tcp_input+0x5ea>
 8013cc8:	69fb      	ldr	r3, [r7, #28]
 8013cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013cce:	69fa      	ldr	r2, [r7, #28]
 8013cd0:	6910      	ldr	r0, [r2, #16]
 8013cd2:	89fa      	ldrh	r2, [r7, #14]
 8013cd4:	69f9      	ldr	r1, [r7, #28]
 8013cd6:	4798      	blx	r3
 8013cd8:	4603      	mov	r3, r0
 8013cda:	74fb      	strb	r3, [r7, #19]
 8013cdc:	e001      	b.n	8013ce2 <tcp_input+0x5ee>
 8013cde:	2300      	movs	r3, #0
 8013ce0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013ce2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013ce6:	f113 0f0d 	cmn.w	r3, #13
 8013cea:	f000 8098 	beq.w	8013e1e <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8013cee:	4b7a      	ldr	r3, [pc, #488]	; (8013ed8 <tcp_input+0x7e4>)
 8013cf0:	2200      	movs	r2, #0
 8013cf2:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8013cf4:	69f8      	ldr	r0, [r7, #28]
 8013cf6:	f000 f907 	bl	8013f08 <tcp_input_delayed_close>
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	f040 8090 	bne.w	8013e22 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8013d02:	4b76      	ldr	r3, [pc, #472]	; (8013edc <tcp_input+0x7e8>)
 8013d04:	681b      	ldr	r3, [r3, #0]
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d041      	beq.n	8013d8e <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8013d0a:	69fb      	ldr	r3, [r7, #28]
 8013d0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d006      	beq.n	8013d20 <tcp_input+0x62c>
 8013d12:	4b73      	ldr	r3, [pc, #460]	; (8013ee0 <tcp_input+0x7ec>)
 8013d14:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8013d18:	4972      	ldr	r1, [pc, #456]	; (8013ee4 <tcp_input+0x7f0>)
 8013d1a:	4873      	ldr	r0, [pc, #460]	; (8013ee8 <tcp_input+0x7f4>)
 8013d1c:	f007 ffce 	bl	801bcbc <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8013d20:	69fb      	ldr	r3, [r7, #28]
 8013d22:	8b5b      	ldrh	r3, [r3, #26]
 8013d24:	f003 0310 	and.w	r3, r3, #16
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d008      	beq.n	8013d3e <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8013d2c:	4b6b      	ldr	r3, [pc, #428]	; (8013edc <tcp_input+0x7e8>)
 8013d2e:	681b      	ldr	r3, [r3, #0]
 8013d30:	4618      	mov	r0, r3
 8013d32:	f7fd fc93 	bl	801165c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8013d36:	69f8      	ldr	r0, [r7, #28]
 8013d38:	f7fe fa90 	bl	801225c <tcp_abort>
            goto aborted;
 8013d3c:	e078      	b.n	8013e30 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8013d3e:	69fb      	ldr	r3, [r7, #28]
 8013d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d00c      	beq.n	8013d62 <tcp_input+0x66e>
 8013d48:	69fb      	ldr	r3, [r7, #28]
 8013d4a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013d4e:	69fb      	ldr	r3, [r7, #28]
 8013d50:	6918      	ldr	r0, [r3, #16]
 8013d52:	4b62      	ldr	r3, [pc, #392]	; (8013edc <tcp_input+0x7e8>)
 8013d54:	681a      	ldr	r2, [r3, #0]
 8013d56:	2300      	movs	r3, #0
 8013d58:	69f9      	ldr	r1, [r7, #28]
 8013d5a:	47a0      	blx	r4
 8013d5c:	4603      	mov	r3, r0
 8013d5e:	74fb      	strb	r3, [r7, #19]
 8013d60:	e008      	b.n	8013d74 <tcp_input+0x680>
 8013d62:	4b5e      	ldr	r3, [pc, #376]	; (8013edc <tcp_input+0x7e8>)
 8013d64:	681a      	ldr	r2, [r3, #0]
 8013d66:	2300      	movs	r3, #0
 8013d68:	69f9      	ldr	r1, [r7, #28]
 8013d6a:	2000      	movs	r0, #0
 8013d6c:	f7ff f884 	bl	8012e78 <tcp_recv_null>
 8013d70:	4603      	mov	r3, r0
 8013d72:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8013d74:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013d78:	f113 0f0d 	cmn.w	r3, #13
 8013d7c:	d053      	beq.n	8013e26 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8013d7e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d003      	beq.n	8013d8e <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8013d86:	4b55      	ldr	r3, [pc, #340]	; (8013edc <tcp_input+0x7e8>)
 8013d88:	681a      	ldr	r2, [r3, #0]
 8013d8a:	69fb      	ldr	r3, [r7, #28]
 8013d8c:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8013d8e:	4b50      	ldr	r3, [pc, #320]	; (8013ed0 <tcp_input+0x7dc>)
 8013d90:	781b      	ldrb	r3, [r3, #0]
 8013d92:	f003 0320 	and.w	r3, r3, #32
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d030      	beq.n	8013dfc <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 8013d9a:	69fb      	ldr	r3, [r7, #28]
 8013d9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d009      	beq.n	8013db6 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8013da2:	69fb      	ldr	r3, [r7, #28]
 8013da4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013da6:	7b5a      	ldrb	r2, [r3, #13]
 8013da8:	69fb      	ldr	r3, [r7, #28]
 8013daa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013dac:	f042 0220 	orr.w	r2, r2, #32
 8013db0:	b2d2      	uxtb	r2, r2
 8013db2:	735a      	strb	r2, [r3, #13]
 8013db4:	e022      	b.n	8013dfc <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8013db6:	69fb      	ldr	r3, [r7, #28]
 8013db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013dba:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8013dbe:	d005      	beq.n	8013dcc <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8013dc0:	69fb      	ldr	r3, [r7, #28]
 8013dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013dc4:	3301      	adds	r3, #1
 8013dc6:	b29a      	uxth	r2, r3
 8013dc8:	69fb      	ldr	r3, [r7, #28]
 8013dca:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8013dcc:	69fb      	ldr	r3, [r7, #28]
 8013dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d00b      	beq.n	8013dee <tcp_input+0x6fa>
 8013dd6:	69fb      	ldr	r3, [r7, #28]
 8013dd8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013ddc:	69fb      	ldr	r3, [r7, #28]
 8013dde:	6918      	ldr	r0, [r3, #16]
 8013de0:	2300      	movs	r3, #0
 8013de2:	2200      	movs	r2, #0
 8013de4:	69f9      	ldr	r1, [r7, #28]
 8013de6:	47a0      	blx	r4
 8013de8:	4603      	mov	r3, r0
 8013dea:	74fb      	strb	r3, [r7, #19]
 8013dec:	e001      	b.n	8013df2 <tcp_input+0x6fe>
 8013dee:	2300      	movs	r3, #0
 8013df0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013df2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013df6:	f113 0f0d 	cmn.w	r3, #13
 8013dfa:	d016      	beq.n	8013e2a <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013dfc:	4b33      	ldr	r3, [pc, #204]	; (8013ecc <tcp_input+0x7d8>)
 8013dfe:	2200      	movs	r2, #0
 8013e00:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8013e02:	69f8      	ldr	r0, [r7, #28]
 8013e04:	f000 f880 	bl	8013f08 <tcp_input_delayed_close>
 8013e08:	4603      	mov	r3, r0
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d10f      	bne.n	8013e2e <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013e0e:	69f8      	ldr	r0, [r7, #28]
 8013e10:	f002 ff10 	bl	8016c34 <tcp_output>
 8013e14:	e00c      	b.n	8013e30 <tcp_input+0x73c>
        goto aborted;
 8013e16:	bf00      	nop
 8013e18:	e00a      	b.n	8013e30 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013e1a:	bf00      	nop
 8013e1c:	e008      	b.n	8013e30 <tcp_input+0x73c>
              goto aborted;
 8013e1e:	bf00      	nop
 8013e20:	e006      	b.n	8013e30 <tcp_input+0x73c>
          goto aborted;
 8013e22:	bf00      	nop
 8013e24:	e004      	b.n	8013e30 <tcp_input+0x73c>
            goto aborted;
 8013e26:	bf00      	nop
 8013e28:	e002      	b.n	8013e30 <tcp_input+0x73c>
              goto aborted;
 8013e2a:	bf00      	nop
 8013e2c:	e000      	b.n	8013e30 <tcp_input+0x73c>
          goto aborted;
 8013e2e:	bf00      	nop
    tcp_input_pcb = NULL;
 8013e30:	4b26      	ldr	r3, [pc, #152]	; (8013ecc <tcp_input+0x7d8>)
 8013e32:	2200      	movs	r2, #0
 8013e34:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8013e36:	4b29      	ldr	r3, [pc, #164]	; (8013edc <tcp_input+0x7e8>)
 8013e38:	2200      	movs	r2, #0
 8013e3a:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8013e3c:	4b2b      	ldr	r3, [pc, #172]	; (8013eec <tcp_input+0x7f8>)
 8013e3e:	685b      	ldr	r3, [r3, #4]
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d03f      	beq.n	8013ec4 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 8013e44:	4b29      	ldr	r3, [pc, #164]	; (8013eec <tcp_input+0x7f8>)
 8013e46:	685b      	ldr	r3, [r3, #4]
 8013e48:	4618      	mov	r0, r3
 8013e4a:	f7fd fc07 	bl	801165c <pbuf_free>
      inseg.p = NULL;
 8013e4e:	4b27      	ldr	r3, [pc, #156]	; (8013eec <tcp_input+0x7f8>)
 8013e50:	2200      	movs	r2, #0
 8013e52:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8013e54:	e036      	b.n	8013ec4 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8013e56:	4b26      	ldr	r3, [pc, #152]	; (8013ef0 <tcp_input+0x7fc>)
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	899b      	ldrh	r3, [r3, #12]
 8013e5c:	b29b      	uxth	r3, r3
 8013e5e:	4618      	mov	r0, r3
 8013e60:	f7fc f81e 	bl	800fea0 <lwip_htons>
 8013e64:	4603      	mov	r3, r0
 8013e66:	b2db      	uxtb	r3, r3
 8013e68:	f003 0304 	and.w	r3, r3, #4
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d118      	bne.n	8013ea2 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013e70:	4b20      	ldr	r3, [pc, #128]	; (8013ef4 <tcp_input+0x800>)
 8013e72:	6819      	ldr	r1, [r3, #0]
 8013e74:	4b20      	ldr	r3, [pc, #128]	; (8013ef8 <tcp_input+0x804>)
 8013e76:	881b      	ldrh	r3, [r3, #0]
 8013e78:	461a      	mov	r2, r3
 8013e7a:	4b20      	ldr	r3, [pc, #128]	; (8013efc <tcp_input+0x808>)
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013e80:	4b1b      	ldr	r3, [pc, #108]	; (8013ef0 <tcp_input+0x7fc>)
 8013e82:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013e84:	885b      	ldrh	r3, [r3, #2]
 8013e86:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013e88:	4a19      	ldr	r2, [pc, #100]	; (8013ef0 <tcp_input+0x7fc>)
 8013e8a:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013e8c:	8812      	ldrh	r2, [r2, #0]
 8013e8e:	b292      	uxth	r2, r2
 8013e90:	9202      	str	r2, [sp, #8]
 8013e92:	9301      	str	r3, [sp, #4]
 8013e94:	4b1a      	ldr	r3, [pc, #104]	; (8013f00 <tcp_input+0x80c>)
 8013e96:	9300      	str	r3, [sp, #0]
 8013e98:	4b1a      	ldr	r3, [pc, #104]	; (8013f04 <tcp_input+0x810>)
 8013e9a:	4602      	mov	r2, r0
 8013e9c:	2000      	movs	r0, #0
 8013e9e:	f003 fc7d 	bl	801779c <tcp_rst>
    pbuf_free(p);
 8013ea2:	6878      	ldr	r0, [r7, #4]
 8013ea4:	f7fd fbda 	bl	801165c <pbuf_free>
  return;
 8013ea8:	e00c      	b.n	8013ec4 <tcp_input+0x7d0>
    goto dropped;
 8013eaa:	bf00      	nop
 8013eac:	e006      	b.n	8013ebc <tcp_input+0x7c8>
    goto dropped;
 8013eae:	bf00      	nop
 8013eb0:	e004      	b.n	8013ebc <tcp_input+0x7c8>
    goto dropped;
 8013eb2:	bf00      	nop
 8013eb4:	e002      	b.n	8013ebc <tcp_input+0x7c8>
      goto dropped;
 8013eb6:	bf00      	nop
 8013eb8:	e000      	b.n	8013ebc <tcp_input+0x7c8>
      goto dropped;
 8013eba:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8013ebc:	6878      	ldr	r0, [r7, #4]
 8013ebe:	f7fd fbcd 	bl	801165c <pbuf_free>
 8013ec2:	e000      	b.n	8013ec6 <tcp_input+0x7d2>
  return;
 8013ec4:	bf00      	nop
}
 8013ec6:	3724      	adds	r7, #36	; 0x24
 8013ec8:	46bd      	mov	sp, r7
 8013eca:	bd90      	pop	{r4, r7, pc}
 8013ecc:	2000d7d0 	.word	0x2000d7d0
 8013ed0:	20004821 	.word	0x20004821
 8013ed4:	2000d7bc 	.word	0x2000d7bc
 8013ed8:	2000481c 	.word	0x2000481c
 8013edc:	20004824 	.word	0x20004824
 8013ee0:	08020390 	.word	0x08020390
 8013ee4:	08020544 	.word	0x08020544
 8013ee8:	080203dc 	.word	0x080203dc
 8013eec:	200047f4 	.word	0x200047f4
 8013ef0:	20004804 	.word	0x20004804
 8013ef4:	20004818 	.word	0x20004818
 8013ef8:	2000481e 	.word	0x2000481e
 8013efc:	20004814 	.word	0x20004814
 8013f00:	2000a0b8 	.word	0x2000a0b8
 8013f04:	2000a0bc 	.word	0x2000a0bc

08013f08 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8013f08:	b580      	push	{r7, lr}
 8013f0a:	b082      	sub	sp, #8
 8013f0c:	af00      	add	r7, sp, #0
 8013f0e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d106      	bne.n	8013f24 <tcp_input_delayed_close+0x1c>
 8013f16:	4b17      	ldr	r3, [pc, #92]	; (8013f74 <tcp_input_delayed_close+0x6c>)
 8013f18:	f240 225a 	movw	r2, #602	; 0x25a
 8013f1c:	4916      	ldr	r1, [pc, #88]	; (8013f78 <tcp_input_delayed_close+0x70>)
 8013f1e:	4817      	ldr	r0, [pc, #92]	; (8013f7c <tcp_input_delayed_close+0x74>)
 8013f20:	f007 fecc 	bl	801bcbc <iprintf>

  if (recv_flags & TF_CLOSED) {
 8013f24:	4b16      	ldr	r3, [pc, #88]	; (8013f80 <tcp_input_delayed_close+0x78>)
 8013f26:	781b      	ldrb	r3, [r3, #0]
 8013f28:	f003 0310 	and.w	r3, r3, #16
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d01c      	beq.n	8013f6a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	8b5b      	ldrh	r3, [r3, #26]
 8013f34:	f003 0310 	and.w	r3, r3, #16
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d10d      	bne.n	8013f58 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d008      	beq.n	8013f58 <tcp_input_delayed_close+0x50>
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013f4c:	687a      	ldr	r2, [r7, #4]
 8013f4e:	6912      	ldr	r2, [r2, #16]
 8013f50:	f06f 010e 	mvn.w	r1, #14
 8013f54:	4610      	mov	r0, r2
 8013f56:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013f58:	6879      	ldr	r1, [r7, #4]
 8013f5a:	480a      	ldr	r0, [pc, #40]	; (8013f84 <tcp_input_delayed_close+0x7c>)
 8013f5c:	f7ff fa52 	bl	8013404 <tcp_pcb_remove>
    tcp_free(pcb);
 8013f60:	6878      	ldr	r0, [r7, #4]
 8013f62:	f7fd fe37 	bl	8011bd4 <tcp_free>
    return 1;
 8013f66:	2301      	movs	r3, #1
 8013f68:	e000      	b.n	8013f6c <tcp_input_delayed_close+0x64>
  }
  return 0;
 8013f6a:	2300      	movs	r3, #0
}
 8013f6c:	4618      	mov	r0, r3
 8013f6e:	3708      	adds	r7, #8
 8013f70:	46bd      	mov	sp, r7
 8013f72:	bd80      	pop	{r7, pc}
 8013f74:	08020390 	.word	0x08020390
 8013f78:	08020560 	.word	0x08020560
 8013f7c:	080203dc 	.word	0x080203dc
 8013f80:	20004821 	.word	0x20004821
 8013f84:	2000d7bc 	.word	0x2000d7bc

08013f88 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8013f88:	b590      	push	{r4, r7, lr}
 8013f8a:	b08b      	sub	sp, #44	; 0x2c
 8013f8c:	af04      	add	r7, sp, #16
 8013f8e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013f90:	4b6f      	ldr	r3, [pc, #444]	; (8014150 <tcp_listen_input+0x1c8>)
 8013f92:	781b      	ldrb	r3, [r3, #0]
 8013f94:	f003 0304 	and.w	r3, r3, #4
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	f040 80d2 	bne.w	8014142 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d106      	bne.n	8013fb2 <tcp_listen_input+0x2a>
 8013fa4:	4b6b      	ldr	r3, [pc, #428]	; (8014154 <tcp_listen_input+0x1cc>)
 8013fa6:	f240 2281 	movw	r2, #641	; 0x281
 8013faa:	496b      	ldr	r1, [pc, #428]	; (8014158 <tcp_listen_input+0x1d0>)
 8013fac:	486b      	ldr	r0, [pc, #428]	; (801415c <tcp_listen_input+0x1d4>)
 8013fae:	f007 fe85 	bl	801bcbc <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013fb2:	4b67      	ldr	r3, [pc, #412]	; (8014150 <tcp_listen_input+0x1c8>)
 8013fb4:	781b      	ldrb	r3, [r3, #0]
 8013fb6:	f003 0310 	and.w	r3, r3, #16
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d019      	beq.n	8013ff2 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013fbe:	4b68      	ldr	r3, [pc, #416]	; (8014160 <tcp_listen_input+0x1d8>)
 8013fc0:	6819      	ldr	r1, [r3, #0]
 8013fc2:	4b68      	ldr	r3, [pc, #416]	; (8014164 <tcp_listen_input+0x1dc>)
 8013fc4:	881b      	ldrh	r3, [r3, #0]
 8013fc6:	461a      	mov	r2, r3
 8013fc8:	4b67      	ldr	r3, [pc, #412]	; (8014168 <tcp_listen_input+0x1e0>)
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013fce:	4b67      	ldr	r3, [pc, #412]	; (801416c <tcp_listen_input+0x1e4>)
 8013fd0:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013fd2:	885b      	ldrh	r3, [r3, #2]
 8013fd4:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013fd6:	4a65      	ldr	r2, [pc, #404]	; (801416c <tcp_listen_input+0x1e4>)
 8013fd8:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013fda:	8812      	ldrh	r2, [r2, #0]
 8013fdc:	b292      	uxth	r2, r2
 8013fde:	9202      	str	r2, [sp, #8]
 8013fe0:	9301      	str	r3, [sp, #4]
 8013fe2:	4b63      	ldr	r3, [pc, #396]	; (8014170 <tcp_listen_input+0x1e8>)
 8013fe4:	9300      	str	r3, [sp, #0]
 8013fe6:	4b63      	ldr	r3, [pc, #396]	; (8014174 <tcp_listen_input+0x1ec>)
 8013fe8:	4602      	mov	r2, r0
 8013fea:	6878      	ldr	r0, [r7, #4]
 8013fec:	f003 fbd6 	bl	801779c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013ff0:	e0a9      	b.n	8014146 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8013ff2:	4b57      	ldr	r3, [pc, #348]	; (8014150 <tcp_listen_input+0x1c8>)
 8013ff4:	781b      	ldrb	r3, [r3, #0]
 8013ff6:	f003 0302 	and.w	r3, r3, #2
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	f000 80a3 	beq.w	8014146 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	7d5b      	ldrb	r3, [r3, #21]
 8014004:	4618      	mov	r0, r3
 8014006:	f7ff f85b 	bl	80130c0 <tcp_alloc>
 801400a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801400c:	697b      	ldr	r3, [r7, #20]
 801400e:	2b00      	cmp	r3, #0
 8014010:	d111      	bne.n	8014036 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	699b      	ldr	r3, [r3, #24]
 8014016:	2b00      	cmp	r3, #0
 8014018:	d00a      	beq.n	8014030 <tcp_listen_input+0xa8>
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	699b      	ldr	r3, [r3, #24]
 801401e:	687a      	ldr	r2, [r7, #4]
 8014020:	6910      	ldr	r0, [r2, #16]
 8014022:	f04f 32ff 	mov.w	r2, #4294967295
 8014026:	2100      	movs	r1, #0
 8014028:	4798      	blx	r3
 801402a:	4603      	mov	r3, r0
 801402c:	73bb      	strb	r3, [r7, #14]
      return;
 801402e:	e08b      	b.n	8014148 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8014030:	23f0      	movs	r3, #240	; 0xf0
 8014032:	73bb      	strb	r3, [r7, #14]
      return;
 8014034:	e088      	b.n	8014148 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8014036:	4b50      	ldr	r3, [pc, #320]	; (8014178 <tcp_listen_input+0x1f0>)
 8014038:	695a      	ldr	r2, [r3, #20]
 801403a:	697b      	ldr	r3, [r7, #20]
 801403c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801403e:	4b4e      	ldr	r3, [pc, #312]	; (8014178 <tcp_listen_input+0x1f0>)
 8014040:	691a      	ldr	r2, [r3, #16]
 8014042:	697b      	ldr	r3, [r7, #20]
 8014044:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	8ada      	ldrh	r2, [r3, #22]
 801404a:	697b      	ldr	r3, [r7, #20]
 801404c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801404e:	4b47      	ldr	r3, [pc, #284]	; (801416c <tcp_listen_input+0x1e4>)
 8014050:	681b      	ldr	r3, [r3, #0]
 8014052:	881b      	ldrh	r3, [r3, #0]
 8014054:	b29a      	uxth	r2, r3
 8014056:	697b      	ldr	r3, [r7, #20]
 8014058:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801405a:	697b      	ldr	r3, [r7, #20]
 801405c:	2203      	movs	r2, #3
 801405e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8014060:	4b41      	ldr	r3, [pc, #260]	; (8014168 <tcp_listen_input+0x1e0>)
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	1c5a      	adds	r2, r3, #1
 8014066:	697b      	ldr	r3, [r7, #20]
 8014068:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801406a:	697b      	ldr	r3, [r7, #20]
 801406c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801406e:	697b      	ldr	r3, [r7, #20]
 8014070:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8014072:	6978      	ldr	r0, [r7, #20]
 8014074:	f7ff fa5a 	bl	801352c <tcp_next_iss>
 8014078:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801407a:	697b      	ldr	r3, [r7, #20]
 801407c:	693a      	ldr	r2, [r7, #16]
 801407e:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8014080:	697b      	ldr	r3, [r7, #20]
 8014082:	693a      	ldr	r2, [r7, #16]
 8014084:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8014086:	697b      	ldr	r3, [r7, #20]
 8014088:	693a      	ldr	r2, [r7, #16]
 801408a:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 801408c:	697b      	ldr	r3, [r7, #20]
 801408e:	693a      	ldr	r2, [r7, #16]
 8014090:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8014092:	4b35      	ldr	r3, [pc, #212]	; (8014168 <tcp_listen_input+0x1e0>)
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	1e5a      	subs	r2, r3, #1
 8014098:	697b      	ldr	r3, [r7, #20]
 801409a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	691a      	ldr	r2, [r3, #16]
 80140a0:	697b      	ldr	r3, [r7, #20]
 80140a2:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80140a4:	697b      	ldr	r3, [r7, #20]
 80140a6:	687a      	ldr	r2, [r7, #4]
 80140a8:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	7a5b      	ldrb	r3, [r3, #9]
 80140ae:	f003 030c 	and.w	r3, r3, #12
 80140b2:	b2da      	uxtb	r2, r3
 80140b4:	697b      	ldr	r3, [r7, #20]
 80140b6:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	7a1a      	ldrb	r2, [r3, #8]
 80140bc:	697b      	ldr	r3, [r7, #20]
 80140be:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80140c0:	4b2e      	ldr	r3, [pc, #184]	; (801417c <tcp_listen_input+0x1f4>)
 80140c2:	681a      	ldr	r2, [r3, #0]
 80140c4:	697b      	ldr	r3, [r7, #20]
 80140c6:	60da      	str	r2, [r3, #12]
 80140c8:	4a2c      	ldr	r2, [pc, #176]	; (801417c <tcp_listen_input+0x1f4>)
 80140ca:	697b      	ldr	r3, [r7, #20]
 80140cc:	6013      	str	r3, [r2, #0]
 80140ce:	f003 fd27 	bl	8017b20 <tcp_timer_needed>
 80140d2:	4b2b      	ldr	r3, [pc, #172]	; (8014180 <tcp_listen_input+0x1f8>)
 80140d4:	2201      	movs	r2, #1
 80140d6:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80140d8:	6978      	ldr	r0, [r7, #20]
 80140da:	f001 fd8d 	bl	8015bf8 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80140de:	4b23      	ldr	r3, [pc, #140]	; (801416c <tcp_listen_input+0x1e4>)
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	89db      	ldrh	r3, [r3, #14]
 80140e4:	b29a      	uxth	r2, r3
 80140e6:	697b      	ldr	r3, [r7, #20]
 80140e8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80140ec:	697b      	ldr	r3, [r7, #20]
 80140ee:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80140f2:	697b      	ldr	r3, [r7, #20]
 80140f4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80140f8:	697b      	ldr	r3, [r7, #20]
 80140fa:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80140fc:	697b      	ldr	r3, [r7, #20]
 80140fe:	3304      	adds	r3, #4
 8014100:	4618      	mov	r0, r3
 8014102:	f005 fc4b 	bl	801999c <ip4_route>
 8014106:	4601      	mov	r1, r0
 8014108:	697b      	ldr	r3, [r7, #20]
 801410a:	3304      	adds	r3, #4
 801410c:	461a      	mov	r2, r3
 801410e:	4620      	mov	r0, r4
 8014110:	f7ff fa32 	bl	8013578 <tcp_eff_send_mss_netif>
 8014114:	4603      	mov	r3, r0
 8014116:	461a      	mov	r2, r3
 8014118:	697b      	ldr	r3, [r7, #20]
 801411a:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801411c:	2112      	movs	r1, #18
 801411e:	6978      	ldr	r0, [r7, #20]
 8014120:	f002 fc9a 	bl	8016a58 <tcp_enqueue_flags>
 8014124:	4603      	mov	r3, r0
 8014126:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8014128:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801412c:	2b00      	cmp	r3, #0
 801412e:	d004      	beq.n	801413a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8014130:	2100      	movs	r1, #0
 8014132:	6978      	ldr	r0, [r7, #20]
 8014134:	f7fd ffd4 	bl	80120e0 <tcp_abandon>
      return;
 8014138:	e006      	b.n	8014148 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801413a:	6978      	ldr	r0, [r7, #20]
 801413c:	f002 fd7a 	bl	8016c34 <tcp_output>
  return;
 8014140:	e001      	b.n	8014146 <tcp_listen_input+0x1be>
    return;
 8014142:	bf00      	nop
 8014144:	e000      	b.n	8014148 <tcp_listen_input+0x1c0>
  return;
 8014146:	bf00      	nop
}
 8014148:	371c      	adds	r7, #28
 801414a:	46bd      	mov	sp, r7
 801414c:	bd90      	pop	{r4, r7, pc}
 801414e:	bf00      	nop
 8014150:	20004820 	.word	0x20004820
 8014154:	08020390 	.word	0x08020390
 8014158:	08020588 	.word	0x08020588
 801415c:	080203dc 	.word	0x080203dc
 8014160:	20004818 	.word	0x20004818
 8014164:	2000481e 	.word	0x2000481e
 8014168:	20004814 	.word	0x20004814
 801416c:	20004804 	.word	0x20004804
 8014170:	2000a0b8 	.word	0x2000a0b8
 8014174:	2000a0bc 	.word	0x2000a0bc
 8014178:	2000a0a8 	.word	0x2000a0a8
 801417c:	2000d7bc 	.word	0x2000d7bc
 8014180:	2000d7b8 	.word	0x2000d7b8

08014184 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8014184:	b580      	push	{r7, lr}
 8014186:	b086      	sub	sp, #24
 8014188:	af04      	add	r7, sp, #16
 801418a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 801418c:	4b2f      	ldr	r3, [pc, #188]	; (801424c <tcp_timewait_input+0xc8>)
 801418e:	781b      	ldrb	r3, [r3, #0]
 8014190:	f003 0304 	and.w	r3, r3, #4
 8014194:	2b00      	cmp	r3, #0
 8014196:	d153      	bne.n	8014240 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	2b00      	cmp	r3, #0
 801419c:	d106      	bne.n	80141ac <tcp_timewait_input+0x28>
 801419e:	4b2c      	ldr	r3, [pc, #176]	; (8014250 <tcp_timewait_input+0xcc>)
 80141a0:	f240 22ee 	movw	r2, #750	; 0x2ee
 80141a4:	492b      	ldr	r1, [pc, #172]	; (8014254 <tcp_timewait_input+0xd0>)
 80141a6:	482c      	ldr	r0, [pc, #176]	; (8014258 <tcp_timewait_input+0xd4>)
 80141a8:	f007 fd88 	bl	801bcbc <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80141ac:	4b27      	ldr	r3, [pc, #156]	; (801424c <tcp_timewait_input+0xc8>)
 80141ae:	781b      	ldrb	r3, [r3, #0]
 80141b0:	f003 0302 	and.w	r3, r3, #2
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	d02a      	beq.n	801420e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80141b8:	4b28      	ldr	r3, [pc, #160]	; (801425c <tcp_timewait_input+0xd8>)
 80141ba:	681a      	ldr	r2, [r3, #0]
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141c0:	1ad3      	subs	r3, r2, r3
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	db2d      	blt.n	8014222 <tcp_timewait_input+0x9e>
 80141c6:	4b25      	ldr	r3, [pc, #148]	; (801425c <tcp_timewait_input+0xd8>)
 80141c8:	681a      	ldr	r2, [r3, #0]
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141ce:	6879      	ldr	r1, [r7, #4]
 80141d0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80141d2:	440b      	add	r3, r1
 80141d4:	1ad3      	subs	r3, r2, r3
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	dc23      	bgt.n	8014222 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80141da:	4b21      	ldr	r3, [pc, #132]	; (8014260 <tcp_timewait_input+0xdc>)
 80141dc:	6819      	ldr	r1, [r3, #0]
 80141de:	4b21      	ldr	r3, [pc, #132]	; (8014264 <tcp_timewait_input+0xe0>)
 80141e0:	881b      	ldrh	r3, [r3, #0]
 80141e2:	461a      	mov	r2, r3
 80141e4:	4b1d      	ldr	r3, [pc, #116]	; (801425c <tcp_timewait_input+0xd8>)
 80141e6:	681b      	ldr	r3, [r3, #0]
 80141e8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80141ea:	4b1f      	ldr	r3, [pc, #124]	; (8014268 <tcp_timewait_input+0xe4>)
 80141ec:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80141ee:	885b      	ldrh	r3, [r3, #2]
 80141f0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80141f2:	4a1d      	ldr	r2, [pc, #116]	; (8014268 <tcp_timewait_input+0xe4>)
 80141f4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80141f6:	8812      	ldrh	r2, [r2, #0]
 80141f8:	b292      	uxth	r2, r2
 80141fa:	9202      	str	r2, [sp, #8]
 80141fc:	9301      	str	r3, [sp, #4]
 80141fe:	4b1b      	ldr	r3, [pc, #108]	; (801426c <tcp_timewait_input+0xe8>)
 8014200:	9300      	str	r3, [sp, #0]
 8014202:	4b1b      	ldr	r3, [pc, #108]	; (8014270 <tcp_timewait_input+0xec>)
 8014204:	4602      	mov	r2, r0
 8014206:	6878      	ldr	r0, [r7, #4]
 8014208:	f003 fac8 	bl	801779c <tcp_rst>
      return;
 801420c:	e01b      	b.n	8014246 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801420e:	4b0f      	ldr	r3, [pc, #60]	; (801424c <tcp_timewait_input+0xc8>)
 8014210:	781b      	ldrb	r3, [r3, #0]
 8014212:	f003 0301 	and.w	r3, r3, #1
 8014216:	2b00      	cmp	r3, #0
 8014218:	d003      	beq.n	8014222 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801421a:	4b16      	ldr	r3, [pc, #88]	; (8014274 <tcp_timewait_input+0xf0>)
 801421c:	681a      	ldr	r2, [r3, #0]
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8014222:	4b10      	ldr	r3, [pc, #64]	; (8014264 <tcp_timewait_input+0xe0>)
 8014224:	881b      	ldrh	r3, [r3, #0]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d00c      	beq.n	8014244 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	8b5b      	ldrh	r3, [r3, #26]
 801422e:	f043 0302 	orr.w	r3, r3, #2
 8014232:	b29a      	uxth	r2, r3
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014238:	6878      	ldr	r0, [r7, #4]
 801423a:	f002 fcfb 	bl	8016c34 <tcp_output>
  }
  return;
 801423e:	e001      	b.n	8014244 <tcp_timewait_input+0xc0>
    return;
 8014240:	bf00      	nop
 8014242:	e000      	b.n	8014246 <tcp_timewait_input+0xc2>
  return;
 8014244:	bf00      	nop
}
 8014246:	3708      	adds	r7, #8
 8014248:	46bd      	mov	sp, r7
 801424a:	bd80      	pop	{r7, pc}
 801424c:	20004820 	.word	0x20004820
 8014250:	08020390 	.word	0x08020390
 8014254:	080205a8 	.word	0x080205a8
 8014258:	080203dc 	.word	0x080203dc
 801425c:	20004814 	.word	0x20004814
 8014260:	20004818 	.word	0x20004818
 8014264:	2000481e 	.word	0x2000481e
 8014268:	20004804 	.word	0x20004804
 801426c:	2000a0b8 	.word	0x2000a0b8
 8014270:	2000a0bc 	.word	0x2000a0bc
 8014274:	2000d7c0 	.word	0x2000d7c0

08014278 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8014278:	b590      	push	{r4, r7, lr}
 801427a:	b08d      	sub	sp, #52	; 0x34
 801427c:	af04      	add	r7, sp, #16
 801427e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8014280:	2300      	movs	r3, #0
 8014282:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8014284:	2300      	movs	r3, #0
 8014286:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	2b00      	cmp	r3, #0
 801428c:	d106      	bne.n	801429c <tcp_process+0x24>
 801428e:	4ba5      	ldr	r3, [pc, #660]	; (8014524 <tcp_process+0x2ac>)
 8014290:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8014294:	49a4      	ldr	r1, [pc, #656]	; (8014528 <tcp_process+0x2b0>)
 8014296:	48a5      	ldr	r0, [pc, #660]	; (801452c <tcp_process+0x2b4>)
 8014298:	f007 fd10 	bl	801bcbc <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801429c:	4ba4      	ldr	r3, [pc, #656]	; (8014530 <tcp_process+0x2b8>)
 801429e:	781b      	ldrb	r3, [r3, #0]
 80142a0:	f003 0304 	and.w	r3, r3, #4
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d04e      	beq.n	8014346 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	7d1b      	ldrb	r3, [r3, #20]
 80142ac:	2b02      	cmp	r3, #2
 80142ae:	d108      	bne.n	80142c2 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80142b4:	4b9f      	ldr	r3, [pc, #636]	; (8014534 <tcp_process+0x2bc>)
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	429a      	cmp	r2, r3
 80142ba:	d123      	bne.n	8014304 <tcp_process+0x8c>
        acceptable = 1;
 80142bc:	2301      	movs	r3, #1
 80142be:	76fb      	strb	r3, [r7, #27]
 80142c0:	e020      	b.n	8014304 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80142c6:	4b9c      	ldr	r3, [pc, #624]	; (8014538 <tcp_process+0x2c0>)
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	429a      	cmp	r2, r3
 80142cc:	d102      	bne.n	80142d4 <tcp_process+0x5c>
        acceptable = 1;
 80142ce:	2301      	movs	r3, #1
 80142d0:	76fb      	strb	r3, [r7, #27]
 80142d2:	e017      	b.n	8014304 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80142d4:	4b98      	ldr	r3, [pc, #608]	; (8014538 <tcp_process+0x2c0>)
 80142d6:	681a      	ldr	r2, [r3, #0]
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80142dc:	1ad3      	subs	r3, r2, r3
 80142de:	2b00      	cmp	r3, #0
 80142e0:	db10      	blt.n	8014304 <tcp_process+0x8c>
 80142e2:	4b95      	ldr	r3, [pc, #596]	; (8014538 <tcp_process+0x2c0>)
 80142e4:	681a      	ldr	r2, [r3, #0]
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80142ea:	6879      	ldr	r1, [r7, #4]
 80142ec:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80142ee:	440b      	add	r3, r1
 80142f0:	1ad3      	subs	r3, r2, r3
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	dc06      	bgt.n	8014304 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	8b5b      	ldrh	r3, [r3, #26]
 80142fa:	f043 0302 	orr.w	r3, r3, #2
 80142fe:	b29a      	uxth	r2, r3
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8014304:	7efb      	ldrb	r3, [r7, #27]
 8014306:	2b00      	cmp	r3, #0
 8014308:	d01b      	beq.n	8014342 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	7d1b      	ldrb	r3, [r3, #20]
 801430e:	2b00      	cmp	r3, #0
 8014310:	d106      	bne.n	8014320 <tcp_process+0xa8>
 8014312:	4b84      	ldr	r3, [pc, #528]	; (8014524 <tcp_process+0x2ac>)
 8014314:	f44f 724e 	mov.w	r2, #824	; 0x338
 8014318:	4988      	ldr	r1, [pc, #544]	; (801453c <tcp_process+0x2c4>)
 801431a:	4884      	ldr	r0, [pc, #528]	; (801452c <tcp_process+0x2b4>)
 801431c:	f007 fcce 	bl	801bcbc <iprintf>
      recv_flags |= TF_RESET;
 8014320:	4b87      	ldr	r3, [pc, #540]	; (8014540 <tcp_process+0x2c8>)
 8014322:	781b      	ldrb	r3, [r3, #0]
 8014324:	f043 0308 	orr.w	r3, r3, #8
 8014328:	b2da      	uxtb	r2, r3
 801432a:	4b85      	ldr	r3, [pc, #532]	; (8014540 <tcp_process+0x2c8>)
 801432c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	8b5b      	ldrh	r3, [r3, #26]
 8014332:	f023 0301 	bic.w	r3, r3, #1
 8014336:	b29a      	uxth	r2, r3
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 801433c:	f06f 030d 	mvn.w	r3, #13
 8014340:	e37a      	b.n	8014a38 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8014342:	2300      	movs	r3, #0
 8014344:	e378      	b.n	8014a38 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8014346:	4b7a      	ldr	r3, [pc, #488]	; (8014530 <tcp_process+0x2b8>)
 8014348:	781b      	ldrb	r3, [r3, #0]
 801434a:	f003 0302 	and.w	r3, r3, #2
 801434e:	2b00      	cmp	r3, #0
 8014350:	d010      	beq.n	8014374 <tcp_process+0xfc>
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	7d1b      	ldrb	r3, [r3, #20]
 8014356:	2b02      	cmp	r3, #2
 8014358:	d00c      	beq.n	8014374 <tcp_process+0xfc>
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	7d1b      	ldrb	r3, [r3, #20]
 801435e:	2b03      	cmp	r3, #3
 8014360:	d008      	beq.n	8014374 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	8b5b      	ldrh	r3, [r3, #26]
 8014366:	f043 0302 	orr.w	r3, r3, #2
 801436a:	b29a      	uxth	r2, r3
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8014370:	2300      	movs	r3, #0
 8014372:	e361      	b.n	8014a38 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	8b5b      	ldrh	r3, [r3, #26]
 8014378:	f003 0310 	and.w	r3, r3, #16
 801437c:	2b00      	cmp	r3, #0
 801437e:	d103      	bne.n	8014388 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8014380:	4b70      	ldr	r3, [pc, #448]	; (8014544 <tcp_process+0x2cc>)
 8014382:	681a      	ldr	r2, [r3, #0]
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	2200      	movs	r2, #0
 801438c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	2200      	movs	r2, #0
 8014394:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8014398:	6878      	ldr	r0, [r7, #4]
 801439a:	f001 fc2d 	bl	8015bf8 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	7d1b      	ldrb	r3, [r3, #20]
 80143a2:	3b02      	subs	r3, #2
 80143a4:	2b07      	cmp	r3, #7
 80143a6:	f200 8337 	bhi.w	8014a18 <tcp_process+0x7a0>
 80143aa:	a201      	add	r2, pc, #4	; (adr r2, 80143b0 <tcp_process+0x138>)
 80143ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143b0:	080143d1 	.word	0x080143d1
 80143b4:	08014601 	.word	0x08014601
 80143b8:	08014779 	.word	0x08014779
 80143bc:	080147a3 	.word	0x080147a3
 80143c0:	080148c7 	.word	0x080148c7
 80143c4:	08014779 	.word	0x08014779
 80143c8:	08014953 	.word	0x08014953
 80143cc:	080149e3 	.word	0x080149e3
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80143d0:	4b57      	ldr	r3, [pc, #348]	; (8014530 <tcp_process+0x2b8>)
 80143d2:	781b      	ldrb	r3, [r3, #0]
 80143d4:	f003 0310 	and.w	r3, r3, #16
 80143d8:	2b00      	cmp	r3, #0
 80143da:	f000 80e4 	beq.w	80145a6 <tcp_process+0x32e>
 80143de:	4b54      	ldr	r3, [pc, #336]	; (8014530 <tcp_process+0x2b8>)
 80143e0:	781b      	ldrb	r3, [r3, #0]
 80143e2:	f003 0302 	and.w	r3, r3, #2
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	f000 80dd 	beq.w	80145a6 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80143f0:	1c5a      	adds	r2, r3, #1
 80143f2:	4b50      	ldr	r3, [pc, #320]	; (8014534 <tcp_process+0x2bc>)
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	429a      	cmp	r2, r3
 80143f8:	f040 80d5 	bne.w	80145a6 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80143fc:	4b4e      	ldr	r3, [pc, #312]	; (8014538 <tcp_process+0x2c0>)
 80143fe:	681b      	ldr	r3, [r3, #0]
 8014400:	1c5a      	adds	r2, r3, #1
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801440a:	687b      	ldr	r3, [r7, #4]
 801440c:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 801440e:	4b49      	ldr	r3, [pc, #292]	; (8014534 <tcp_process+0x2bc>)
 8014410:	681a      	ldr	r2, [r3, #0]
 8014412:	687b      	ldr	r3, [r7, #4]
 8014414:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8014416:	4b4c      	ldr	r3, [pc, #304]	; (8014548 <tcp_process+0x2d0>)
 8014418:	681b      	ldr	r3, [r3, #0]
 801441a:	89db      	ldrh	r3, [r3, #14]
 801441c:	b29a      	uxth	r2, r3
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8014430:	4b41      	ldr	r3, [pc, #260]	; (8014538 <tcp_process+0x2c0>)
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	1e5a      	subs	r2, r3, #1
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	2204      	movs	r2, #4
 801443e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	3304      	adds	r3, #4
 8014448:	4618      	mov	r0, r3
 801444a:	f005 faa7 	bl	801999c <ip4_route>
 801444e:	4601      	mov	r1, r0
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	3304      	adds	r3, #4
 8014454:	461a      	mov	r2, r3
 8014456:	4620      	mov	r0, r4
 8014458:	f7ff f88e 	bl	8013578 <tcp_eff_send_mss_netif>
 801445c:	4603      	mov	r3, r0
 801445e:	461a      	mov	r2, r3
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014468:	009a      	lsls	r2, r3, #2
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801446e:	005b      	lsls	r3, r3, #1
 8014470:	f241 111c 	movw	r1, #4380	; 0x111c
 8014474:	428b      	cmp	r3, r1
 8014476:	bf38      	it	cc
 8014478:	460b      	movcc	r3, r1
 801447a:	429a      	cmp	r2, r3
 801447c:	d204      	bcs.n	8014488 <tcp_process+0x210>
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014482:	009b      	lsls	r3, r3, #2
 8014484:	b29b      	uxth	r3, r3
 8014486:	e00d      	b.n	80144a4 <tcp_process+0x22c>
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801448c:	005b      	lsls	r3, r3, #1
 801448e:	f241 121c 	movw	r2, #4380	; 0x111c
 8014492:	4293      	cmp	r3, r2
 8014494:	d904      	bls.n	80144a0 <tcp_process+0x228>
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801449a:	005b      	lsls	r3, r3, #1
 801449c:	b29b      	uxth	r3, r3
 801449e:	e001      	b.n	80144a4 <tcp_process+0x22c>
 80144a0:	f241 131c 	movw	r3, #4380	; 0x111c
 80144a4:	687a      	ldr	r2, [r7, #4]
 80144a6:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d106      	bne.n	80144c2 <tcp_process+0x24a>
 80144b4:	4b1b      	ldr	r3, [pc, #108]	; (8014524 <tcp_process+0x2ac>)
 80144b6:	f44f 725b 	mov.w	r2, #876	; 0x36c
 80144ba:	4924      	ldr	r1, [pc, #144]	; (801454c <tcp_process+0x2d4>)
 80144bc:	481b      	ldr	r0, [pc, #108]	; (801452c <tcp_process+0x2b4>)
 80144be:	f007 fbfd 	bl	801bcbc <iprintf>
        --pcb->snd_queuelen;
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80144c8:	3b01      	subs	r3, #1
 80144ca:	b29a      	uxth	r2, r3
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80144d6:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80144d8:	69fb      	ldr	r3, [r7, #28]
 80144da:	2b00      	cmp	r3, #0
 80144dc:	d111      	bne.n	8014502 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80144de:	687b      	ldr	r3, [r7, #4]
 80144e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80144e2:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80144e4:	69fb      	ldr	r3, [r7, #28]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d106      	bne.n	80144f8 <tcp_process+0x280>
 80144ea:	4b0e      	ldr	r3, [pc, #56]	; (8014524 <tcp_process+0x2ac>)
 80144ec:	f44f 725d 	mov.w	r2, #884	; 0x374
 80144f0:	4917      	ldr	r1, [pc, #92]	; (8014550 <tcp_process+0x2d8>)
 80144f2:	480e      	ldr	r0, [pc, #56]	; (801452c <tcp_process+0x2b4>)
 80144f4:	f007 fbe2 	bl	801bcbc <iprintf>
          pcb->unsent = rseg->next;
 80144f8:	69fb      	ldr	r3, [r7, #28]
 80144fa:	681a      	ldr	r2, [r3, #0]
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	66da      	str	r2, [r3, #108]	; 0x6c
 8014500:	e003      	b.n	801450a <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8014502:	69fb      	ldr	r3, [r7, #28]
 8014504:	681a      	ldr	r2, [r3, #0]
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 801450a:	69f8      	ldr	r0, [r7, #28]
 801450c:	f7fe fc6f 	bl	8012dee <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014514:	2b00      	cmp	r3, #0
 8014516:	d11d      	bne.n	8014554 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801451e:	861a      	strh	r2, [r3, #48]	; 0x30
 8014520:	e01f      	b.n	8014562 <tcp_process+0x2ea>
 8014522:	bf00      	nop
 8014524:	08020390 	.word	0x08020390
 8014528:	080205c8 	.word	0x080205c8
 801452c:	080203dc 	.word	0x080203dc
 8014530:	20004820 	.word	0x20004820
 8014534:	20004818 	.word	0x20004818
 8014538:	20004814 	.word	0x20004814
 801453c:	080205e4 	.word	0x080205e4
 8014540:	20004821 	.word	0x20004821
 8014544:	2000d7c0 	.word	0x2000d7c0
 8014548:	20004804 	.word	0x20004804
 801454c:	08020604 	.word	0x08020604
 8014550:	0802061c 	.word	0x0802061c
        } else {
          pcb->rtime = 0;
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	2200      	movs	r2, #0
 8014558:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	2200      	movs	r2, #0
 801455e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014568:	2b00      	cmp	r3, #0
 801456a:	d00a      	beq.n	8014582 <tcp_process+0x30a>
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014572:	687a      	ldr	r2, [r7, #4]
 8014574:	6910      	ldr	r0, [r2, #16]
 8014576:	2200      	movs	r2, #0
 8014578:	6879      	ldr	r1, [r7, #4]
 801457a:	4798      	blx	r3
 801457c:	4603      	mov	r3, r0
 801457e:	76bb      	strb	r3, [r7, #26]
 8014580:	e001      	b.n	8014586 <tcp_process+0x30e>
 8014582:	2300      	movs	r3, #0
 8014584:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8014586:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801458a:	f113 0f0d 	cmn.w	r3, #13
 801458e:	d102      	bne.n	8014596 <tcp_process+0x31e>
          return ERR_ABRT;
 8014590:	f06f 030c 	mvn.w	r3, #12
 8014594:	e250      	b.n	8014a38 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	8b5b      	ldrh	r3, [r3, #26]
 801459a:	f043 0302 	orr.w	r3, r3, #2
 801459e:	b29a      	uxth	r2, r3
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80145a4:	e23a      	b.n	8014a1c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80145a6:	4b9d      	ldr	r3, [pc, #628]	; (801481c <tcp_process+0x5a4>)
 80145a8:	781b      	ldrb	r3, [r3, #0]
 80145aa:	f003 0310 	and.w	r3, r3, #16
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	f000 8234 	beq.w	8014a1c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80145b4:	4b9a      	ldr	r3, [pc, #616]	; (8014820 <tcp_process+0x5a8>)
 80145b6:	6819      	ldr	r1, [r3, #0]
 80145b8:	4b9a      	ldr	r3, [pc, #616]	; (8014824 <tcp_process+0x5ac>)
 80145ba:	881b      	ldrh	r3, [r3, #0]
 80145bc:	461a      	mov	r2, r3
 80145be:	4b9a      	ldr	r3, [pc, #616]	; (8014828 <tcp_process+0x5b0>)
 80145c0:	681b      	ldr	r3, [r3, #0]
 80145c2:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80145c4:	4b99      	ldr	r3, [pc, #612]	; (801482c <tcp_process+0x5b4>)
 80145c6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80145c8:	885b      	ldrh	r3, [r3, #2]
 80145ca:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80145cc:	4a97      	ldr	r2, [pc, #604]	; (801482c <tcp_process+0x5b4>)
 80145ce:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80145d0:	8812      	ldrh	r2, [r2, #0]
 80145d2:	b292      	uxth	r2, r2
 80145d4:	9202      	str	r2, [sp, #8]
 80145d6:	9301      	str	r3, [sp, #4]
 80145d8:	4b95      	ldr	r3, [pc, #596]	; (8014830 <tcp_process+0x5b8>)
 80145da:	9300      	str	r3, [sp, #0]
 80145dc:	4b95      	ldr	r3, [pc, #596]	; (8014834 <tcp_process+0x5bc>)
 80145de:	4602      	mov	r2, r0
 80145e0:	6878      	ldr	r0, [r7, #4]
 80145e2:	f003 f8db 	bl	801779c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80145ec:	2b05      	cmp	r3, #5
 80145ee:	f200 8215 	bhi.w	8014a1c <tcp_process+0x7a4>
          pcb->rtime = 0;
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	2200      	movs	r2, #0
 80145f6:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80145f8:	6878      	ldr	r0, [r7, #4]
 80145fa:	f002 fea5 	bl	8017348 <tcp_rexmit_rto>
      break;
 80145fe:	e20d      	b.n	8014a1c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8014600:	4b86      	ldr	r3, [pc, #536]	; (801481c <tcp_process+0x5a4>)
 8014602:	781b      	ldrb	r3, [r3, #0]
 8014604:	f003 0310 	and.w	r3, r3, #16
 8014608:	2b00      	cmp	r3, #0
 801460a:	f000 80a1 	beq.w	8014750 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801460e:	4b84      	ldr	r3, [pc, #528]	; (8014820 <tcp_process+0x5a8>)
 8014610:	681a      	ldr	r2, [r3, #0]
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014616:	1ad3      	subs	r3, r2, r3
 8014618:	3b01      	subs	r3, #1
 801461a:	2b00      	cmp	r3, #0
 801461c:	db7e      	blt.n	801471c <tcp_process+0x4a4>
 801461e:	4b80      	ldr	r3, [pc, #512]	; (8014820 <tcp_process+0x5a8>)
 8014620:	681a      	ldr	r2, [r3, #0]
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014626:	1ad3      	subs	r3, r2, r3
 8014628:	2b00      	cmp	r3, #0
 801462a:	dc77      	bgt.n	801471c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	2204      	movs	r2, #4
 8014630:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014636:	2b00      	cmp	r3, #0
 8014638:	d102      	bne.n	8014640 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801463a:	23fa      	movs	r3, #250	; 0xfa
 801463c:	76bb      	strb	r3, [r7, #26]
 801463e:	e01d      	b.n	801467c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014644:	699b      	ldr	r3, [r3, #24]
 8014646:	2b00      	cmp	r3, #0
 8014648:	d106      	bne.n	8014658 <tcp_process+0x3e0>
 801464a:	4b7b      	ldr	r3, [pc, #492]	; (8014838 <tcp_process+0x5c0>)
 801464c:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8014650:	497a      	ldr	r1, [pc, #488]	; (801483c <tcp_process+0x5c4>)
 8014652:	487b      	ldr	r0, [pc, #492]	; (8014840 <tcp_process+0x5c8>)
 8014654:	f007 fb32 	bl	801bcbc <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801465c:	699b      	ldr	r3, [r3, #24]
 801465e:	2b00      	cmp	r3, #0
 8014660:	d00a      	beq.n	8014678 <tcp_process+0x400>
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014666:	699b      	ldr	r3, [r3, #24]
 8014668:	687a      	ldr	r2, [r7, #4]
 801466a:	6910      	ldr	r0, [r2, #16]
 801466c:	2200      	movs	r2, #0
 801466e:	6879      	ldr	r1, [r7, #4]
 8014670:	4798      	blx	r3
 8014672:	4603      	mov	r3, r0
 8014674:	76bb      	strb	r3, [r7, #26]
 8014676:	e001      	b.n	801467c <tcp_process+0x404>
 8014678:	23f0      	movs	r3, #240	; 0xf0
 801467a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 801467c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014680:	2b00      	cmp	r3, #0
 8014682:	d00a      	beq.n	801469a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8014684:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014688:	f113 0f0d 	cmn.w	r3, #13
 801468c:	d002      	beq.n	8014694 <tcp_process+0x41c>
              tcp_abort(pcb);
 801468e:	6878      	ldr	r0, [r7, #4]
 8014690:	f7fd fde4 	bl	801225c <tcp_abort>
            }
            return ERR_ABRT;
 8014694:	f06f 030c 	mvn.w	r3, #12
 8014698:	e1ce      	b.n	8014a38 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801469a:	6878      	ldr	r0, [r7, #4]
 801469c:	f000 fae0 	bl	8014c60 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80146a0:	4b68      	ldr	r3, [pc, #416]	; (8014844 <tcp_process+0x5cc>)
 80146a2:	881b      	ldrh	r3, [r3, #0]
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d005      	beq.n	80146b4 <tcp_process+0x43c>
            recv_acked--;
 80146a8:	4b66      	ldr	r3, [pc, #408]	; (8014844 <tcp_process+0x5cc>)
 80146aa:	881b      	ldrh	r3, [r3, #0]
 80146ac:	3b01      	subs	r3, #1
 80146ae:	b29a      	uxth	r2, r3
 80146b0:	4b64      	ldr	r3, [pc, #400]	; (8014844 <tcp_process+0x5cc>)
 80146b2:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80146b8:	009a      	lsls	r2, r3, #2
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80146be:	005b      	lsls	r3, r3, #1
 80146c0:	f241 111c 	movw	r1, #4380	; 0x111c
 80146c4:	428b      	cmp	r3, r1
 80146c6:	bf38      	it	cc
 80146c8:	460b      	movcc	r3, r1
 80146ca:	429a      	cmp	r2, r3
 80146cc:	d204      	bcs.n	80146d8 <tcp_process+0x460>
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80146d2:	009b      	lsls	r3, r3, #2
 80146d4:	b29b      	uxth	r3, r3
 80146d6:	e00d      	b.n	80146f4 <tcp_process+0x47c>
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80146dc:	005b      	lsls	r3, r3, #1
 80146de:	f241 121c 	movw	r2, #4380	; 0x111c
 80146e2:	4293      	cmp	r3, r2
 80146e4:	d904      	bls.n	80146f0 <tcp_process+0x478>
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80146ea:	005b      	lsls	r3, r3, #1
 80146ec:	b29b      	uxth	r3, r3
 80146ee:	e001      	b.n	80146f4 <tcp_process+0x47c>
 80146f0:	f241 131c 	movw	r3, #4380	; 0x111c
 80146f4:	687a      	ldr	r2, [r7, #4]
 80146f6:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80146fa:	4b53      	ldr	r3, [pc, #332]	; (8014848 <tcp_process+0x5d0>)
 80146fc:	781b      	ldrb	r3, [r3, #0]
 80146fe:	f003 0320 	and.w	r3, r3, #32
 8014702:	2b00      	cmp	r3, #0
 8014704:	d037      	beq.n	8014776 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	8b5b      	ldrh	r3, [r3, #26]
 801470a:	f043 0302 	orr.w	r3, r3, #2
 801470e:	b29a      	uxth	r2, r3
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	2207      	movs	r2, #7
 8014718:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801471a:	e02c      	b.n	8014776 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801471c:	4b40      	ldr	r3, [pc, #256]	; (8014820 <tcp_process+0x5a8>)
 801471e:	6819      	ldr	r1, [r3, #0]
 8014720:	4b40      	ldr	r3, [pc, #256]	; (8014824 <tcp_process+0x5ac>)
 8014722:	881b      	ldrh	r3, [r3, #0]
 8014724:	461a      	mov	r2, r3
 8014726:	4b40      	ldr	r3, [pc, #256]	; (8014828 <tcp_process+0x5b0>)
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801472c:	4b3f      	ldr	r3, [pc, #252]	; (801482c <tcp_process+0x5b4>)
 801472e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014730:	885b      	ldrh	r3, [r3, #2]
 8014732:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014734:	4a3d      	ldr	r2, [pc, #244]	; (801482c <tcp_process+0x5b4>)
 8014736:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014738:	8812      	ldrh	r2, [r2, #0]
 801473a:	b292      	uxth	r2, r2
 801473c:	9202      	str	r2, [sp, #8]
 801473e:	9301      	str	r3, [sp, #4]
 8014740:	4b3b      	ldr	r3, [pc, #236]	; (8014830 <tcp_process+0x5b8>)
 8014742:	9300      	str	r3, [sp, #0]
 8014744:	4b3b      	ldr	r3, [pc, #236]	; (8014834 <tcp_process+0x5bc>)
 8014746:	4602      	mov	r2, r0
 8014748:	6878      	ldr	r0, [r7, #4]
 801474a:	f003 f827 	bl	801779c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801474e:	e167      	b.n	8014a20 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8014750:	4b32      	ldr	r3, [pc, #200]	; (801481c <tcp_process+0x5a4>)
 8014752:	781b      	ldrb	r3, [r3, #0]
 8014754:	f003 0302 	and.w	r3, r3, #2
 8014758:	2b00      	cmp	r3, #0
 801475a:	f000 8161 	beq.w	8014a20 <tcp_process+0x7a8>
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014762:	1e5a      	subs	r2, r3, #1
 8014764:	4b30      	ldr	r3, [pc, #192]	; (8014828 <tcp_process+0x5b0>)
 8014766:	681b      	ldr	r3, [r3, #0]
 8014768:	429a      	cmp	r2, r3
 801476a:	f040 8159 	bne.w	8014a20 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801476e:	6878      	ldr	r0, [r7, #4]
 8014770:	f002 fe0c 	bl	801738c <tcp_rexmit>
      break;
 8014774:	e154      	b.n	8014a20 <tcp_process+0x7a8>
 8014776:	e153      	b.n	8014a20 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8014778:	6878      	ldr	r0, [r7, #4]
 801477a:	f000 fa71 	bl	8014c60 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801477e:	4b32      	ldr	r3, [pc, #200]	; (8014848 <tcp_process+0x5d0>)
 8014780:	781b      	ldrb	r3, [r3, #0]
 8014782:	f003 0320 	and.w	r3, r3, #32
 8014786:	2b00      	cmp	r3, #0
 8014788:	f000 814c 	beq.w	8014a24 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	8b5b      	ldrh	r3, [r3, #26]
 8014790:	f043 0302 	orr.w	r3, r3, #2
 8014794:	b29a      	uxth	r2, r3
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	2207      	movs	r2, #7
 801479e:	751a      	strb	r2, [r3, #20]
      }
      break;
 80147a0:	e140      	b.n	8014a24 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80147a2:	6878      	ldr	r0, [r7, #4]
 80147a4:	f000 fa5c 	bl	8014c60 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80147a8:	4b27      	ldr	r3, [pc, #156]	; (8014848 <tcp_process+0x5d0>)
 80147aa:	781b      	ldrb	r3, [r3, #0]
 80147ac:	f003 0320 	and.w	r3, r3, #32
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d071      	beq.n	8014898 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80147b4:	4b19      	ldr	r3, [pc, #100]	; (801481c <tcp_process+0x5a4>)
 80147b6:	781b      	ldrb	r3, [r3, #0]
 80147b8:	f003 0310 	and.w	r3, r3, #16
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d060      	beq.n	8014882 <tcp_process+0x60a>
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80147c4:	4b16      	ldr	r3, [pc, #88]	; (8014820 <tcp_process+0x5a8>)
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	429a      	cmp	r2, r3
 80147ca:	d15a      	bne.n	8014882 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80147d0:	2b00      	cmp	r3, #0
 80147d2:	d156      	bne.n	8014882 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	8b5b      	ldrh	r3, [r3, #26]
 80147d8:	f043 0302 	orr.w	r3, r3, #2
 80147dc:	b29a      	uxth	r2, r3
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80147e2:	6878      	ldr	r0, [r7, #4]
 80147e4:	f7fe fdbe 	bl	8013364 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80147e8:	4b18      	ldr	r3, [pc, #96]	; (801484c <tcp_process+0x5d4>)
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	687a      	ldr	r2, [r7, #4]
 80147ee:	429a      	cmp	r2, r3
 80147f0:	d105      	bne.n	80147fe <tcp_process+0x586>
 80147f2:	4b16      	ldr	r3, [pc, #88]	; (801484c <tcp_process+0x5d4>)
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	68db      	ldr	r3, [r3, #12]
 80147f8:	4a14      	ldr	r2, [pc, #80]	; (801484c <tcp_process+0x5d4>)
 80147fa:	6013      	str	r3, [r2, #0]
 80147fc:	e02e      	b.n	801485c <tcp_process+0x5e4>
 80147fe:	4b13      	ldr	r3, [pc, #76]	; (801484c <tcp_process+0x5d4>)
 8014800:	681b      	ldr	r3, [r3, #0]
 8014802:	617b      	str	r3, [r7, #20]
 8014804:	e027      	b.n	8014856 <tcp_process+0x5de>
 8014806:	697b      	ldr	r3, [r7, #20]
 8014808:	68db      	ldr	r3, [r3, #12]
 801480a:	687a      	ldr	r2, [r7, #4]
 801480c:	429a      	cmp	r2, r3
 801480e:	d11f      	bne.n	8014850 <tcp_process+0x5d8>
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	68da      	ldr	r2, [r3, #12]
 8014814:	697b      	ldr	r3, [r7, #20]
 8014816:	60da      	str	r2, [r3, #12]
 8014818:	e020      	b.n	801485c <tcp_process+0x5e4>
 801481a:	bf00      	nop
 801481c:	20004820 	.word	0x20004820
 8014820:	20004818 	.word	0x20004818
 8014824:	2000481e 	.word	0x2000481e
 8014828:	20004814 	.word	0x20004814
 801482c:	20004804 	.word	0x20004804
 8014830:	2000a0b8 	.word	0x2000a0b8
 8014834:	2000a0bc 	.word	0x2000a0bc
 8014838:	08020390 	.word	0x08020390
 801483c:	08020630 	.word	0x08020630
 8014840:	080203dc 	.word	0x080203dc
 8014844:	2000481c 	.word	0x2000481c
 8014848:	20004821 	.word	0x20004821
 801484c:	2000d7bc 	.word	0x2000d7bc
 8014850:	697b      	ldr	r3, [r7, #20]
 8014852:	68db      	ldr	r3, [r3, #12]
 8014854:	617b      	str	r3, [r7, #20]
 8014856:	697b      	ldr	r3, [r7, #20]
 8014858:	2b00      	cmp	r3, #0
 801485a:	d1d4      	bne.n	8014806 <tcp_process+0x58e>
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	2200      	movs	r2, #0
 8014860:	60da      	str	r2, [r3, #12]
 8014862:	4b77      	ldr	r3, [pc, #476]	; (8014a40 <tcp_process+0x7c8>)
 8014864:	2201      	movs	r2, #1
 8014866:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	220a      	movs	r2, #10
 801486c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801486e:	4b75      	ldr	r3, [pc, #468]	; (8014a44 <tcp_process+0x7cc>)
 8014870:	681a      	ldr	r2, [r3, #0]
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	60da      	str	r2, [r3, #12]
 8014876:	4a73      	ldr	r2, [pc, #460]	; (8014a44 <tcp_process+0x7cc>)
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	6013      	str	r3, [r2, #0]
 801487c:	f003 f950 	bl	8017b20 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8014880:	e0d2      	b.n	8014a28 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	8b5b      	ldrh	r3, [r3, #26]
 8014886:	f043 0302 	orr.w	r3, r3, #2
 801488a:	b29a      	uxth	r2, r3
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	2208      	movs	r2, #8
 8014894:	751a      	strb	r2, [r3, #20]
      break;
 8014896:	e0c7      	b.n	8014a28 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014898:	4b6b      	ldr	r3, [pc, #428]	; (8014a48 <tcp_process+0x7d0>)
 801489a:	781b      	ldrb	r3, [r3, #0]
 801489c:	f003 0310 	and.w	r3, r3, #16
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	f000 80c1 	beq.w	8014a28 <tcp_process+0x7b0>
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80148aa:	4b68      	ldr	r3, [pc, #416]	; (8014a4c <tcp_process+0x7d4>)
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	429a      	cmp	r2, r3
 80148b0:	f040 80ba 	bne.w	8014a28 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	f040 80b5 	bne.w	8014a28 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	2206      	movs	r2, #6
 80148c2:	751a      	strb	r2, [r3, #20]
      break;
 80148c4:	e0b0      	b.n	8014a28 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80148c6:	6878      	ldr	r0, [r7, #4]
 80148c8:	f000 f9ca 	bl	8014c60 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80148cc:	4b60      	ldr	r3, [pc, #384]	; (8014a50 <tcp_process+0x7d8>)
 80148ce:	781b      	ldrb	r3, [r3, #0]
 80148d0:	f003 0320 	and.w	r3, r3, #32
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	f000 80a9 	beq.w	8014a2c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	8b5b      	ldrh	r3, [r3, #26]
 80148de:	f043 0302 	orr.w	r3, r3, #2
 80148e2:	b29a      	uxth	r2, r3
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80148e8:	6878      	ldr	r0, [r7, #4]
 80148ea:	f7fe fd3b 	bl	8013364 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80148ee:	4b59      	ldr	r3, [pc, #356]	; (8014a54 <tcp_process+0x7dc>)
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	687a      	ldr	r2, [r7, #4]
 80148f4:	429a      	cmp	r2, r3
 80148f6:	d105      	bne.n	8014904 <tcp_process+0x68c>
 80148f8:	4b56      	ldr	r3, [pc, #344]	; (8014a54 <tcp_process+0x7dc>)
 80148fa:	681b      	ldr	r3, [r3, #0]
 80148fc:	68db      	ldr	r3, [r3, #12]
 80148fe:	4a55      	ldr	r2, [pc, #340]	; (8014a54 <tcp_process+0x7dc>)
 8014900:	6013      	str	r3, [r2, #0]
 8014902:	e013      	b.n	801492c <tcp_process+0x6b4>
 8014904:	4b53      	ldr	r3, [pc, #332]	; (8014a54 <tcp_process+0x7dc>)
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	613b      	str	r3, [r7, #16]
 801490a:	e00c      	b.n	8014926 <tcp_process+0x6ae>
 801490c:	693b      	ldr	r3, [r7, #16]
 801490e:	68db      	ldr	r3, [r3, #12]
 8014910:	687a      	ldr	r2, [r7, #4]
 8014912:	429a      	cmp	r2, r3
 8014914:	d104      	bne.n	8014920 <tcp_process+0x6a8>
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	68da      	ldr	r2, [r3, #12]
 801491a:	693b      	ldr	r3, [r7, #16]
 801491c:	60da      	str	r2, [r3, #12]
 801491e:	e005      	b.n	801492c <tcp_process+0x6b4>
 8014920:	693b      	ldr	r3, [r7, #16]
 8014922:	68db      	ldr	r3, [r3, #12]
 8014924:	613b      	str	r3, [r7, #16]
 8014926:	693b      	ldr	r3, [r7, #16]
 8014928:	2b00      	cmp	r3, #0
 801492a:	d1ef      	bne.n	801490c <tcp_process+0x694>
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	2200      	movs	r2, #0
 8014930:	60da      	str	r2, [r3, #12]
 8014932:	4b43      	ldr	r3, [pc, #268]	; (8014a40 <tcp_process+0x7c8>)
 8014934:	2201      	movs	r2, #1
 8014936:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	220a      	movs	r2, #10
 801493c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801493e:	4b41      	ldr	r3, [pc, #260]	; (8014a44 <tcp_process+0x7cc>)
 8014940:	681a      	ldr	r2, [r3, #0]
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	60da      	str	r2, [r3, #12]
 8014946:	4a3f      	ldr	r2, [pc, #252]	; (8014a44 <tcp_process+0x7cc>)
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	6013      	str	r3, [r2, #0]
 801494c:	f003 f8e8 	bl	8017b20 <tcp_timer_needed>
      }
      break;
 8014950:	e06c      	b.n	8014a2c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8014952:	6878      	ldr	r0, [r7, #4]
 8014954:	f000 f984 	bl	8014c60 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014958:	4b3b      	ldr	r3, [pc, #236]	; (8014a48 <tcp_process+0x7d0>)
 801495a:	781b      	ldrb	r3, [r3, #0]
 801495c:	f003 0310 	and.w	r3, r3, #16
 8014960:	2b00      	cmp	r3, #0
 8014962:	d065      	beq.n	8014a30 <tcp_process+0x7b8>
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014968:	4b38      	ldr	r3, [pc, #224]	; (8014a4c <tcp_process+0x7d4>)
 801496a:	681b      	ldr	r3, [r3, #0]
 801496c:	429a      	cmp	r2, r3
 801496e:	d15f      	bne.n	8014a30 <tcp_process+0x7b8>
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014974:	2b00      	cmp	r3, #0
 8014976:	d15b      	bne.n	8014a30 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8014978:	6878      	ldr	r0, [r7, #4]
 801497a:	f7fe fcf3 	bl	8013364 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801497e:	4b35      	ldr	r3, [pc, #212]	; (8014a54 <tcp_process+0x7dc>)
 8014980:	681b      	ldr	r3, [r3, #0]
 8014982:	687a      	ldr	r2, [r7, #4]
 8014984:	429a      	cmp	r2, r3
 8014986:	d105      	bne.n	8014994 <tcp_process+0x71c>
 8014988:	4b32      	ldr	r3, [pc, #200]	; (8014a54 <tcp_process+0x7dc>)
 801498a:	681b      	ldr	r3, [r3, #0]
 801498c:	68db      	ldr	r3, [r3, #12]
 801498e:	4a31      	ldr	r2, [pc, #196]	; (8014a54 <tcp_process+0x7dc>)
 8014990:	6013      	str	r3, [r2, #0]
 8014992:	e013      	b.n	80149bc <tcp_process+0x744>
 8014994:	4b2f      	ldr	r3, [pc, #188]	; (8014a54 <tcp_process+0x7dc>)
 8014996:	681b      	ldr	r3, [r3, #0]
 8014998:	60fb      	str	r3, [r7, #12]
 801499a:	e00c      	b.n	80149b6 <tcp_process+0x73e>
 801499c:	68fb      	ldr	r3, [r7, #12]
 801499e:	68db      	ldr	r3, [r3, #12]
 80149a0:	687a      	ldr	r2, [r7, #4]
 80149a2:	429a      	cmp	r2, r3
 80149a4:	d104      	bne.n	80149b0 <tcp_process+0x738>
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	68da      	ldr	r2, [r3, #12]
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	60da      	str	r2, [r3, #12]
 80149ae:	e005      	b.n	80149bc <tcp_process+0x744>
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	68db      	ldr	r3, [r3, #12]
 80149b4:	60fb      	str	r3, [r7, #12]
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d1ef      	bne.n	801499c <tcp_process+0x724>
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	2200      	movs	r2, #0
 80149c0:	60da      	str	r2, [r3, #12]
 80149c2:	4b1f      	ldr	r3, [pc, #124]	; (8014a40 <tcp_process+0x7c8>)
 80149c4:	2201      	movs	r2, #1
 80149c6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	220a      	movs	r2, #10
 80149cc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80149ce:	4b1d      	ldr	r3, [pc, #116]	; (8014a44 <tcp_process+0x7cc>)
 80149d0:	681a      	ldr	r2, [r3, #0]
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	60da      	str	r2, [r3, #12]
 80149d6:	4a1b      	ldr	r2, [pc, #108]	; (8014a44 <tcp_process+0x7cc>)
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	6013      	str	r3, [r2, #0]
 80149dc:	f003 f8a0 	bl	8017b20 <tcp_timer_needed>
      }
      break;
 80149e0:	e026      	b.n	8014a30 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80149e2:	6878      	ldr	r0, [r7, #4]
 80149e4:	f000 f93c 	bl	8014c60 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80149e8:	4b17      	ldr	r3, [pc, #92]	; (8014a48 <tcp_process+0x7d0>)
 80149ea:	781b      	ldrb	r3, [r3, #0]
 80149ec:	f003 0310 	and.w	r3, r3, #16
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d01f      	beq.n	8014a34 <tcp_process+0x7bc>
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80149f8:	4b14      	ldr	r3, [pc, #80]	; (8014a4c <tcp_process+0x7d4>)
 80149fa:	681b      	ldr	r3, [r3, #0]
 80149fc:	429a      	cmp	r2, r3
 80149fe:	d119      	bne.n	8014a34 <tcp_process+0x7bc>
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d115      	bne.n	8014a34 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8014a08:	4b11      	ldr	r3, [pc, #68]	; (8014a50 <tcp_process+0x7d8>)
 8014a0a:	781b      	ldrb	r3, [r3, #0]
 8014a0c:	f043 0310 	orr.w	r3, r3, #16
 8014a10:	b2da      	uxtb	r2, r3
 8014a12:	4b0f      	ldr	r3, [pc, #60]	; (8014a50 <tcp_process+0x7d8>)
 8014a14:	701a      	strb	r2, [r3, #0]
      }
      break;
 8014a16:	e00d      	b.n	8014a34 <tcp_process+0x7bc>
    default:
      break;
 8014a18:	bf00      	nop
 8014a1a:	e00c      	b.n	8014a36 <tcp_process+0x7be>
      break;
 8014a1c:	bf00      	nop
 8014a1e:	e00a      	b.n	8014a36 <tcp_process+0x7be>
      break;
 8014a20:	bf00      	nop
 8014a22:	e008      	b.n	8014a36 <tcp_process+0x7be>
      break;
 8014a24:	bf00      	nop
 8014a26:	e006      	b.n	8014a36 <tcp_process+0x7be>
      break;
 8014a28:	bf00      	nop
 8014a2a:	e004      	b.n	8014a36 <tcp_process+0x7be>
      break;
 8014a2c:	bf00      	nop
 8014a2e:	e002      	b.n	8014a36 <tcp_process+0x7be>
      break;
 8014a30:	bf00      	nop
 8014a32:	e000      	b.n	8014a36 <tcp_process+0x7be>
      break;
 8014a34:	bf00      	nop
  }
  return ERR_OK;
 8014a36:	2300      	movs	r3, #0
}
 8014a38:	4618      	mov	r0, r3
 8014a3a:	3724      	adds	r7, #36	; 0x24
 8014a3c:	46bd      	mov	sp, r7
 8014a3e:	bd90      	pop	{r4, r7, pc}
 8014a40:	2000d7b8 	.word	0x2000d7b8
 8014a44:	2000d7cc 	.word	0x2000d7cc
 8014a48:	20004820 	.word	0x20004820
 8014a4c:	20004818 	.word	0x20004818
 8014a50:	20004821 	.word	0x20004821
 8014a54:	2000d7bc 	.word	0x2000d7bc

08014a58 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8014a58:	b590      	push	{r4, r7, lr}
 8014a5a:	b085      	sub	sp, #20
 8014a5c:	af00      	add	r7, sp, #0
 8014a5e:	6078      	str	r0, [r7, #4]
 8014a60:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d106      	bne.n	8014a76 <tcp_oos_insert_segment+0x1e>
 8014a68:	4b3b      	ldr	r3, [pc, #236]	; (8014b58 <tcp_oos_insert_segment+0x100>)
 8014a6a:	f240 421f 	movw	r2, #1055	; 0x41f
 8014a6e:	493b      	ldr	r1, [pc, #236]	; (8014b5c <tcp_oos_insert_segment+0x104>)
 8014a70:	483b      	ldr	r0, [pc, #236]	; (8014b60 <tcp_oos_insert_segment+0x108>)
 8014a72:	f007 f923 	bl	801bcbc <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	68db      	ldr	r3, [r3, #12]
 8014a7a:	899b      	ldrh	r3, [r3, #12]
 8014a7c:	b29b      	uxth	r3, r3
 8014a7e:	4618      	mov	r0, r3
 8014a80:	f7fb fa0e 	bl	800fea0 <lwip_htons>
 8014a84:	4603      	mov	r3, r0
 8014a86:	b2db      	uxtb	r3, r3
 8014a88:	f003 0301 	and.w	r3, r3, #1
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	d028      	beq.n	8014ae2 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8014a90:	6838      	ldr	r0, [r7, #0]
 8014a92:	f7fe f997 	bl	8012dc4 <tcp_segs_free>
    next = NULL;
 8014a96:	2300      	movs	r3, #0
 8014a98:	603b      	str	r3, [r7, #0]
 8014a9a:	e056      	b.n	8014b4a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014a9c:	683b      	ldr	r3, [r7, #0]
 8014a9e:	68db      	ldr	r3, [r3, #12]
 8014aa0:	899b      	ldrh	r3, [r3, #12]
 8014aa2:	b29b      	uxth	r3, r3
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	f7fb f9fb 	bl	800fea0 <lwip_htons>
 8014aaa:	4603      	mov	r3, r0
 8014aac:	b2db      	uxtb	r3, r3
 8014aae:	f003 0301 	and.w	r3, r3, #1
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	d00d      	beq.n	8014ad2 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	68db      	ldr	r3, [r3, #12]
 8014aba:	899b      	ldrh	r3, [r3, #12]
 8014abc:	b29c      	uxth	r4, r3
 8014abe:	2001      	movs	r0, #1
 8014ac0:	f7fb f9ee 	bl	800fea0 <lwip_htons>
 8014ac4:	4603      	mov	r3, r0
 8014ac6:	461a      	mov	r2, r3
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	68db      	ldr	r3, [r3, #12]
 8014acc:	4322      	orrs	r2, r4
 8014ace:	b292      	uxth	r2, r2
 8014ad0:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8014ad2:	683b      	ldr	r3, [r7, #0]
 8014ad4:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8014ad6:	683b      	ldr	r3, [r7, #0]
 8014ad8:	681b      	ldr	r3, [r3, #0]
 8014ada:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8014adc:	68f8      	ldr	r0, [r7, #12]
 8014ade:	f7fe f986 	bl	8012dee <tcp_seg_free>
    while (next &&
 8014ae2:	683b      	ldr	r3, [r7, #0]
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	d00e      	beq.n	8014b06 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	891b      	ldrh	r3, [r3, #8]
 8014aec:	461a      	mov	r2, r3
 8014aee:	4b1d      	ldr	r3, [pc, #116]	; (8014b64 <tcp_oos_insert_segment+0x10c>)
 8014af0:	681b      	ldr	r3, [r3, #0]
 8014af2:	441a      	add	r2, r3
 8014af4:	683b      	ldr	r3, [r7, #0]
 8014af6:	68db      	ldr	r3, [r3, #12]
 8014af8:	685b      	ldr	r3, [r3, #4]
 8014afa:	6839      	ldr	r1, [r7, #0]
 8014afc:	8909      	ldrh	r1, [r1, #8]
 8014afe:	440b      	add	r3, r1
 8014b00:	1ad3      	subs	r3, r2, r3
    while (next &&
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	daca      	bge.n	8014a9c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8014b06:	683b      	ldr	r3, [r7, #0]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d01e      	beq.n	8014b4a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	891b      	ldrh	r3, [r3, #8]
 8014b10:	461a      	mov	r2, r3
 8014b12:	4b14      	ldr	r3, [pc, #80]	; (8014b64 <tcp_oos_insert_segment+0x10c>)
 8014b14:	681b      	ldr	r3, [r3, #0]
 8014b16:	441a      	add	r2, r3
 8014b18:	683b      	ldr	r3, [r7, #0]
 8014b1a:	68db      	ldr	r3, [r3, #12]
 8014b1c:	685b      	ldr	r3, [r3, #4]
 8014b1e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	dd12      	ble.n	8014b4a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8014b24:	683b      	ldr	r3, [r7, #0]
 8014b26:	68db      	ldr	r3, [r3, #12]
 8014b28:	685b      	ldr	r3, [r3, #4]
 8014b2a:	b29a      	uxth	r2, r3
 8014b2c:	4b0d      	ldr	r3, [pc, #52]	; (8014b64 <tcp_oos_insert_segment+0x10c>)
 8014b2e:	681b      	ldr	r3, [r3, #0]
 8014b30:	b29b      	uxth	r3, r3
 8014b32:	1ad3      	subs	r3, r2, r3
 8014b34:	b29a      	uxth	r2, r3
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	685a      	ldr	r2, [r3, #4]
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	891b      	ldrh	r3, [r3, #8]
 8014b42:	4619      	mov	r1, r3
 8014b44:	4610      	mov	r0, r2
 8014b46:	f7fc fbd1 	bl	80112ec <pbuf_realloc>
    }
  }
  cseg->next = next;
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	683a      	ldr	r2, [r7, #0]
 8014b4e:	601a      	str	r2, [r3, #0]
}
 8014b50:	bf00      	nop
 8014b52:	3714      	adds	r7, #20
 8014b54:	46bd      	mov	sp, r7
 8014b56:	bd90      	pop	{r4, r7, pc}
 8014b58:	08020390 	.word	0x08020390
 8014b5c:	08020650 	.word	0x08020650
 8014b60:	080203dc 	.word	0x080203dc
 8014b64:	20004814 	.word	0x20004814

08014b68 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8014b68:	b5b0      	push	{r4, r5, r7, lr}
 8014b6a:	b086      	sub	sp, #24
 8014b6c:	af00      	add	r7, sp, #0
 8014b6e:	60f8      	str	r0, [r7, #12]
 8014b70:	60b9      	str	r1, [r7, #8]
 8014b72:	607a      	str	r2, [r7, #4]
 8014b74:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8014b76:	e03e      	b.n	8014bf6 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8014b78:	68bb      	ldr	r3, [r7, #8]
 8014b7a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8014b7c:	68bb      	ldr	r3, [r7, #8]
 8014b7e:	681b      	ldr	r3, [r3, #0]
 8014b80:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8014b82:	697b      	ldr	r3, [r7, #20]
 8014b84:	685b      	ldr	r3, [r3, #4]
 8014b86:	4618      	mov	r0, r3
 8014b88:	f7fc fdf6 	bl	8011778 <pbuf_clen>
 8014b8c:	4603      	mov	r3, r0
 8014b8e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8014b90:	68fb      	ldr	r3, [r7, #12]
 8014b92:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014b96:	8a7a      	ldrh	r2, [r7, #18]
 8014b98:	429a      	cmp	r2, r3
 8014b9a:	d906      	bls.n	8014baa <tcp_free_acked_segments+0x42>
 8014b9c:	4b2a      	ldr	r3, [pc, #168]	; (8014c48 <tcp_free_acked_segments+0xe0>)
 8014b9e:	f240 4257 	movw	r2, #1111	; 0x457
 8014ba2:	492a      	ldr	r1, [pc, #168]	; (8014c4c <tcp_free_acked_segments+0xe4>)
 8014ba4:	482a      	ldr	r0, [pc, #168]	; (8014c50 <tcp_free_acked_segments+0xe8>)
 8014ba6:	f007 f889 	bl	801bcbc <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8014baa:	68fb      	ldr	r3, [r7, #12]
 8014bac:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8014bb0:	8a7b      	ldrh	r3, [r7, #18]
 8014bb2:	1ad3      	subs	r3, r2, r3
 8014bb4:	b29a      	uxth	r2, r3
 8014bb6:	68fb      	ldr	r3, [r7, #12]
 8014bb8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8014bbc:	697b      	ldr	r3, [r7, #20]
 8014bbe:	891a      	ldrh	r2, [r3, #8]
 8014bc0:	4b24      	ldr	r3, [pc, #144]	; (8014c54 <tcp_free_acked_segments+0xec>)
 8014bc2:	881b      	ldrh	r3, [r3, #0]
 8014bc4:	4413      	add	r3, r2
 8014bc6:	b29a      	uxth	r2, r3
 8014bc8:	4b22      	ldr	r3, [pc, #136]	; (8014c54 <tcp_free_acked_segments+0xec>)
 8014bca:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8014bcc:	6978      	ldr	r0, [r7, #20]
 8014bce:	f7fe f90e 	bl	8012dee <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8014bd2:	68fb      	ldr	r3, [r7, #12]
 8014bd4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d00c      	beq.n	8014bf6 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8014bdc:	68bb      	ldr	r3, [r7, #8]
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d109      	bne.n	8014bf6 <tcp_free_acked_segments+0x8e>
 8014be2:	683b      	ldr	r3, [r7, #0]
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d106      	bne.n	8014bf6 <tcp_free_acked_segments+0x8e>
 8014be8:	4b17      	ldr	r3, [pc, #92]	; (8014c48 <tcp_free_acked_segments+0xe0>)
 8014bea:	f240 4261 	movw	r2, #1121	; 0x461
 8014bee:	491a      	ldr	r1, [pc, #104]	; (8014c58 <tcp_free_acked_segments+0xf0>)
 8014bf0:	4817      	ldr	r0, [pc, #92]	; (8014c50 <tcp_free_acked_segments+0xe8>)
 8014bf2:	f007 f863 	bl	801bcbc <iprintf>
  while (seg_list != NULL &&
 8014bf6:	68bb      	ldr	r3, [r7, #8]
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	d020      	beq.n	8014c3e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8014bfc:	68bb      	ldr	r3, [r7, #8]
 8014bfe:	68db      	ldr	r3, [r3, #12]
 8014c00:	685b      	ldr	r3, [r3, #4]
 8014c02:	4618      	mov	r0, r3
 8014c04:	f7fb f961 	bl	800feca <lwip_htonl>
 8014c08:	4604      	mov	r4, r0
 8014c0a:	68bb      	ldr	r3, [r7, #8]
 8014c0c:	891b      	ldrh	r3, [r3, #8]
 8014c0e:	461d      	mov	r5, r3
 8014c10:	68bb      	ldr	r3, [r7, #8]
 8014c12:	68db      	ldr	r3, [r3, #12]
 8014c14:	899b      	ldrh	r3, [r3, #12]
 8014c16:	b29b      	uxth	r3, r3
 8014c18:	4618      	mov	r0, r3
 8014c1a:	f7fb f941 	bl	800fea0 <lwip_htons>
 8014c1e:	4603      	mov	r3, r0
 8014c20:	b2db      	uxtb	r3, r3
 8014c22:	f003 0303 	and.w	r3, r3, #3
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d001      	beq.n	8014c2e <tcp_free_acked_segments+0xc6>
 8014c2a:	2301      	movs	r3, #1
 8014c2c:	e000      	b.n	8014c30 <tcp_free_acked_segments+0xc8>
 8014c2e:	2300      	movs	r3, #0
 8014c30:	442b      	add	r3, r5
 8014c32:	18e2      	adds	r2, r4, r3
 8014c34:	4b09      	ldr	r3, [pc, #36]	; (8014c5c <tcp_free_acked_segments+0xf4>)
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	dd9c      	ble.n	8014b78 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8014c3e:	68bb      	ldr	r3, [r7, #8]
}
 8014c40:	4618      	mov	r0, r3
 8014c42:	3718      	adds	r7, #24
 8014c44:	46bd      	mov	sp, r7
 8014c46:	bdb0      	pop	{r4, r5, r7, pc}
 8014c48:	08020390 	.word	0x08020390
 8014c4c:	08020678 	.word	0x08020678
 8014c50:	080203dc 	.word	0x080203dc
 8014c54:	2000481c 	.word	0x2000481c
 8014c58:	080206a0 	.word	0x080206a0
 8014c5c:	20004818 	.word	0x20004818

08014c60 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8014c60:	b5b0      	push	{r4, r5, r7, lr}
 8014c62:	b094      	sub	sp, #80	; 0x50
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8014c68:	2300      	movs	r3, #0
 8014c6a:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d106      	bne.n	8014c80 <tcp_receive+0x20>
 8014c72:	4ba6      	ldr	r3, [pc, #664]	; (8014f0c <tcp_receive+0x2ac>)
 8014c74:	f240 427b 	movw	r2, #1147	; 0x47b
 8014c78:	49a5      	ldr	r1, [pc, #660]	; (8014f10 <tcp_receive+0x2b0>)
 8014c7a:	48a6      	ldr	r0, [pc, #664]	; (8014f14 <tcp_receive+0x2b4>)
 8014c7c:	f007 f81e 	bl	801bcbc <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	7d1b      	ldrb	r3, [r3, #20]
 8014c84:	2b03      	cmp	r3, #3
 8014c86:	d806      	bhi.n	8014c96 <tcp_receive+0x36>
 8014c88:	4ba0      	ldr	r3, [pc, #640]	; (8014f0c <tcp_receive+0x2ac>)
 8014c8a:	f240 427c 	movw	r2, #1148	; 0x47c
 8014c8e:	49a2      	ldr	r1, [pc, #648]	; (8014f18 <tcp_receive+0x2b8>)
 8014c90:	48a0      	ldr	r0, [pc, #640]	; (8014f14 <tcp_receive+0x2b4>)
 8014c92:	f007 f813 	bl	801bcbc <iprintf>

  if (flags & TCP_ACK) {
 8014c96:	4ba1      	ldr	r3, [pc, #644]	; (8014f1c <tcp_receive+0x2bc>)
 8014c98:	781b      	ldrb	r3, [r3, #0]
 8014c9a:	f003 0310 	and.w	r3, r3, #16
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	f000 8263 	beq.w	801516a <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014caa:	461a      	mov	r2, r3
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014cb0:	4413      	add	r3, r2
 8014cb2:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8014cb8:	4b99      	ldr	r3, [pc, #612]	; (8014f20 <tcp_receive+0x2c0>)
 8014cba:	681b      	ldr	r3, [r3, #0]
 8014cbc:	1ad3      	subs	r3, r2, r3
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	db1b      	blt.n	8014cfa <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8014cc6:	4b96      	ldr	r3, [pc, #600]	; (8014f20 <tcp_receive+0x2c0>)
 8014cc8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014cca:	429a      	cmp	r2, r3
 8014ccc:	d106      	bne.n	8014cdc <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014cd2:	4b94      	ldr	r3, [pc, #592]	; (8014f24 <tcp_receive+0x2c4>)
 8014cd4:	681b      	ldr	r3, [r3, #0]
 8014cd6:	1ad3      	subs	r3, r2, r3
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	db0e      	blt.n	8014cfa <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014ce0:	4b90      	ldr	r3, [pc, #576]	; (8014f24 <tcp_receive+0x2c4>)
 8014ce2:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014ce4:	429a      	cmp	r2, r3
 8014ce6:	d125      	bne.n	8014d34 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014ce8:	4b8f      	ldr	r3, [pc, #572]	; (8014f28 <tcp_receive+0x2c8>)
 8014cea:	681b      	ldr	r3, [r3, #0]
 8014cec:	89db      	ldrh	r3, [r3, #14]
 8014cee:	b29a      	uxth	r2, r3
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014cf6:	429a      	cmp	r2, r3
 8014cf8:	d91c      	bls.n	8014d34 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8014cfa:	4b8b      	ldr	r3, [pc, #556]	; (8014f28 <tcp_receive+0x2c8>)
 8014cfc:	681b      	ldr	r3, [r3, #0]
 8014cfe:	89db      	ldrh	r3, [r3, #14]
 8014d00:	b29a      	uxth	r2, r3
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014d14:	429a      	cmp	r2, r3
 8014d16:	d205      	bcs.n	8014d24 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8014d24:	4b7e      	ldr	r3, [pc, #504]	; (8014f20 <tcp_receive+0x2c0>)
 8014d26:	681a      	ldr	r2, [r3, #0]
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8014d2c:	4b7d      	ldr	r3, [pc, #500]	; (8014f24 <tcp_receive+0x2c4>)
 8014d2e:	681a      	ldr	r2, [r3, #0]
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8014d34:	4b7b      	ldr	r3, [pc, #492]	; (8014f24 <tcp_receive+0x2c4>)
 8014d36:	681a      	ldr	r2, [r3, #0]
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014d3c:	1ad3      	subs	r3, r2, r3
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	dc58      	bgt.n	8014df4 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8014d42:	4b7a      	ldr	r3, [pc, #488]	; (8014f2c <tcp_receive+0x2cc>)
 8014d44:	881b      	ldrh	r3, [r3, #0]
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d14b      	bne.n	8014de2 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014d4e:	687a      	ldr	r2, [r7, #4]
 8014d50:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8014d54:	4413      	add	r3, r2
 8014d56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014d58:	429a      	cmp	r2, r3
 8014d5a:	d142      	bne.n	8014de2 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	db3d      	blt.n	8014de2 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014d6a:	4b6e      	ldr	r3, [pc, #440]	; (8014f24 <tcp_receive+0x2c4>)
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	429a      	cmp	r2, r3
 8014d70:	d137      	bne.n	8014de2 <tcp_receive+0x182>
              found_dupack = 1;
 8014d72:	2301      	movs	r3, #1
 8014d74:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014d7c:	2bff      	cmp	r3, #255	; 0xff
 8014d7e:	d007      	beq.n	8014d90 <tcp_receive+0x130>
                ++pcb->dupacks;
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014d86:	3301      	adds	r3, #1
 8014d88:	b2da      	uxtb	r2, r3
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014d96:	2b03      	cmp	r3, #3
 8014d98:	d91b      	bls.n	8014dd2 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014da4:	4413      	add	r3, r2
 8014da6:	b29a      	uxth	r2, r3
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014dae:	429a      	cmp	r2, r3
 8014db0:	d30a      	bcc.n	8014dc8 <tcp_receive+0x168>
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014dbc:	4413      	add	r3, r2
 8014dbe:	b29a      	uxth	r2, r3
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014dc6:	e004      	b.n	8014dd2 <tcp_receive+0x172>
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014dce:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014dd8:	2b02      	cmp	r3, #2
 8014dda:	d902      	bls.n	8014de2 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8014ddc:	6878      	ldr	r0, [r7, #4]
 8014dde:	f002 fb41 	bl	8017464 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8014de2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	f040 8160 	bne.w	80150aa <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	2200      	movs	r2, #0
 8014dee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014df2:	e15a      	b.n	80150aa <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014df4:	4b4b      	ldr	r3, [pc, #300]	; (8014f24 <tcp_receive+0x2c4>)
 8014df6:	681a      	ldr	r2, [r3, #0]
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014dfc:	1ad3      	subs	r3, r2, r3
 8014dfe:	3b01      	subs	r3, #1
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	f2c0 814d 	blt.w	80150a0 <tcp_receive+0x440>
 8014e06:	4b47      	ldr	r3, [pc, #284]	; (8014f24 <tcp_receive+0x2c4>)
 8014e08:	681a      	ldr	r2, [r3, #0]
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014e0e:	1ad3      	subs	r3, r2, r3
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	f300 8145 	bgt.w	80150a0 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	8b5b      	ldrh	r3, [r3, #26]
 8014e1a:	f003 0304 	and.w	r3, r3, #4
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d010      	beq.n	8014e44 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	8b5b      	ldrh	r3, [r3, #26]
 8014e26:	f023 0304 	bic.w	r3, r3, #4
 8014e2a:	b29a      	uxth	r2, r3
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	2200      	movs	r2, #0
 8014e40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	2200      	movs	r2, #0
 8014e48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014e52:	10db      	asrs	r3, r3, #3
 8014e54:	b21b      	sxth	r3, r3
 8014e56:	b29a      	uxth	r2, r3
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014e5e:	b29b      	uxth	r3, r3
 8014e60:	4413      	add	r3, r2
 8014e62:	b29b      	uxth	r3, r3
 8014e64:	b21a      	sxth	r2, r3
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8014e6c:	4b2d      	ldr	r3, [pc, #180]	; (8014f24 <tcp_receive+0x2c4>)
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	b29a      	uxth	r2, r3
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014e76:	b29b      	uxth	r3, r3
 8014e78:	1ad3      	subs	r3, r2, r3
 8014e7a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	2200      	movs	r2, #0
 8014e80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8014e84:	4b27      	ldr	r3, [pc, #156]	; (8014f24 <tcp_receive+0x2c4>)
 8014e86:	681a      	ldr	r2, [r3, #0]
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	7d1b      	ldrb	r3, [r3, #20]
 8014e90:	2b03      	cmp	r3, #3
 8014e92:	f240 8096 	bls.w	8014fc2 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8014ea2:	429a      	cmp	r2, r3
 8014ea4:	d244      	bcs.n	8014f30 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	8b5b      	ldrh	r3, [r3, #26]
 8014eaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	d001      	beq.n	8014eb6 <tcp_receive+0x256>
 8014eb2:	2301      	movs	r3, #1
 8014eb4:	e000      	b.n	8014eb8 <tcp_receive+0x258>
 8014eb6:	2302      	movs	r3, #2
 8014eb8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8014ebc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8014ec0:	b29a      	uxth	r2, r3
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014ec6:	fb12 f303 	smulbb	r3, r2, r3
 8014eca:	b29b      	uxth	r3, r3
 8014ecc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014ece:	4293      	cmp	r3, r2
 8014ed0:	bf28      	it	cs
 8014ed2:	4613      	movcs	r3, r2
 8014ed4:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014edc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014ede:	4413      	add	r3, r2
 8014ee0:	b29a      	uxth	r2, r3
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014ee8:	429a      	cmp	r2, r3
 8014eea:	d309      	bcc.n	8014f00 <tcp_receive+0x2a0>
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014ef2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014ef4:	4413      	add	r3, r2
 8014ef6:	b29a      	uxth	r2, r3
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014efe:	e060      	b.n	8014fc2 <tcp_receive+0x362>
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014f06:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014f0a:	e05a      	b.n	8014fc2 <tcp_receive+0x362>
 8014f0c:	08020390 	.word	0x08020390
 8014f10:	080206c0 	.word	0x080206c0
 8014f14:	080203dc 	.word	0x080203dc
 8014f18:	080206dc 	.word	0x080206dc
 8014f1c:	20004820 	.word	0x20004820
 8014f20:	20004814 	.word	0x20004814
 8014f24:	20004818 	.word	0x20004818
 8014f28:	20004804 	.word	0x20004804
 8014f2c:	2000481e 	.word	0x2000481e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014f36:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014f38:	4413      	add	r3, r2
 8014f3a:	b29a      	uxth	r2, r3
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8014f42:	429a      	cmp	r2, r3
 8014f44:	d309      	bcc.n	8014f5a <tcp_receive+0x2fa>
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014f4c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014f4e:	4413      	add	r3, r2
 8014f50:	b29a      	uxth	r2, r3
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8014f58:	e004      	b.n	8014f64 <tcp_receive+0x304>
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014f60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014f70:	429a      	cmp	r2, r3
 8014f72:	d326      	bcc.n	8014fc2 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014f80:	1ad3      	subs	r3, r2, r3
 8014f82:	b29a      	uxth	r2, r3
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014f94:	4413      	add	r3, r2
 8014f96:	b29a      	uxth	r2, r3
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014f9e:	429a      	cmp	r2, r3
 8014fa0:	d30a      	bcc.n	8014fb8 <tcp_receive+0x358>
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014fac:	4413      	add	r3, r2
 8014fae:	b29a      	uxth	r2, r3
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014fb6:	e004      	b.n	8014fc2 <tcp_receive+0x362>
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014fbe:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014fca:	4a98      	ldr	r2, [pc, #608]	; (801522c <tcp_receive+0x5cc>)
 8014fcc:	6878      	ldr	r0, [r7, #4]
 8014fce:	f7ff fdcb 	bl	8014b68 <tcp_free_acked_segments>
 8014fd2:	4602      	mov	r2, r0
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014fe0:	4a93      	ldr	r2, [pc, #588]	; (8015230 <tcp_receive+0x5d0>)
 8014fe2:	6878      	ldr	r0, [r7, #4]
 8014fe4:	f7ff fdc0 	bl	8014b68 <tcp_free_acked_segments>
 8014fe8:	4602      	mov	r2, r0
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d104      	bne.n	8015000 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014ffc:	861a      	strh	r2, [r3, #48]	; 0x30
 8014ffe:	e002      	b.n	8015006 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	2200      	movs	r2, #0
 8015004:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	2200      	movs	r2, #0
 801500a:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015010:	2b00      	cmp	r3, #0
 8015012:	d103      	bne.n	801501c <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	2200      	movs	r2, #0
 8015018:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8015022:	4b84      	ldr	r3, [pc, #528]	; (8015234 <tcp_receive+0x5d4>)
 8015024:	881b      	ldrh	r3, [r3, #0]
 8015026:	4413      	add	r3, r2
 8015028:	b29a      	uxth	r2, r3
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	8b5b      	ldrh	r3, [r3, #26]
 8015034:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015038:	2b00      	cmp	r3, #0
 801503a:	d035      	beq.n	80150a8 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015040:	2b00      	cmp	r3, #0
 8015042:	d118      	bne.n	8015076 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015048:	2b00      	cmp	r3, #0
 801504a:	d00c      	beq.n	8015066 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015054:	68db      	ldr	r3, [r3, #12]
 8015056:	685b      	ldr	r3, [r3, #4]
 8015058:	4618      	mov	r0, r3
 801505a:	f7fa ff36 	bl	800feca <lwip_htonl>
 801505e:	4603      	mov	r3, r0
 8015060:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8015062:	2b00      	cmp	r3, #0
 8015064:	dc20      	bgt.n	80150a8 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	8b5b      	ldrh	r3, [r3, #26]
 801506a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801506e:	b29a      	uxth	r2, r3
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015074:	e018      	b.n	80150a8 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801507e:	68db      	ldr	r3, [r3, #12]
 8015080:	685b      	ldr	r3, [r3, #4]
 8015082:	4618      	mov	r0, r3
 8015084:	f7fa ff21 	bl	800feca <lwip_htonl>
 8015088:	4603      	mov	r3, r0
 801508a:	1ae3      	subs	r3, r4, r3
 801508c:	2b00      	cmp	r3, #0
 801508e:	dc0b      	bgt.n	80150a8 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	8b5b      	ldrh	r3, [r3, #26]
 8015094:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8015098:	b29a      	uxth	r2, r3
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801509e:	e003      	b.n	80150a8 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80150a0:	6878      	ldr	r0, [r7, #4]
 80150a2:	f002 fbcd 	bl	8017840 <tcp_send_empty_ack>
 80150a6:	e000      	b.n	80150aa <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80150a8:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d05b      	beq.n	801516a <tcp_receive+0x50a>
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80150b6:	4b60      	ldr	r3, [pc, #384]	; (8015238 <tcp_receive+0x5d8>)
 80150b8:	681b      	ldr	r3, [r3, #0]
 80150ba:	1ad3      	subs	r3, r2, r3
 80150bc:	2b00      	cmp	r3, #0
 80150be:	da54      	bge.n	801516a <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80150c0:	4b5e      	ldr	r3, [pc, #376]	; (801523c <tcp_receive+0x5dc>)
 80150c2:	681b      	ldr	r3, [r3, #0]
 80150c4:	b29a      	uxth	r2, r3
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80150ca:	b29b      	uxth	r3, r3
 80150cc:	1ad3      	subs	r3, r2, r3
 80150ce:	b29b      	uxth	r3, r3
 80150d0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80150d4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80150de:	10db      	asrs	r3, r3, #3
 80150e0:	b21b      	sxth	r3, r3
 80150e2:	b29b      	uxth	r3, r3
 80150e4:	1ad3      	subs	r3, r2, r3
 80150e6:	b29b      	uxth	r3, r3
 80150e8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80150f2:	b29a      	uxth	r2, r3
 80150f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80150f8:	4413      	add	r3, r2
 80150fa:	b29b      	uxth	r3, r3
 80150fc:	b21a      	sxth	r2, r3
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8015102:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8015106:	2b00      	cmp	r3, #0
 8015108:	da05      	bge.n	8015116 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 801510a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801510e:	425b      	negs	r3, r3
 8015110:	b29b      	uxth	r3, r3
 8015112:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8015116:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015120:	109b      	asrs	r3, r3, #2
 8015122:	b21b      	sxth	r3, r3
 8015124:	b29b      	uxth	r3, r3
 8015126:	1ad3      	subs	r3, r2, r3
 8015128:	b29b      	uxth	r3, r3
 801512a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015134:	b29a      	uxth	r2, r3
 8015136:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801513a:	4413      	add	r3, r2
 801513c:	b29b      	uxth	r3, r3
 801513e:	b21a      	sxth	r2, r3
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801514a:	10db      	asrs	r3, r3, #3
 801514c:	b21b      	sxth	r3, r3
 801514e:	b29a      	uxth	r2, r3
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015156:	b29b      	uxth	r3, r3
 8015158:	4413      	add	r3, r2
 801515a:	b29b      	uxth	r3, r3
 801515c:	b21a      	sxth	r2, r3
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	2200      	movs	r2, #0
 8015168:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801516a:	4b35      	ldr	r3, [pc, #212]	; (8015240 <tcp_receive+0x5e0>)
 801516c:	881b      	ldrh	r3, [r3, #0]
 801516e:	2b00      	cmp	r3, #0
 8015170:	f000 84e1 	beq.w	8015b36 <tcp_receive+0xed6>
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	7d1b      	ldrb	r3, [r3, #20]
 8015178:	2b06      	cmp	r3, #6
 801517a:	f200 84dc 	bhi.w	8015b36 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015182:	4b30      	ldr	r3, [pc, #192]	; (8015244 <tcp_receive+0x5e4>)
 8015184:	681b      	ldr	r3, [r3, #0]
 8015186:	1ad3      	subs	r3, r2, r3
 8015188:	3b01      	subs	r3, #1
 801518a:	2b00      	cmp	r3, #0
 801518c:	f2c0 808e 	blt.w	80152ac <tcp_receive+0x64c>
 8015190:	687b      	ldr	r3, [r7, #4]
 8015192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015194:	4b2a      	ldr	r3, [pc, #168]	; (8015240 <tcp_receive+0x5e0>)
 8015196:	881b      	ldrh	r3, [r3, #0]
 8015198:	4619      	mov	r1, r3
 801519a:	4b2a      	ldr	r3, [pc, #168]	; (8015244 <tcp_receive+0x5e4>)
 801519c:	681b      	ldr	r3, [r3, #0]
 801519e:	440b      	add	r3, r1
 80151a0:	1ad3      	subs	r3, r2, r3
 80151a2:	3301      	adds	r3, #1
 80151a4:	2b00      	cmp	r3, #0
 80151a6:	f300 8081 	bgt.w	80152ac <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80151aa:	4b27      	ldr	r3, [pc, #156]	; (8015248 <tcp_receive+0x5e8>)
 80151ac:	685b      	ldr	r3, [r3, #4]
 80151ae:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80151b0:	687b      	ldr	r3, [r7, #4]
 80151b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80151b4:	4b23      	ldr	r3, [pc, #140]	; (8015244 <tcp_receive+0x5e4>)
 80151b6:	681b      	ldr	r3, [r3, #0]
 80151b8:	1ad3      	subs	r3, r2, r3
 80151ba:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80151bc:	4b22      	ldr	r3, [pc, #136]	; (8015248 <tcp_receive+0x5e8>)
 80151be:	685b      	ldr	r3, [r3, #4]
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	d106      	bne.n	80151d2 <tcp_receive+0x572>
 80151c4:	4b21      	ldr	r3, [pc, #132]	; (801524c <tcp_receive+0x5ec>)
 80151c6:	f240 5294 	movw	r2, #1428	; 0x594
 80151ca:	4921      	ldr	r1, [pc, #132]	; (8015250 <tcp_receive+0x5f0>)
 80151cc:	4821      	ldr	r0, [pc, #132]	; (8015254 <tcp_receive+0x5f4>)
 80151ce:	f006 fd75 	bl	801bcbc <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80151d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151d4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80151d8:	4293      	cmp	r3, r2
 80151da:	d906      	bls.n	80151ea <tcp_receive+0x58a>
 80151dc:	4b1b      	ldr	r3, [pc, #108]	; (801524c <tcp_receive+0x5ec>)
 80151de:	f240 5295 	movw	r2, #1429	; 0x595
 80151e2:	491d      	ldr	r1, [pc, #116]	; (8015258 <tcp_receive+0x5f8>)
 80151e4:	481b      	ldr	r0, [pc, #108]	; (8015254 <tcp_receive+0x5f4>)
 80151e6:	f006 fd69 	bl	801bcbc <iprintf>
      off = (u16_t)off32;
 80151ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151ec:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80151f0:	4b15      	ldr	r3, [pc, #84]	; (8015248 <tcp_receive+0x5e8>)
 80151f2:	685b      	ldr	r3, [r3, #4]
 80151f4:	891b      	ldrh	r3, [r3, #8]
 80151f6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80151fa:	429a      	cmp	r2, r3
 80151fc:	d906      	bls.n	801520c <tcp_receive+0x5ac>
 80151fe:	4b13      	ldr	r3, [pc, #76]	; (801524c <tcp_receive+0x5ec>)
 8015200:	f240 5297 	movw	r2, #1431	; 0x597
 8015204:	4915      	ldr	r1, [pc, #84]	; (801525c <tcp_receive+0x5fc>)
 8015206:	4813      	ldr	r0, [pc, #76]	; (8015254 <tcp_receive+0x5f4>)
 8015208:	f006 fd58 	bl	801bcbc <iprintf>
      inseg.len -= off;
 801520c:	4b0e      	ldr	r3, [pc, #56]	; (8015248 <tcp_receive+0x5e8>)
 801520e:	891a      	ldrh	r2, [r3, #8]
 8015210:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015214:	1ad3      	subs	r3, r2, r3
 8015216:	b29a      	uxth	r2, r3
 8015218:	4b0b      	ldr	r3, [pc, #44]	; (8015248 <tcp_receive+0x5e8>)
 801521a:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801521c:	4b0a      	ldr	r3, [pc, #40]	; (8015248 <tcp_receive+0x5e8>)
 801521e:	685b      	ldr	r3, [r3, #4]
 8015220:	891a      	ldrh	r2, [r3, #8]
 8015222:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015226:	1ad3      	subs	r3, r2, r3
 8015228:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 801522a:	e029      	b.n	8015280 <tcp_receive+0x620>
 801522c:	080206f8 	.word	0x080206f8
 8015230:	08020700 	.word	0x08020700
 8015234:	2000481c 	.word	0x2000481c
 8015238:	20004818 	.word	0x20004818
 801523c:	2000d7c0 	.word	0x2000d7c0
 8015240:	2000481e 	.word	0x2000481e
 8015244:	20004814 	.word	0x20004814
 8015248:	200047f4 	.word	0x200047f4
 801524c:	08020390 	.word	0x08020390
 8015250:	08020708 	.word	0x08020708
 8015254:	080203dc 	.word	0x080203dc
 8015258:	08020718 	.word	0x08020718
 801525c:	08020728 	.word	0x08020728
        off -= p->len;
 8015260:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015262:	895b      	ldrh	r3, [r3, #10]
 8015264:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015268:	1ad3      	subs	r3, r2, r3
 801526a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801526e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015270:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8015272:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8015274:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015276:	2200      	movs	r2, #0
 8015278:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801527a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801527c:	681b      	ldr	r3, [r3, #0]
 801527e:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8015280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015282:	895b      	ldrh	r3, [r3, #10]
 8015284:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015288:	429a      	cmp	r2, r3
 801528a:	d8e9      	bhi.n	8015260 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801528c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015290:	4619      	mov	r1, r3
 8015292:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015294:	f7fc f92a 	bl	80114ec <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801529c:	4a91      	ldr	r2, [pc, #580]	; (80154e4 <tcp_receive+0x884>)
 801529e:	6013      	str	r3, [r2, #0]
 80152a0:	4b91      	ldr	r3, [pc, #580]	; (80154e8 <tcp_receive+0x888>)
 80152a2:	68db      	ldr	r3, [r3, #12]
 80152a4:	4a8f      	ldr	r2, [pc, #572]	; (80154e4 <tcp_receive+0x884>)
 80152a6:	6812      	ldr	r2, [r2, #0]
 80152a8:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80152aa:	e00d      	b.n	80152c8 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80152ac:	4b8d      	ldr	r3, [pc, #564]	; (80154e4 <tcp_receive+0x884>)
 80152ae:	681a      	ldr	r2, [r3, #0]
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80152b4:	1ad3      	subs	r3, r2, r3
 80152b6:	2b00      	cmp	r3, #0
 80152b8:	da06      	bge.n	80152c8 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	8b5b      	ldrh	r3, [r3, #26]
 80152be:	f043 0302 	orr.w	r3, r3, #2
 80152c2:	b29a      	uxth	r2, r3
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80152c8:	4b86      	ldr	r3, [pc, #536]	; (80154e4 <tcp_receive+0x884>)
 80152ca:	681a      	ldr	r2, [r3, #0]
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80152d0:	1ad3      	subs	r3, r2, r3
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	f2c0 842a 	blt.w	8015b2c <tcp_receive+0xecc>
 80152d8:	4b82      	ldr	r3, [pc, #520]	; (80154e4 <tcp_receive+0x884>)
 80152da:	681a      	ldr	r2, [r3, #0]
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80152e0:	6879      	ldr	r1, [r7, #4]
 80152e2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80152e4:	440b      	add	r3, r1
 80152e6:	1ad3      	subs	r3, r2, r3
 80152e8:	3301      	adds	r3, #1
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	f300 841e 	bgt.w	8015b2c <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80152f4:	4b7b      	ldr	r3, [pc, #492]	; (80154e4 <tcp_receive+0x884>)
 80152f6:	681b      	ldr	r3, [r3, #0]
 80152f8:	429a      	cmp	r2, r3
 80152fa:	f040 829a 	bne.w	8015832 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80152fe:	4b7a      	ldr	r3, [pc, #488]	; (80154e8 <tcp_receive+0x888>)
 8015300:	891c      	ldrh	r4, [r3, #8]
 8015302:	4b79      	ldr	r3, [pc, #484]	; (80154e8 <tcp_receive+0x888>)
 8015304:	68db      	ldr	r3, [r3, #12]
 8015306:	899b      	ldrh	r3, [r3, #12]
 8015308:	b29b      	uxth	r3, r3
 801530a:	4618      	mov	r0, r3
 801530c:	f7fa fdc8 	bl	800fea0 <lwip_htons>
 8015310:	4603      	mov	r3, r0
 8015312:	b2db      	uxtb	r3, r3
 8015314:	f003 0303 	and.w	r3, r3, #3
 8015318:	2b00      	cmp	r3, #0
 801531a:	d001      	beq.n	8015320 <tcp_receive+0x6c0>
 801531c:	2301      	movs	r3, #1
 801531e:	e000      	b.n	8015322 <tcp_receive+0x6c2>
 8015320:	2300      	movs	r3, #0
 8015322:	4423      	add	r3, r4
 8015324:	b29a      	uxth	r2, r3
 8015326:	4b71      	ldr	r3, [pc, #452]	; (80154ec <tcp_receive+0x88c>)
 8015328:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801532e:	4b6f      	ldr	r3, [pc, #444]	; (80154ec <tcp_receive+0x88c>)
 8015330:	881b      	ldrh	r3, [r3, #0]
 8015332:	429a      	cmp	r2, r3
 8015334:	d275      	bcs.n	8015422 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015336:	4b6c      	ldr	r3, [pc, #432]	; (80154e8 <tcp_receive+0x888>)
 8015338:	68db      	ldr	r3, [r3, #12]
 801533a:	899b      	ldrh	r3, [r3, #12]
 801533c:	b29b      	uxth	r3, r3
 801533e:	4618      	mov	r0, r3
 8015340:	f7fa fdae 	bl	800fea0 <lwip_htons>
 8015344:	4603      	mov	r3, r0
 8015346:	b2db      	uxtb	r3, r3
 8015348:	f003 0301 	and.w	r3, r3, #1
 801534c:	2b00      	cmp	r3, #0
 801534e:	d01f      	beq.n	8015390 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8015350:	4b65      	ldr	r3, [pc, #404]	; (80154e8 <tcp_receive+0x888>)
 8015352:	68db      	ldr	r3, [r3, #12]
 8015354:	899b      	ldrh	r3, [r3, #12]
 8015356:	b29b      	uxth	r3, r3
 8015358:	b21b      	sxth	r3, r3
 801535a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801535e:	b21c      	sxth	r4, r3
 8015360:	4b61      	ldr	r3, [pc, #388]	; (80154e8 <tcp_receive+0x888>)
 8015362:	68db      	ldr	r3, [r3, #12]
 8015364:	899b      	ldrh	r3, [r3, #12]
 8015366:	b29b      	uxth	r3, r3
 8015368:	4618      	mov	r0, r3
 801536a:	f7fa fd99 	bl	800fea0 <lwip_htons>
 801536e:	4603      	mov	r3, r0
 8015370:	b2db      	uxtb	r3, r3
 8015372:	b29b      	uxth	r3, r3
 8015374:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8015378:	b29b      	uxth	r3, r3
 801537a:	4618      	mov	r0, r3
 801537c:	f7fa fd90 	bl	800fea0 <lwip_htons>
 8015380:	4603      	mov	r3, r0
 8015382:	b21b      	sxth	r3, r3
 8015384:	4323      	orrs	r3, r4
 8015386:	b21a      	sxth	r2, r3
 8015388:	4b57      	ldr	r3, [pc, #348]	; (80154e8 <tcp_receive+0x888>)
 801538a:	68db      	ldr	r3, [r3, #12]
 801538c:	b292      	uxth	r2, r2
 801538e:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015394:	4b54      	ldr	r3, [pc, #336]	; (80154e8 <tcp_receive+0x888>)
 8015396:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8015398:	4b53      	ldr	r3, [pc, #332]	; (80154e8 <tcp_receive+0x888>)
 801539a:	68db      	ldr	r3, [r3, #12]
 801539c:	899b      	ldrh	r3, [r3, #12]
 801539e:	b29b      	uxth	r3, r3
 80153a0:	4618      	mov	r0, r3
 80153a2:	f7fa fd7d 	bl	800fea0 <lwip_htons>
 80153a6:	4603      	mov	r3, r0
 80153a8:	b2db      	uxtb	r3, r3
 80153aa:	f003 0302 	and.w	r3, r3, #2
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d005      	beq.n	80153be <tcp_receive+0x75e>
            inseg.len -= 1;
 80153b2:	4b4d      	ldr	r3, [pc, #308]	; (80154e8 <tcp_receive+0x888>)
 80153b4:	891b      	ldrh	r3, [r3, #8]
 80153b6:	3b01      	subs	r3, #1
 80153b8:	b29a      	uxth	r2, r3
 80153ba:	4b4b      	ldr	r3, [pc, #300]	; (80154e8 <tcp_receive+0x888>)
 80153bc:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80153be:	4b4a      	ldr	r3, [pc, #296]	; (80154e8 <tcp_receive+0x888>)
 80153c0:	685b      	ldr	r3, [r3, #4]
 80153c2:	4a49      	ldr	r2, [pc, #292]	; (80154e8 <tcp_receive+0x888>)
 80153c4:	8912      	ldrh	r2, [r2, #8]
 80153c6:	4611      	mov	r1, r2
 80153c8:	4618      	mov	r0, r3
 80153ca:	f7fb ff8f 	bl	80112ec <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80153ce:	4b46      	ldr	r3, [pc, #280]	; (80154e8 <tcp_receive+0x888>)
 80153d0:	891c      	ldrh	r4, [r3, #8]
 80153d2:	4b45      	ldr	r3, [pc, #276]	; (80154e8 <tcp_receive+0x888>)
 80153d4:	68db      	ldr	r3, [r3, #12]
 80153d6:	899b      	ldrh	r3, [r3, #12]
 80153d8:	b29b      	uxth	r3, r3
 80153da:	4618      	mov	r0, r3
 80153dc:	f7fa fd60 	bl	800fea0 <lwip_htons>
 80153e0:	4603      	mov	r3, r0
 80153e2:	b2db      	uxtb	r3, r3
 80153e4:	f003 0303 	and.w	r3, r3, #3
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d001      	beq.n	80153f0 <tcp_receive+0x790>
 80153ec:	2301      	movs	r3, #1
 80153ee:	e000      	b.n	80153f2 <tcp_receive+0x792>
 80153f0:	2300      	movs	r3, #0
 80153f2:	4423      	add	r3, r4
 80153f4:	b29a      	uxth	r2, r3
 80153f6:	4b3d      	ldr	r3, [pc, #244]	; (80154ec <tcp_receive+0x88c>)
 80153f8:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80153fa:	4b3c      	ldr	r3, [pc, #240]	; (80154ec <tcp_receive+0x88c>)
 80153fc:	881b      	ldrh	r3, [r3, #0]
 80153fe:	461a      	mov	r2, r3
 8015400:	4b38      	ldr	r3, [pc, #224]	; (80154e4 <tcp_receive+0x884>)
 8015402:	681b      	ldr	r3, [r3, #0]
 8015404:	441a      	add	r2, r3
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801540a:	6879      	ldr	r1, [r7, #4]
 801540c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801540e:	440b      	add	r3, r1
 8015410:	429a      	cmp	r2, r3
 8015412:	d006      	beq.n	8015422 <tcp_receive+0x7c2>
 8015414:	4b36      	ldr	r3, [pc, #216]	; (80154f0 <tcp_receive+0x890>)
 8015416:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801541a:	4936      	ldr	r1, [pc, #216]	; (80154f4 <tcp_receive+0x894>)
 801541c:	4836      	ldr	r0, [pc, #216]	; (80154f8 <tcp_receive+0x898>)
 801541e:	f006 fc4d 	bl	801bcbc <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015426:	2b00      	cmp	r3, #0
 8015428:	f000 80e7 	beq.w	80155fa <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801542c:	4b2e      	ldr	r3, [pc, #184]	; (80154e8 <tcp_receive+0x888>)
 801542e:	68db      	ldr	r3, [r3, #12]
 8015430:	899b      	ldrh	r3, [r3, #12]
 8015432:	b29b      	uxth	r3, r3
 8015434:	4618      	mov	r0, r3
 8015436:	f7fa fd33 	bl	800fea0 <lwip_htons>
 801543a:	4603      	mov	r3, r0
 801543c:	b2db      	uxtb	r3, r3
 801543e:	f003 0301 	and.w	r3, r3, #1
 8015442:	2b00      	cmp	r3, #0
 8015444:	d010      	beq.n	8015468 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8015446:	e00a      	b.n	801545e <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8015448:	687b      	ldr	r3, [r7, #4]
 801544a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801544c:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015452:	681a      	ldr	r2, [r3, #0]
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8015458:	68f8      	ldr	r0, [r7, #12]
 801545a:	f7fd fcc8 	bl	8012dee <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015462:	2b00      	cmp	r3, #0
 8015464:	d1f0      	bne.n	8015448 <tcp_receive+0x7e8>
 8015466:	e0c8      	b.n	80155fa <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801546c:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801546e:	e052      	b.n	8015516 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8015470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015472:	68db      	ldr	r3, [r3, #12]
 8015474:	899b      	ldrh	r3, [r3, #12]
 8015476:	b29b      	uxth	r3, r3
 8015478:	4618      	mov	r0, r3
 801547a:	f7fa fd11 	bl	800fea0 <lwip_htons>
 801547e:	4603      	mov	r3, r0
 8015480:	b2db      	uxtb	r3, r3
 8015482:	f003 0301 	and.w	r3, r3, #1
 8015486:	2b00      	cmp	r3, #0
 8015488:	d03d      	beq.n	8015506 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801548a:	4b17      	ldr	r3, [pc, #92]	; (80154e8 <tcp_receive+0x888>)
 801548c:	68db      	ldr	r3, [r3, #12]
 801548e:	899b      	ldrh	r3, [r3, #12]
 8015490:	b29b      	uxth	r3, r3
 8015492:	4618      	mov	r0, r3
 8015494:	f7fa fd04 	bl	800fea0 <lwip_htons>
 8015498:	4603      	mov	r3, r0
 801549a:	b2db      	uxtb	r3, r3
 801549c:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d130      	bne.n	8015506 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80154a4:	4b10      	ldr	r3, [pc, #64]	; (80154e8 <tcp_receive+0x888>)
 80154a6:	68db      	ldr	r3, [r3, #12]
 80154a8:	899b      	ldrh	r3, [r3, #12]
 80154aa:	b29c      	uxth	r4, r3
 80154ac:	2001      	movs	r0, #1
 80154ae:	f7fa fcf7 	bl	800fea0 <lwip_htons>
 80154b2:	4603      	mov	r3, r0
 80154b4:	461a      	mov	r2, r3
 80154b6:	4b0c      	ldr	r3, [pc, #48]	; (80154e8 <tcp_receive+0x888>)
 80154b8:	68db      	ldr	r3, [r3, #12]
 80154ba:	4322      	orrs	r2, r4
 80154bc:	b292      	uxth	r2, r2
 80154be:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80154c0:	4b09      	ldr	r3, [pc, #36]	; (80154e8 <tcp_receive+0x888>)
 80154c2:	891c      	ldrh	r4, [r3, #8]
 80154c4:	4b08      	ldr	r3, [pc, #32]	; (80154e8 <tcp_receive+0x888>)
 80154c6:	68db      	ldr	r3, [r3, #12]
 80154c8:	899b      	ldrh	r3, [r3, #12]
 80154ca:	b29b      	uxth	r3, r3
 80154cc:	4618      	mov	r0, r3
 80154ce:	f7fa fce7 	bl	800fea0 <lwip_htons>
 80154d2:	4603      	mov	r3, r0
 80154d4:	b2db      	uxtb	r3, r3
 80154d6:	f003 0303 	and.w	r3, r3, #3
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d00e      	beq.n	80154fc <tcp_receive+0x89c>
 80154de:	2301      	movs	r3, #1
 80154e0:	e00d      	b.n	80154fe <tcp_receive+0x89e>
 80154e2:	bf00      	nop
 80154e4:	20004814 	.word	0x20004814
 80154e8:	200047f4 	.word	0x200047f4
 80154ec:	2000481e 	.word	0x2000481e
 80154f0:	08020390 	.word	0x08020390
 80154f4:	08020738 	.word	0x08020738
 80154f8:	080203dc 	.word	0x080203dc
 80154fc:	2300      	movs	r3, #0
 80154fe:	4423      	add	r3, r4
 8015500:	b29a      	uxth	r2, r3
 8015502:	4b98      	ldr	r3, [pc, #608]	; (8015764 <tcp_receive+0xb04>)
 8015504:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8015506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015508:	613b      	str	r3, [r7, #16]
              next = next->next;
 801550a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801550c:	681b      	ldr	r3, [r3, #0]
 801550e:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8015510:	6938      	ldr	r0, [r7, #16]
 8015512:	f7fd fc6c 	bl	8012dee <tcp_seg_free>
            while (next &&
 8015516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015518:	2b00      	cmp	r3, #0
 801551a:	d00e      	beq.n	801553a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801551c:	4b91      	ldr	r3, [pc, #580]	; (8015764 <tcp_receive+0xb04>)
 801551e:	881b      	ldrh	r3, [r3, #0]
 8015520:	461a      	mov	r2, r3
 8015522:	4b91      	ldr	r3, [pc, #580]	; (8015768 <tcp_receive+0xb08>)
 8015524:	681b      	ldr	r3, [r3, #0]
 8015526:	441a      	add	r2, r3
 8015528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801552a:	68db      	ldr	r3, [r3, #12]
 801552c:	685b      	ldr	r3, [r3, #4]
 801552e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8015530:	8909      	ldrh	r1, [r1, #8]
 8015532:	440b      	add	r3, r1
 8015534:	1ad3      	subs	r3, r2, r3
            while (next &&
 8015536:	2b00      	cmp	r3, #0
 8015538:	da9a      	bge.n	8015470 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801553a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801553c:	2b00      	cmp	r3, #0
 801553e:	d059      	beq.n	80155f4 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8015540:	4b88      	ldr	r3, [pc, #544]	; (8015764 <tcp_receive+0xb04>)
 8015542:	881b      	ldrh	r3, [r3, #0]
 8015544:	461a      	mov	r2, r3
 8015546:	4b88      	ldr	r3, [pc, #544]	; (8015768 <tcp_receive+0xb08>)
 8015548:	681b      	ldr	r3, [r3, #0]
 801554a:	441a      	add	r2, r3
 801554c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801554e:	68db      	ldr	r3, [r3, #12]
 8015550:	685b      	ldr	r3, [r3, #4]
 8015552:	1ad3      	subs	r3, r2, r3
            if (next &&
 8015554:	2b00      	cmp	r3, #0
 8015556:	dd4d      	ble.n	80155f4 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8015558:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801555a:	68db      	ldr	r3, [r3, #12]
 801555c:	685b      	ldr	r3, [r3, #4]
 801555e:	b29a      	uxth	r2, r3
 8015560:	4b81      	ldr	r3, [pc, #516]	; (8015768 <tcp_receive+0xb08>)
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	b29b      	uxth	r3, r3
 8015566:	1ad3      	subs	r3, r2, r3
 8015568:	b29a      	uxth	r2, r3
 801556a:	4b80      	ldr	r3, [pc, #512]	; (801576c <tcp_receive+0xb0c>)
 801556c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801556e:	4b7f      	ldr	r3, [pc, #508]	; (801576c <tcp_receive+0xb0c>)
 8015570:	68db      	ldr	r3, [r3, #12]
 8015572:	899b      	ldrh	r3, [r3, #12]
 8015574:	b29b      	uxth	r3, r3
 8015576:	4618      	mov	r0, r3
 8015578:	f7fa fc92 	bl	800fea0 <lwip_htons>
 801557c:	4603      	mov	r3, r0
 801557e:	b2db      	uxtb	r3, r3
 8015580:	f003 0302 	and.w	r3, r3, #2
 8015584:	2b00      	cmp	r3, #0
 8015586:	d005      	beq.n	8015594 <tcp_receive+0x934>
                inseg.len -= 1;
 8015588:	4b78      	ldr	r3, [pc, #480]	; (801576c <tcp_receive+0xb0c>)
 801558a:	891b      	ldrh	r3, [r3, #8]
 801558c:	3b01      	subs	r3, #1
 801558e:	b29a      	uxth	r2, r3
 8015590:	4b76      	ldr	r3, [pc, #472]	; (801576c <tcp_receive+0xb0c>)
 8015592:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8015594:	4b75      	ldr	r3, [pc, #468]	; (801576c <tcp_receive+0xb0c>)
 8015596:	685b      	ldr	r3, [r3, #4]
 8015598:	4a74      	ldr	r2, [pc, #464]	; (801576c <tcp_receive+0xb0c>)
 801559a:	8912      	ldrh	r2, [r2, #8]
 801559c:	4611      	mov	r1, r2
 801559e:	4618      	mov	r0, r3
 80155a0:	f7fb fea4 	bl	80112ec <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80155a4:	4b71      	ldr	r3, [pc, #452]	; (801576c <tcp_receive+0xb0c>)
 80155a6:	891c      	ldrh	r4, [r3, #8]
 80155a8:	4b70      	ldr	r3, [pc, #448]	; (801576c <tcp_receive+0xb0c>)
 80155aa:	68db      	ldr	r3, [r3, #12]
 80155ac:	899b      	ldrh	r3, [r3, #12]
 80155ae:	b29b      	uxth	r3, r3
 80155b0:	4618      	mov	r0, r3
 80155b2:	f7fa fc75 	bl	800fea0 <lwip_htons>
 80155b6:	4603      	mov	r3, r0
 80155b8:	b2db      	uxtb	r3, r3
 80155ba:	f003 0303 	and.w	r3, r3, #3
 80155be:	2b00      	cmp	r3, #0
 80155c0:	d001      	beq.n	80155c6 <tcp_receive+0x966>
 80155c2:	2301      	movs	r3, #1
 80155c4:	e000      	b.n	80155c8 <tcp_receive+0x968>
 80155c6:	2300      	movs	r3, #0
 80155c8:	4423      	add	r3, r4
 80155ca:	b29a      	uxth	r2, r3
 80155cc:	4b65      	ldr	r3, [pc, #404]	; (8015764 <tcp_receive+0xb04>)
 80155ce:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80155d0:	4b64      	ldr	r3, [pc, #400]	; (8015764 <tcp_receive+0xb04>)
 80155d2:	881b      	ldrh	r3, [r3, #0]
 80155d4:	461a      	mov	r2, r3
 80155d6:	4b64      	ldr	r3, [pc, #400]	; (8015768 <tcp_receive+0xb08>)
 80155d8:	681b      	ldr	r3, [r3, #0]
 80155da:	441a      	add	r2, r3
 80155dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80155de:	68db      	ldr	r3, [r3, #12]
 80155e0:	685b      	ldr	r3, [r3, #4]
 80155e2:	429a      	cmp	r2, r3
 80155e4:	d006      	beq.n	80155f4 <tcp_receive+0x994>
 80155e6:	4b62      	ldr	r3, [pc, #392]	; (8015770 <tcp_receive+0xb10>)
 80155e8:	f240 52fc 	movw	r2, #1532	; 0x5fc
 80155ec:	4961      	ldr	r1, [pc, #388]	; (8015774 <tcp_receive+0xb14>)
 80155ee:	4862      	ldr	r0, [pc, #392]	; (8015778 <tcp_receive+0xb18>)
 80155f0:	f006 fb64 	bl	801bcbc <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80155f4:	687b      	ldr	r3, [r7, #4]
 80155f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80155f8:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80155fa:	4b5a      	ldr	r3, [pc, #360]	; (8015764 <tcp_receive+0xb04>)
 80155fc:	881b      	ldrh	r3, [r3, #0]
 80155fe:	461a      	mov	r2, r3
 8015600:	4b59      	ldr	r3, [pc, #356]	; (8015768 <tcp_receive+0xb08>)
 8015602:	681b      	ldr	r3, [r3, #0]
 8015604:	441a      	add	r2, r3
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801560e:	4b55      	ldr	r3, [pc, #340]	; (8015764 <tcp_receive+0xb04>)
 8015610:	881b      	ldrh	r3, [r3, #0]
 8015612:	429a      	cmp	r2, r3
 8015614:	d206      	bcs.n	8015624 <tcp_receive+0x9c4>
 8015616:	4b56      	ldr	r3, [pc, #344]	; (8015770 <tcp_receive+0xb10>)
 8015618:	f240 6207 	movw	r2, #1543	; 0x607
 801561c:	4957      	ldr	r1, [pc, #348]	; (801577c <tcp_receive+0xb1c>)
 801561e:	4856      	ldr	r0, [pc, #344]	; (8015778 <tcp_receive+0xb18>)
 8015620:	f006 fb4c 	bl	801bcbc <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015628:	4b4e      	ldr	r3, [pc, #312]	; (8015764 <tcp_receive+0xb04>)
 801562a:	881b      	ldrh	r3, [r3, #0]
 801562c:	1ad3      	subs	r3, r2, r3
 801562e:	b29a      	uxth	r2, r3
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8015634:	6878      	ldr	r0, [r7, #4]
 8015636:	f7fc feb5 	bl	80123a4 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801563a:	4b4c      	ldr	r3, [pc, #304]	; (801576c <tcp_receive+0xb0c>)
 801563c:	685b      	ldr	r3, [r3, #4]
 801563e:	891b      	ldrh	r3, [r3, #8]
 8015640:	2b00      	cmp	r3, #0
 8015642:	d006      	beq.n	8015652 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8015644:	4b49      	ldr	r3, [pc, #292]	; (801576c <tcp_receive+0xb0c>)
 8015646:	685b      	ldr	r3, [r3, #4]
 8015648:	4a4d      	ldr	r2, [pc, #308]	; (8015780 <tcp_receive+0xb20>)
 801564a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801564c:	4b47      	ldr	r3, [pc, #284]	; (801576c <tcp_receive+0xb0c>)
 801564e:	2200      	movs	r2, #0
 8015650:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015652:	4b46      	ldr	r3, [pc, #280]	; (801576c <tcp_receive+0xb0c>)
 8015654:	68db      	ldr	r3, [r3, #12]
 8015656:	899b      	ldrh	r3, [r3, #12]
 8015658:	b29b      	uxth	r3, r3
 801565a:	4618      	mov	r0, r3
 801565c:	f7fa fc20 	bl	800fea0 <lwip_htons>
 8015660:	4603      	mov	r3, r0
 8015662:	b2db      	uxtb	r3, r3
 8015664:	f003 0301 	and.w	r3, r3, #1
 8015668:	2b00      	cmp	r3, #0
 801566a:	f000 80b8 	beq.w	80157de <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801566e:	4b45      	ldr	r3, [pc, #276]	; (8015784 <tcp_receive+0xb24>)
 8015670:	781b      	ldrb	r3, [r3, #0]
 8015672:	f043 0320 	orr.w	r3, r3, #32
 8015676:	b2da      	uxtb	r2, r3
 8015678:	4b42      	ldr	r3, [pc, #264]	; (8015784 <tcp_receive+0xb24>)
 801567a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801567c:	e0af      	b.n	80157de <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015682:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015688:	68db      	ldr	r3, [r3, #12]
 801568a:	685b      	ldr	r3, [r3, #4]
 801568c:	4a36      	ldr	r2, [pc, #216]	; (8015768 <tcp_receive+0xb08>)
 801568e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8015690:	68bb      	ldr	r3, [r7, #8]
 8015692:	891b      	ldrh	r3, [r3, #8]
 8015694:	461c      	mov	r4, r3
 8015696:	68bb      	ldr	r3, [r7, #8]
 8015698:	68db      	ldr	r3, [r3, #12]
 801569a:	899b      	ldrh	r3, [r3, #12]
 801569c:	b29b      	uxth	r3, r3
 801569e:	4618      	mov	r0, r3
 80156a0:	f7fa fbfe 	bl	800fea0 <lwip_htons>
 80156a4:	4603      	mov	r3, r0
 80156a6:	b2db      	uxtb	r3, r3
 80156a8:	f003 0303 	and.w	r3, r3, #3
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d001      	beq.n	80156b4 <tcp_receive+0xa54>
 80156b0:	2301      	movs	r3, #1
 80156b2:	e000      	b.n	80156b6 <tcp_receive+0xa56>
 80156b4:	2300      	movs	r3, #0
 80156b6:	191a      	adds	r2, r3, r4
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80156bc:	441a      	add	r2, r3
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80156c6:	461c      	mov	r4, r3
 80156c8:	68bb      	ldr	r3, [r7, #8]
 80156ca:	891b      	ldrh	r3, [r3, #8]
 80156cc:	461d      	mov	r5, r3
 80156ce:	68bb      	ldr	r3, [r7, #8]
 80156d0:	68db      	ldr	r3, [r3, #12]
 80156d2:	899b      	ldrh	r3, [r3, #12]
 80156d4:	b29b      	uxth	r3, r3
 80156d6:	4618      	mov	r0, r3
 80156d8:	f7fa fbe2 	bl	800fea0 <lwip_htons>
 80156dc:	4603      	mov	r3, r0
 80156de:	b2db      	uxtb	r3, r3
 80156e0:	f003 0303 	and.w	r3, r3, #3
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d001      	beq.n	80156ec <tcp_receive+0xa8c>
 80156e8:	2301      	movs	r3, #1
 80156ea:	e000      	b.n	80156ee <tcp_receive+0xa8e>
 80156ec:	2300      	movs	r3, #0
 80156ee:	442b      	add	r3, r5
 80156f0:	429c      	cmp	r4, r3
 80156f2:	d206      	bcs.n	8015702 <tcp_receive+0xaa2>
 80156f4:	4b1e      	ldr	r3, [pc, #120]	; (8015770 <tcp_receive+0xb10>)
 80156f6:	f240 622b 	movw	r2, #1579	; 0x62b
 80156fa:	4923      	ldr	r1, [pc, #140]	; (8015788 <tcp_receive+0xb28>)
 80156fc:	481e      	ldr	r0, [pc, #120]	; (8015778 <tcp_receive+0xb18>)
 80156fe:	f006 fadd 	bl	801bcbc <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8015702:	68bb      	ldr	r3, [r7, #8]
 8015704:	891b      	ldrh	r3, [r3, #8]
 8015706:	461c      	mov	r4, r3
 8015708:	68bb      	ldr	r3, [r7, #8]
 801570a:	68db      	ldr	r3, [r3, #12]
 801570c:	899b      	ldrh	r3, [r3, #12]
 801570e:	b29b      	uxth	r3, r3
 8015710:	4618      	mov	r0, r3
 8015712:	f7fa fbc5 	bl	800fea0 <lwip_htons>
 8015716:	4603      	mov	r3, r0
 8015718:	b2db      	uxtb	r3, r3
 801571a:	f003 0303 	and.w	r3, r3, #3
 801571e:	2b00      	cmp	r3, #0
 8015720:	d001      	beq.n	8015726 <tcp_receive+0xac6>
 8015722:	2301      	movs	r3, #1
 8015724:	e000      	b.n	8015728 <tcp_receive+0xac8>
 8015726:	2300      	movs	r3, #0
 8015728:	1919      	adds	r1, r3, r4
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801572e:	b28b      	uxth	r3, r1
 8015730:	1ad3      	subs	r3, r2, r3
 8015732:	b29a      	uxth	r2, r3
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8015738:	6878      	ldr	r0, [r7, #4]
 801573a:	f7fc fe33 	bl	80123a4 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801573e:	68bb      	ldr	r3, [r7, #8]
 8015740:	685b      	ldr	r3, [r3, #4]
 8015742:	891b      	ldrh	r3, [r3, #8]
 8015744:	2b00      	cmp	r3, #0
 8015746:	d028      	beq.n	801579a <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8015748:	4b0d      	ldr	r3, [pc, #52]	; (8015780 <tcp_receive+0xb20>)
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	2b00      	cmp	r3, #0
 801574e:	d01d      	beq.n	801578c <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8015750:	4b0b      	ldr	r3, [pc, #44]	; (8015780 <tcp_receive+0xb20>)
 8015752:	681a      	ldr	r2, [r3, #0]
 8015754:	68bb      	ldr	r3, [r7, #8]
 8015756:	685b      	ldr	r3, [r3, #4]
 8015758:	4619      	mov	r1, r3
 801575a:	4610      	mov	r0, r2
 801575c:	f7fc f84c 	bl	80117f8 <pbuf_cat>
 8015760:	e018      	b.n	8015794 <tcp_receive+0xb34>
 8015762:	bf00      	nop
 8015764:	2000481e 	.word	0x2000481e
 8015768:	20004814 	.word	0x20004814
 801576c:	200047f4 	.word	0x200047f4
 8015770:	08020390 	.word	0x08020390
 8015774:	08020770 	.word	0x08020770
 8015778:	080203dc 	.word	0x080203dc
 801577c:	080207ac 	.word	0x080207ac
 8015780:	20004824 	.word	0x20004824
 8015784:	20004821 	.word	0x20004821
 8015788:	080207cc 	.word	0x080207cc
            } else {
              recv_data = cseg->p;
 801578c:	68bb      	ldr	r3, [r7, #8]
 801578e:	685b      	ldr	r3, [r3, #4]
 8015790:	4a70      	ldr	r2, [pc, #448]	; (8015954 <tcp_receive+0xcf4>)
 8015792:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8015794:	68bb      	ldr	r3, [r7, #8]
 8015796:	2200      	movs	r2, #0
 8015798:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801579a:	68bb      	ldr	r3, [r7, #8]
 801579c:	68db      	ldr	r3, [r3, #12]
 801579e:	899b      	ldrh	r3, [r3, #12]
 80157a0:	b29b      	uxth	r3, r3
 80157a2:	4618      	mov	r0, r3
 80157a4:	f7fa fb7c 	bl	800fea0 <lwip_htons>
 80157a8:	4603      	mov	r3, r0
 80157aa:	b2db      	uxtb	r3, r3
 80157ac:	f003 0301 	and.w	r3, r3, #1
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d00d      	beq.n	80157d0 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80157b4:	4b68      	ldr	r3, [pc, #416]	; (8015958 <tcp_receive+0xcf8>)
 80157b6:	781b      	ldrb	r3, [r3, #0]
 80157b8:	f043 0320 	orr.w	r3, r3, #32
 80157bc:	b2da      	uxtb	r2, r3
 80157be:	4b66      	ldr	r3, [pc, #408]	; (8015958 <tcp_receive+0xcf8>)
 80157c0:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80157c2:	687b      	ldr	r3, [r7, #4]
 80157c4:	7d1b      	ldrb	r3, [r3, #20]
 80157c6:	2b04      	cmp	r3, #4
 80157c8:	d102      	bne.n	80157d0 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	2207      	movs	r2, #7
 80157ce:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80157d0:	68bb      	ldr	r3, [r7, #8]
 80157d2:	681a      	ldr	r2, [r3, #0]
 80157d4:	687b      	ldr	r3, [r7, #4]
 80157d6:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 80157d8:	68b8      	ldr	r0, [r7, #8]
 80157da:	f7fd fb08 	bl	8012dee <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d008      	beq.n	80157f8 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80157ea:	68db      	ldr	r3, [r3, #12]
 80157ec:	685a      	ldr	r2, [r3, #4]
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80157f2:	429a      	cmp	r2, r3
 80157f4:	f43f af43 	beq.w	801567e <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	8b5b      	ldrh	r3, [r3, #26]
 80157fc:	f003 0301 	and.w	r3, r3, #1
 8015800:	2b00      	cmp	r3, #0
 8015802:	d00e      	beq.n	8015822 <tcp_receive+0xbc2>
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	8b5b      	ldrh	r3, [r3, #26]
 8015808:	f023 0301 	bic.w	r3, r3, #1
 801580c:	b29a      	uxth	r2, r3
 801580e:	687b      	ldr	r3, [r7, #4]
 8015810:	835a      	strh	r2, [r3, #26]
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	8b5b      	ldrh	r3, [r3, #26]
 8015816:	f043 0302 	orr.w	r3, r3, #2
 801581a:	b29a      	uxth	r2, r3
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8015820:	e188      	b.n	8015b34 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	8b5b      	ldrh	r3, [r3, #26]
 8015826:	f043 0301 	orr.w	r3, r3, #1
 801582a:	b29a      	uxth	r2, r3
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8015830:	e180      	b.n	8015b34 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015836:	2b00      	cmp	r3, #0
 8015838:	d106      	bne.n	8015848 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801583a:	4848      	ldr	r0, [pc, #288]	; (801595c <tcp_receive+0xcfc>)
 801583c:	f7fd faf0 	bl	8012e20 <tcp_seg_copy>
 8015840:	4602      	mov	r2, r0
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	675a      	str	r2, [r3, #116]	; 0x74
 8015846:	e16d      	b.n	8015b24 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8015848:	2300      	movs	r3, #0
 801584a:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801584c:	687b      	ldr	r3, [r7, #4]
 801584e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015850:	63bb      	str	r3, [r7, #56]	; 0x38
 8015852:	e157      	b.n	8015b04 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8015854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015856:	68db      	ldr	r3, [r3, #12]
 8015858:	685a      	ldr	r2, [r3, #4]
 801585a:	4b41      	ldr	r3, [pc, #260]	; (8015960 <tcp_receive+0xd00>)
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	429a      	cmp	r2, r3
 8015860:	d11d      	bne.n	801589e <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8015862:	4b3e      	ldr	r3, [pc, #248]	; (801595c <tcp_receive+0xcfc>)
 8015864:	891a      	ldrh	r2, [r3, #8]
 8015866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015868:	891b      	ldrh	r3, [r3, #8]
 801586a:	429a      	cmp	r2, r3
 801586c:	f240 814f 	bls.w	8015b0e <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015870:	483a      	ldr	r0, [pc, #232]	; (801595c <tcp_receive+0xcfc>)
 8015872:	f7fd fad5 	bl	8012e20 <tcp_seg_copy>
 8015876:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8015878:	697b      	ldr	r3, [r7, #20]
 801587a:	2b00      	cmp	r3, #0
 801587c:	f000 8149 	beq.w	8015b12 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8015880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015882:	2b00      	cmp	r3, #0
 8015884:	d003      	beq.n	801588e <tcp_receive+0xc2e>
                    prev->next = cseg;
 8015886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015888:	697a      	ldr	r2, [r7, #20]
 801588a:	601a      	str	r2, [r3, #0]
 801588c:	e002      	b.n	8015894 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	697a      	ldr	r2, [r7, #20]
 8015892:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8015894:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015896:	6978      	ldr	r0, [r7, #20]
 8015898:	f7ff f8de 	bl	8014a58 <tcp_oos_insert_segment>
                }
                break;
 801589c:	e139      	b.n	8015b12 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801589e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	d117      	bne.n	80158d4 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80158a4:	4b2e      	ldr	r3, [pc, #184]	; (8015960 <tcp_receive+0xd00>)
 80158a6:	681a      	ldr	r2, [r3, #0]
 80158a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80158aa:	68db      	ldr	r3, [r3, #12]
 80158ac:	685b      	ldr	r3, [r3, #4]
 80158ae:	1ad3      	subs	r3, r2, r3
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	da57      	bge.n	8015964 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80158b4:	4829      	ldr	r0, [pc, #164]	; (801595c <tcp_receive+0xcfc>)
 80158b6:	f7fd fab3 	bl	8012e20 <tcp_seg_copy>
 80158ba:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80158bc:	69bb      	ldr	r3, [r7, #24]
 80158be:	2b00      	cmp	r3, #0
 80158c0:	f000 8129 	beq.w	8015b16 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	69ba      	ldr	r2, [r7, #24]
 80158c8:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 80158ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80158cc:	69b8      	ldr	r0, [r7, #24]
 80158ce:	f7ff f8c3 	bl	8014a58 <tcp_oos_insert_segment>
                  }
                  break;
 80158d2:	e120      	b.n	8015b16 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80158d4:	4b22      	ldr	r3, [pc, #136]	; (8015960 <tcp_receive+0xd00>)
 80158d6:	681a      	ldr	r2, [r3, #0]
 80158d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80158da:	68db      	ldr	r3, [r3, #12]
 80158dc:	685b      	ldr	r3, [r3, #4]
 80158de:	1ad3      	subs	r3, r2, r3
 80158e0:	3b01      	subs	r3, #1
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	db3e      	blt.n	8015964 <tcp_receive+0xd04>
 80158e6:	4b1e      	ldr	r3, [pc, #120]	; (8015960 <tcp_receive+0xd00>)
 80158e8:	681a      	ldr	r2, [r3, #0]
 80158ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80158ec:	68db      	ldr	r3, [r3, #12]
 80158ee:	685b      	ldr	r3, [r3, #4]
 80158f0:	1ad3      	subs	r3, r2, r3
 80158f2:	3301      	adds	r3, #1
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	dc35      	bgt.n	8015964 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80158f8:	4818      	ldr	r0, [pc, #96]	; (801595c <tcp_receive+0xcfc>)
 80158fa:	f7fd fa91 	bl	8012e20 <tcp_seg_copy>
 80158fe:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8015900:	69fb      	ldr	r3, [r7, #28]
 8015902:	2b00      	cmp	r3, #0
 8015904:	f000 8109 	beq.w	8015b1a <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8015908:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801590a:	68db      	ldr	r3, [r3, #12]
 801590c:	685b      	ldr	r3, [r3, #4]
 801590e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015910:	8912      	ldrh	r2, [r2, #8]
 8015912:	441a      	add	r2, r3
 8015914:	4b12      	ldr	r3, [pc, #72]	; (8015960 <tcp_receive+0xd00>)
 8015916:	681b      	ldr	r3, [r3, #0]
 8015918:	1ad3      	subs	r3, r2, r3
 801591a:	2b00      	cmp	r3, #0
 801591c:	dd12      	ble.n	8015944 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801591e:	4b10      	ldr	r3, [pc, #64]	; (8015960 <tcp_receive+0xd00>)
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	b29a      	uxth	r2, r3
 8015924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015926:	68db      	ldr	r3, [r3, #12]
 8015928:	685b      	ldr	r3, [r3, #4]
 801592a:	b29b      	uxth	r3, r3
 801592c:	1ad3      	subs	r3, r2, r3
 801592e:	b29a      	uxth	r2, r3
 8015930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015932:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8015934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015936:	685a      	ldr	r2, [r3, #4]
 8015938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801593a:	891b      	ldrh	r3, [r3, #8]
 801593c:	4619      	mov	r1, r3
 801593e:	4610      	mov	r0, r2
 8015940:	f7fb fcd4 	bl	80112ec <pbuf_realloc>
                    }
                    prev->next = cseg;
 8015944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015946:	69fa      	ldr	r2, [r7, #28]
 8015948:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801594a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801594c:	69f8      	ldr	r0, [r7, #28]
 801594e:	f7ff f883 	bl	8014a58 <tcp_oos_insert_segment>
                  }
                  break;
 8015952:	e0e2      	b.n	8015b1a <tcp_receive+0xeba>
 8015954:	20004824 	.word	0x20004824
 8015958:	20004821 	.word	0x20004821
 801595c:	200047f4 	.word	0x200047f4
 8015960:	20004814 	.word	0x20004814
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8015964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015966:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8015968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801596a:	681b      	ldr	r3, [r3, #0]
 801596c:	2b00      	cmp	r3, #0
 801596e:	f040 80c6 	bne.w	8015afe <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8015972:	4b80      	ldr	r3, [pc, #512]	; (8015b74 <tcp_receive+0xf14>)
 8015974:	681a      	ldr	r2, [r3, #0]
 8015976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015978:	68db      	ldr	r3, [r3, #12]
 801597a:	685b      	ldr	r3, [r3, #4]
 801597c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801597e:	2b00      	cmp	r3, #0
 8015980:	f340 80bd 	ble.w	8015afe <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8015984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015986:	68db      	ldr	r3, [r3, #12]
 8015988:	899b      	ldrh	r3, [r3, #12]
 801598a:	b29b      	uxth	r3, r3
 801598c:	4618      	mov	r0, r3
 801598e:	f7fa fa87 	bl	800fea0 <lwip_htons>
 8015992:	4603      	mov	r3, r0
 8015994:	b2db      	uxtb	r3, r3
 8015996:	f003 0301 	and.w	r3, r3, #1
 801599a:	2b00      	cmp	r3, #0
 801599c:	f040 80bf 	bne.w	8015b1e <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80159a0:	4875      	ldr	r0, [pc, #468]	; (8015b78 <tcp_receive+0xf18>)
 80159a2:	f7fd fa3d 	bl	8012e20 <tcp_seg_copy>
 80159a6:	4602      	mov	r2, r0
 80159a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159aa:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80159ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159ae:	681b      	ldr	r3, [r3, #0]
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	f000 80b6 	beq.w	8015b22 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80159b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159b8:	68db      	ldr	r3, [r3, #12]
 80159ba:	685b      	ldr	r3, [r3, #4]
 80159bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80159be:	8912      	ldrh	r2, [r2, #8]
 80159c0:	441a      	add	r2, r3
 80159c2:	4b6c      	ldr	r3, [pc, #432]	; (8015b74 <tcp_receive+0xf14>)
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	1ad3      	subs	r3, r2, r3
 80159c8:	2b00      	cmp	r3, #0
 80159ca:	dd12      	ble.n	80159f2 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80159cc:	4b69      	ldr	r3, [pc, #420]	; (8015b74 <tcp_receive+0xf14>)
 80159ce:	681b      	ldr	r3, [r3, #0]
 80159d0:	b29a      	uxth	r2, r3
 80159d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159d4:	68db      	ldr	r3, [r3, #12]
 80159d6:	685b      	ldr	r3, [r3, #4]
 80159d8:	b29b      	uxth	r3, r3
 80159da:	1ad3      	subs	r3, r2, r3
 80159dc:	b29a      	uxth	r2, r3
 80159de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159e0:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80159e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159e4:	685a      	ldr	r2, [r3, #4]
 80159e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159e8:	891b      	ldrh	r3, [r3, #8]
 80159ea:	4619      	mov	r1, r3
 80159ec:	4610      	mov	r0, r2
 80159ee:	f7fb fc7d 	bl	80112ec <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80159f2:	4b62      	ldr	r3, [pc, #392]	; (8015b7c <tcp_receive+0xf1c>)
 80159f4:	881b      	ldrh	r3, [r3, #0]
 80159f6:	461a      	mov	r2, r3
 80159f8:	4b5e      	ldr	r3, [pc, #376]	; (8015b74 <tcp_receive+0xf14>)
 80159fa:	681b      	ldr	r3, [r3, #0]
 80159fc:	441a      	add	r2, r3
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a02:	6879      	ldr	r1, [r7, #4]
 8015a04:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015a06:	440b      	add	r3, r1
 8015a08:	1ad3      	subs	r3, r2, r3
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	f340 8089 	ble.w	8015b22 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8015a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a12:	681b      	ldr	r3, [r3, #0]
 8015a14:	68db      	ldr	r3, [r3, #12]
 8015a16:	899b      	ldrh	r3, [r3, #12]
 8015a18:	b29b      	uxth	r3, r3
 8015a1a:	4618      	mov	r0, r3
 8015a1c:	f7fa fa40 	bl	800fea0 <lwip_htons>
 8015a20:	4603      	mov	r3, r0
 8015a22:	b2db      	uxtb	r3, r3
 8015a24:	f003 0301 	and.w	r3, r3, #1
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d022      	beq.n	8015a72 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8015a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a2e:	681b      	ldr	r3, [r3, #0]
 8015a30:	68db      	ldr	r3, [r3, #12]
 8015a32:	899b      	ldrh	r3, [r3, #12]
 8015a34:	b29b      	uxth	r3, r3
 8015a36:	b21b      	sxth	r3, r3
 8015a38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015a3c:	b21c      	sxth	r4, r3
 8015a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a40:	681b      	ldr	r3, [r3, #0]
 8015a42:	68db      	ldr	r3, [r3, #12]
 8015a44:	899b      	ldrh	r3, [r3, #12]
 8015a46:	b29b      	uxth	r3, r3
 8015a48:	4618      	mov	r0, r3
 8015a4a:	f7fa fa29 	bl	800fea0 <lwip_htons>
 8015a4e:	4603      	mov	r3, r0
 8015a50:	b2db      	uxtb	r3, r3
 8015a52:	b29b      	uxth	r3, r3
 8015a54:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8015a58:	b29b      	uxth	r3, r3
 8015a5a:	4618      	mov	r0, r3
 8015a5c:	f7fa fa20 	bl	800fea0 <lwip_htons>
 8015a60:	4603      	mov	r3, r0
 8015a62:	b21b      	sxth	r3, r3
 8015a64:	4323      	orrs	r3, r4
 8015a66:	b21a      	sxth	r2, r3
 8015a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	68db      	ldr	r3, [r3, #12]
 8015a6e:	b292      	uxth	r2, r2
 8015a70:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a76:	b29a      	uxth	r2, r3
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015a7c:	4413      	add	r3, r2
 8015a7e:	b299      	uxth	r1, r3
 8015a80:	4b3c      	ldr	r3, [pc, #240]	; (8015b74 <tcp_receive+0xf14>)
 8015a82:	681b      	ldr	r3, [r3, #0]
 8015a84:	b29a      	uxth	r2, r3
 8015a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a88:	681b      	ldr	r3, [r3, #0]
 8015a8a:	1a8a      	subs	r2, r1, r2
 8015a8c:	b292      	uxth	r2, r2
 8015a8e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8015a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a92:	681b      	ldr	r3, [r3, #0]
 8015a94:	685a      	ldr	r2, [r3, #4]
 8015a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a98:	681b      	ldr	r3, [r3, #0]
 8015a9a:	891b      	ldrh	r3, [r3, #8]
 8015a9c:	4619      	mov	r1, r3
 8015a9e:	4610      	mov	r0, r2
 8015aa0:	f7fb fc24 	bl	80112ec <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8015aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015aa6:	681b      	ldr	r3, [r3, #0]
 8015aa8:	891c      	ldrh	r4, [r3, #8]
 8015aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015aac:	681b      	ldr	r3, [r3, #0]
 8015aae:	68db      	ldr	r3, [r3, #12]
 8015ab0:	899b      	ldrh	r3, [r3, #12]
 8015ab2:	b29b      	uxth	r3, r3
 8015ab4:	4618      	mov	r0, r3
 8015ab6:	f7fa f9f3 	bl	800fea0 <lwip_htons>
 8015aba:	4603      	mov	r3, r0
 8015abc:	b2db      	uxtb	r3, r3
 8015abe:	f003 0303 	and.w	r3, r3, #3
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d001      	beq.n	8015aca <tcp_receive+0xe6a>
 8015ac6:	2301      	movs	r3, #1
 8015ac8:	e000      	b.n	8015acc <tcp_receive+0xe6c>
 8015aca:	2300      	movs	r3, #0
 8015acc:	4423      	add	r3, r4
 8015ace:	b29a      	uxth	r2, r3
 8015ad0:	4b2a      	ldr	r3, [pc, #168]	; (8015b7c <tcp_receive+0xf1c>)
 8015ad2:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015ad4:	4b29      	ldr	r3, [pc, #164]	; (8015b7c <tcp_receive+0xf1c>)
 8015ad6:	881b      	ldrh	r3, [r3, #0]
 8015ad8:	461a      	mov	r2, r3
 8015ada:	4b26      	ldr	r3, [pc, #152]	; (8015b74 <tcp_receive+0xf14>)
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	441a      	add	r2, r3
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ae4:	6879      	ldr	r1, [r7, #4]
 8015ae6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015ae8:	440b      	add	r3, r1
 8015aea:	429a      	cmp	r2, r3
 8015aec:	d019      	beq.n	8015b22 <tcp_receive+0xec2>
 8015aee:	4b24      	ldr	r3, [pc, #144]	; (8015b80 <tcp_receive+0xf20>)
 8015af0:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8015af4:	4923      	ldr	r1, [pc, #140]	; (8015b84 <tcp_receive+0xf24>)
 8015af6:	4824      	ldr	r0, [pc, #144]	; (8015b88 <tcp_receive+0xf28>)
 8015af8:	f006 f8e0 	bl	801bcbc <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8015afc:	e011      	b.n	8015b22 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	63bb      	str	r3, [r7, #56]	; 0x38
 8015b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	f47f aea4 	bne.w	8015854 <tcp_receive+0xbf4>
 8015b0c:	e00a      	b.n	8015b24 <tcp_receive+0xec4>
                break;
 8015b0e:	bf00      	nop
 8015b10:	e008      	b.n	8015b24 <tcp_receive+0xec4>
                break;
 8015b12:	bf00      	nop
 8015b14:	e006      	b.n	8015b24 <tcp_receive+0xec4>
                  break;
 8015b16:	bf00      	nop
 8015b18:	e004      	b.n	8015b24 <tcp_receive+0xec4>
                  break;
 8015b1a:	bf00      	nop
 8015b1c:	e002      	b.n	8015b24 <tcp_receive+0xec4>
                  break;
 8015b1e:	bf00      	nop
 8015b20:	e000      	b.n	8015b24 <tcp_receive+0xec4>
                break;
 8015b22:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8015b24:	6878      	ldr	r0, [r7, #4]
 8015b26:	f001 fe8b 	bl	8017840 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8015b2a:	e003      	b.n	8015b34 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8015b2c:	6878      	ldr	r0, [r7, #4]
 8015b2e:	f001 fe87 	bl	8017840 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015b32:	e01a      	b.n	8015b6a <tcp_receive+0xf0a>
 8015b34:	e019      	b.n	8015b6a <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8015b36:	4b0f      	ldr	r3, [pc, #60]	; (8015b74 <tcp_receive+0xf14>)
 8015b38:	681a      	ldr	r2, [r3, #0]
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015b3e:	1ad3      	subs	r3, r2, r3
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	db0a      	blt.n	8015b5a <tcp_receive+0xefa>
 8015b44:	4b0b      	ldr	r3, [pc, #44]	; (8015b74 <tcp_receive+0xf14>)
 8015b46:	681a      	ldr	r2, [r3, #0]
 8015b48:	687b      	ldr	r3, [r7, #4]
 8015b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015b4c:	6879      	ldr	r1, [r7, #4]
 8015b4e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015b50:	440b      	add	r3, r1
 8015b52:	1ad3      	subs	r3, r2, r3
 8015b54:	3301      	adds	r3, #1
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	dd07      	ble.n	8015b6a <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	8b5b      	ldrh	r3, [r3, #26]
 8015b5e:	f043 0302 	orr.w	r3, r3, #2
 8015b62:	b29a      	uxth	r2, r3
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8015b68:	e7ff      	b.n	8015b6a <tcp_receive+0xf0a>
 8015b6a:	bf00      	nop
 8015b6c:	3750      	adds	r7, #80	; 0x50
 8015b6e:	46bd      	mov	sp, r7
 8015b70:	bdb0      	pop	{r4, r5, r7, pc}
 8015b72:	bf00      	nop
 8015b74:	20004814 	.word	0x20004814
 8015b78:	200047f4 	.word	0x200047f4
 8015b7c:	2000481e 	.word	0x2000481e
 8015b80:	08020390 	.word	0x08020390
 8015b84:	08020738 	.word	0x08020738
 8015b88:	080203dc 	.word	0x080203dc

08015b8c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8015b8c:	b480      	push	{r7}
 8015b8e:	b083      	sub	sp, #12
 8015b90:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8015b92:	4b15      	ldr	r3, [pc, #84]	; (8015be8 <tcp_get_next_optbyte+0x5c>)
 8015b94:	881b      	ldrh	r3, [r3, #0]
 8015b96:	1c5a      	adds	r2, r3, #1
 8015b98:	b291      	uxth	r1, r2
 8015b9a:	4a13      	ldr	r2, [pc, #76]	; (8015be8 <tcp_get_next_optbyte+0x5c>)
 8015b9c:	8011      	strh	r1, [r2, #0]
 8015b9e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8015ba0:	4b12      	ldr	r3, [pc, #72]	; (8015bec <tcp_get_next_optbyte+0x60>)
 8015ba2:	681b      	ldr	r3, [r3, #0]
 8015ba4:	2b00      	cmp	r3, #0
 8015ba6:	d004      	beq.n	8015bb2 <tcp_get_next_optbyte+0x26>
 8015ba8:	4b11      	ldr	r3, [pc, #68]	; (8015bf0 <tcp_get_next_optbyte+0x64>)
 8015baa:	881b      	ldrh	r3, [r3, #0]
 8015bac:	88fa      	ldrh	r2, [r7, #6]
 8015bae:	429a      	cmp	r2, r3
 8015bb0:	d208      	bcs.n	8015bc4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8015bb2:	4b10      	ldr	r3, [pc, #64]	; (8015bf4 <tcp_get_next_optbyte+0x68>)
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	3314      	adds	r3, #20
 8015bb8:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8015bba:	88fb      	ldrh	r3, [r7, #6]
 8015bbc:	683a      	ldr	r2, [r7, #0]
 8015bbe:	4413      	add	r3, r2
 8015bc0:	781b      	ldrb	r3, [r3, #0]
 8015bc2:	e00b      	b.n	8015bdc <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8015bc4:	88fb      	ldrh	r3, [r7, #6]
 8015bc6:	b2da      	uxtb	r2, r3
 8015bc8:	4b09      	ldr	r3, [pc, #36]	; (8015bf0 <tcp_get_next_optbyte+0x64>)
 8015bca:	881b      	ldrh	r3, [r3, #0]
 8015bcc:	b2db      	uxtb	r3, r3
 8015bce:	1ad3      	subs	r3, r2, r3
 8015bd0:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8015bd2:	4b06      	ldr	r3, [pc, #24]	; (8015bec <tcp_get_next_optbyte+0x60>)
 8015bd4:	681a      	ldr	r2, [r3, #0]
 8015bd6:	797b      	ldrb	r3, [r7, #5]
 8015bd8:	4413      	add	r3, r2
 8015bda:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015bdc:	4618      	mov	r0, r3
 8015bde:	370c      	adds	r7, #12
 8015be0:	46bd      	mov	sp, r7
 8015be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015be6:	4770      	bx	lr
 8015be8:	20004810 	.word	0x20004810
 8015bec:	2000480c 	.word	0x2000480c
 8015bf0:	2000480a 	.word	0x2000480a
 8015bf4:	20004804 	.word	0x20004804

08015bf8 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8015bf8:	b580      	push	{r7, lr}
 8015bfa:	b084      	sub	sp, #16
 8015bfc:	af00      	add	r7, sp, #0
 8015bfe:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d106      	bne.n	8015c14 <tcp_parseopt+0x1c>
 8015c06:	4b32      	ldr	r3, [pc, #200]	; (8015cd0 <tcp_parseopt+0xd8>)
 8015c08:	f240 727d 	movw	r2, #1917	; 0x77d
 8015c0c:	4931      	ldr	r1, [pc, #196]	; (8015cd4 <tcp_parseopt+0xdc>)
 8015c0e:	4832      	ldr	r0, [pc, #200]	; (8015cd8 <tcp_parseopt+0xe0>)
 8015c10:	f006 f854 	bl	801bcbc <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8015c14:	4b31      	ldr	r3, [pc, #196]	; (8015cdc <tcp_parseopt+0xe4>)
 8015c16:	881b      	ldrh	r3, [r3, #0]
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d055      	beq.n	8015cc8 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015c1c:	4b30      	ldr	r3, [pc, #192]	; (8015ce0 <tcp_parseopt+0xe8>)
 8015c1e:	2200      	movs	r2, #0
 8015c20:	801a      	strh	r2, [r3, #0]
 8015c22:	e045      	b.n	8015cb0 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8015c24:	f7ff ffb2 	bl	8015b8c <tcp_get_next_optbyte>
 8015c28:	4603      	mov	r3, r0
 8015c2a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8015c2c:	7bfb      	ldrb	r3, [r7, #15]
 8015c2e:	2b02      	cmp	r3, #2
 8015c30:	d006      	beq.n	8015c40 <tcp_parseopt+0x48>
 8015c32:	2b02      	cmp	r3, #2
 8015c34:	dc2b      	bgt.n	8015c8e <tcp_parseopt+0x96>
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d041      	beq.n	8015cbe <tcp_parseopt+0xc6>
 8015c3a:	2b01      	cmp	r3, #1
 8015c3c:	d127      	bne.n	8015c8e <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8015c3e:	e037      	b.n	8015cb0 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8015c40:	f7ff ffa4 	bl	8015b8c <tcp_get_next_optbyte>
 8015c44:	4603      	mov	r3, r0
 8015c46:	2b04      	cmp	r3, #4
 8015c48:	d13b      	bne.n	8015cc2 <tcp_parseopt+0xca>
 8015c4a:	4b25      	ldr	r3, [pc, #148]	; (8015ce0 <tcp_parseopt+0xe8>)
 8015c4c:	881b      	ldrh	r3, [r3, #0]
 8015c4e:	3301      	adds	r3, #1
 8015c50:	4a22      	ldr	r2, [pc, #136]	; (8015cdc <tcp_parseopt+0xe4>)
 8015c52:	8812      	ldrh	r2, [r2, #0]
 8015c54:	4293      	cmp	r3, r2
 8015c56:	da34      	bge.n	8015cc2 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8015c58:	f7ff ff98 	bl	8015b8c <tcp_get_next_optbyte>
 8015c5c:	4603      	mov	r3, r0
 8015c5e:	b29b      	uxth	r3, r3
 8015c60:	021b      	lsls	r3, r3, #8
 8015c62:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8015c64:	f7ff ff92 	bl	8015b8c <tcp_get_next_optbyte>
 8015c68:	4603      	mov	r3, r0
 8015c6a:	b29a      	uxth	r2, r3
 8015c6c:	89bb      	ldrh	r3, [r7, #12]
 8015c6e:	4313      	orrs	r3, r2
 8015c70:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8015c72:	89bb      	ldrh	r3, [r7, #12]
 8015c74:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8015c78:	d804      	bhi.n	8015c84 <tcp_parseopt+0x8c>
 8015c7a:	89bb      	ldrh	r3, [r7, #12]
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d001      	beq.n	8015c84 <tcp_parseopt+0x8c>
 8015c80:	89ba      	ldrh	r2, [r7, #12]
 8015c82:	e001      	b.n	8015c88 <tcp_parseopt+0x90>
 8015c84:	f44f 7206 	mov.w	r2, #536	; 0x218
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8015c8c:	e010      	b.n	8015cb0 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8015c8e:	f7ff ff7d 	bl	8015b8c <tcp_get_next_optbyte>
 8015c92:	4603      	mov	r3, r0
 8015c94:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8015c96:	7afb      	ldrb	r3, [r7, #11]
 8015c98:	2b01      	cmp	r3, #1
 8015c9a:	d914      	bls.n	8015cc6 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8015c9c:	7afb      	ldrb	r3, [r7, #11]
 8015c9e:	b29a      	uxth	r2, r3
 8015ca0:	4b0f      	ldr	r3, [pc, #60]	; (8015ce0 <tcp_parseopt+0xe8>)
 8015ca2:	881b      	ldrh	r3, [r3, #0]
 8015ca4:	4413      	add	r3, r2
 8015ca6:	b29b      	uxth	r3, r3
 8015ca8:	3b02      	subs	r3, #2
 8015caa:	b29a      	uxth	r2, r3
 8015cac:	4b0c      	ldr	r3, [pc, #48]	; (8015ce0 <tcp_parseopt+0xe8>)
 8015cae:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015cb0:	4b0b      	ldr	r3, [pc, #44]	; (8015ce0 <tcp_parseopt+0xe8>)
 8015cb2:	881a      	ldrh	r2, [r3, #0]
 8015cb4:	4b09      	ldr	r3, [pc, #36]	; (8015cdc <tcp_parseopt+0xe4>)
 8015cb6:	881b      	ldrh	r3, [r3, #0]
 8015cb8:	429a      	cmp	r2, r3
 8015cba:	d3b3      	bcc.n	8015c24 <tcp_parseopt+0x2c>
 8015cbc:	e004      	b.n	8015cc8 <tcp_parseopt+0xd0>
          return;
 8015cbe:	bf00      	nop
 8015cc0:	e002      	b.n	8015cc8 <tcp_parseopt+0xd0>
            return;
 8015cc2:	bf00      	nop
 8015cc4:	e000      	b.n	8015cc8 <tcp_parseopt+0xd0>
            return;
 8015cc6:	bf00      	nop
      }
    }
  }
}
 8015cc8:	3710      	adds	r7, #16
 8015cca:	46bd      	mov	sp, r7
 8015ccc:	bd80      	pop	{r7, pc}
 8015cce:	bf00      	nop
 8015cd0:	08020390 	.word	0x08020390
 8015cd4:	080207f4 	.word	0x080207f4
 8015cd8:	080203dc 	.word	0x080203dc
 8015cdc:	20004808 	.word	0x20004808
 8015ce0:	20004810 	.word	0x20004810

08015ce4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8015ce4:	b480      	push	{r7}
 8015ce6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015ce8:	4b05      	ldr	r3, [pc, #20]	; (8015d00 <tcp_trigger_input_pcb_close+0x1c>)
 8015cea:	781b      	ldrb	r3, [r3, #0]
 8015cec:	f043 0310 	orr.w	r3, r3, #16
 8015cf0:	b2da      	uxtb	r2, r3
 8015cf2:	4b03      	ldr	r3, [pc, #12]	; (8015d00 <tcp_trigger_input_pcb_close+0x1c>)
 8015cf4:	701a      	strb	r2, [r3, #0]
}
 8015cf6:	bf00      	nop
 8015cf8:	46bd      	mov	sp, r7
 8015cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cfe:	4770      	bx	lr
 8015d00:	20004821 	.word	0x20004821

08015d04 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8015d04:	b580      	push	{r7, lr}
 8015d06:	b084      	sub	sp, #16
 8015d08:	af00      	add	r7, sp, #0
 8015d0a:	60f8      	str	r0, [r7, #12]
 8015d0c:	60b9      	str	r1, [r7, #8]
 8015d0e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8015d10:	68fb      	ldr	r3, [r7, #12]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d00a      	beq.n	8015d2c <tcp_route+0x28>
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	7a1b      	ldrb	r3, [r3, #8]
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d006      	beq.n	8015d2c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8015d1e:	68fb      	ldr	r3, [r7, #12]
 8015d20:	7a1b      	ldrb	r3, [r3, #8]
 8015d22:	4618      	mov	r0, r3
 8015d24:	f7fb f8da 	bl	8010edc <netif_get_by_index>
 8015d28:	4603      	mov	r3, r0
 8015d2a:	e003      	b.n	8015d34 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8015d2c:	6878      	ldr	r0, [r7, #4]
 8015d2e:	f003 fe35 	bl	801999c <ip4_route>
 8015d32:	4603      	mov	r3, r0
  }
}
 8015d34:	4618      	mov	r0, r3
 8015d36:	3710      	adds	r7, #16
 8015d38:	46bd      	mov	sp, r7
 8015d3a:	bd80      	pop	{r7, pc}

08015d3c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8015d3c:	b590      	push	{r4, r7, lr}
 8015d3e:	b087      	sub	sp, #28
 8015d40:	af00      	add	r7, sp, #0
 8015d42:	60f8      	str	r0, [r7, #12]
 8015d44:	60b9      	str	r1, [r7, #8]
 8015d46:	603b      	str	r3, [r7, #0]
 8015d48:	4613      	mov	r3, r2
 8015d4a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8015d4c:	68fb      	ldr	r3, [r7, #12]
 8015d4e:	2b00      	cmp	r3, #0
 8015d50:	d105      	bne.n	8015d5e <tcp_create_segment+0x22>
 8015d52:	4b44      	ldr	r3, [pc, #272]	; (8015e64 <tcp_create_segment+0x128>)
 8015d54:	22a3      	movs	r2, #163	; 0xa3
 8015d56:	4944      	ldr	r1, [pc, #272]	; (8015e68 <tcp_create_segment+0x12c>)
 8015d58:	4844      	ldr	r0, [pc, #272]	; (8015e6c <tcp_create_segment+0x130>)
 8015d5a:	f005 ffaf 	bl	801bcbc <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8015d5e:	68bb      	ldr	r3, [r7, #8]
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d105      	bne.n	8015d70 <tcp_create_segment+0x34>
 8015d64:	4b3f      	ldr	r3, [pc, #252]	; (8015e64 <tcp_create_segment+0x128>)
 8015d66:	22a4      	movs	r2, #164	; 0xa4
 8015d68:	4941      	ldr	r1, [pc, #260]	; (8015e70 <tcp_create_segment+0x134>)
 8015d6a:	4840      	ldr	r0, [pc, #256]	; (8015e6c <tcp_create_segment+0x130>)
 8015d6c:	f005 ffa6 	bl	801bcbc <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015d70:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015d74:	009b      	lsls	r3, r3, #2
 8015d76:	b2db      	uxtb	r3, r3
 8015d78:	f003 0304 	and.w	r3, r3, #4
 8015d7c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8015d7e:	2003      	movs	r0, #3
 8015d80:	f7fa fd44 	bl	801080c <memp_malloc>
 8015d84:	6138      	str	r0, [r7, #16]
 8015d86:	693b      	ldr	r3, [r7, #16]
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	d104      	bne.n	8015d96 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8015d8c:	68b8      	ldr	r0, [r7, #8]
 8015d8e:	f7fb fc65 	bl	801165c <pbuf_free>
    return NULL;
 8015d92:	2300      	movs	r3, #0
 8015d94:	e061      	b.n	8015e5a <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8015d96:	693b      	ldr	r3, [r7, #16]
 8015d98:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8015d9c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8015d9e:	693b      	ldr	r3, [r7, #16]
 8015da0:	2200      	movs	r2, #0
 8015da2:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8015da4:	693b      	ldr	r3, [r7, #16]
 8015da6:	68ba      	ldr	r2, [r7, #8]
 8015da8:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8015daa:	68bb      	ldr	r3, [r7, #8]
 8015dac:	891a      	ldrh	r2, [r3, #8]
 8015dae:	7dfb      	ldrb	r3, [r7, #23]
 8015db0:	b29b      	uxth	r3, r3
 8015db2:	429a      	cmp	r2, r3
 8015db4:	d205      	bcs.n	8015dc2 <tcp_create_segment+0x86>
 8015db6:	4b2b      	ldr	r3, [pc, #172]	; (8015e64 <tcp_create_segment+0x128>)
 8015db8:	22b0      	movs	r2, #176	; 0xb0
 8015dba:	492e      	ldr	r1, [pc, #184]	; (8015e74 <tcp_create_segment+0x138>)
 8015dbc:	482b      	ldr	r0, [pc, #172]	; (8015e6c <tcp_create_segment+0x130>)
 8015dbe:	f005 ff7d 	bl	801bcbc <iprintf>
  seg->len = p->tot_len - optlen;
 8015dc2:	68bb      	ldr	r3, [r7, #8]
 8015dc4:	891a      	ldrh	r2, [r3, #8]
 8015dc6:	7dfb      	ldrb	r3, [r7, #23]
 8015dc8:	b29b      	uxth	r3, r3
 8015dca:	1ad3      	subs	r3, r2, r3
 8015dcc:	b29a      	uxth	r2, r3
 8015dce:	693b      	ldr	r3, [r7, #16]
 8015dd0:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8015dd2:	2114      	movs	r1, #20
 8015dd4:	68b8      	ldr	r0, [r7, #8]
 8015dd6:	f7fb fb79 	bl	80114cc <pbuf_add_header>
 8015dda:	4603      	mov	r3, r0
 8015ddc:	2b00      	cmp	r3, #0
 8015dde:	d004      	beq.n	8015dea <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8015de0:	6938      	ldr	r0, [r7, #16]
 8015de2:	f7fd f804 	bl	8012dee <tcp_seg_free>
    return NULL;
 8015de6:	2300      	movs	r3, #0
 8015de8:	e037      	b.n	8015e5a <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015dea:	693b      	ldr	r3, [r7, #16]
 8015dec:	685b      	ldr	r3, [r3, #4]
 8015dee:	685a      	ldr	r2, [r3, #4]
 8015df0:	693b      	ldr	r3, [r7, #16]
 8015df2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8015df4:	68fb      	ldr	r3, [r7, #12]
 8015df6:	8ada      	ldrh	r2, [r3, #22]
 8015df8:	693b      	ldr	r3, [r7, #16]
 8015dfa:	68dc      	ldr	r4, [r3, #12]
 8015dfc:	4610      	mov	r0, r2
 8015dfe:	f7fa f84f 	bl	800fea0 <lwip_htons>
 8015e02:	4603      	mov	r3, r0
 8015e04:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8015e06:	68fb      	ldr	r3, [r7, #12]
 8015e08:	8b1a      	ldrh	r2, [r3, #24]
 8015e0a:	693b      	ldr	r3, [r7, #16]
 8015e0c:	68dc      	ldr	r4, [r3, #12]
 8015e0e:	4610      	mov	r0, r2
 8015e10:	f7fa f846 	bl	800fea0 <lwip_htons>
 8015e14:	4603      	mov	r3, r0
 8015e16:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015e18:	693b      	ldr	r3, [r7, #16]
 8015e1a:	68dc      	ldr	r4, [r3, #12]
 8015e1c:	6838      	ldr	r0, [r7, #0]
 8015e1e:	f7fa f854 	bl	800feca <lwip_htonl>
 8015e22:	4603      	mov	r3, r0
 8015e24:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8015e26:	7dfb      	ldrb	r3, [r7, #23]
 8015e28:	089b      	lsrs	r3, r3, #2
 8015e2a:	b2db      	uxtb	r3, r3
 8015e2c:	b29b      	uxth	r3, r3
 8015e2e:	3305      	adds	r3, #5
 8015e30:	b29b      	uxth	r3, r3
 8015e32:	031b      	lsls	r3, r3, #12
 8015e34:	b29a      	uxth	r2, r3
 8015e36:	79fb      	ldrb	r3, [r7, #7]
 8015e38:	b29b      	uxth	r3, r3
 8015e3a:	4313      	orrs	r3, r2
 8015e3c:	b29a      	uxth	r2, r3
 8015e3e:	693b      	ldr	r3, [r7, #16]
 8015e40:	68dc      	ldr	r4, [r3, #12]
 8015e42:	4610      	mov	r0, r2
 8015e44:	f7fa f82c 	bl	800fea0 <lwip_htons>
 8015e48:	4603      	mov	r3, r0
 8015e4a:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015e4c:	693b      	ldr	r3, [r7, #16]
 8015e4e:	68db      	ldr	r3, [r3, #12]
 8015e50:	2200      	movs	r2, #0
 8015e52:	749a      	strb	r2, [r3, #18]
 8015e54:	2200      	movs	r2, #0
 8015e56:	74da      	strb	r2, [r3, #19]
  return seg;
 8015e58:	693b      	ldr	r3, [r7, #16]
}
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	371c      	adds	r7, #28
 8015e5e:	46bd      	mov	sp, r7
 8015e60:	bd90      	pop	{r4, r7, pc}
 8015e62:	bf00      	nop
 8015e64:	08020810 	.word	0x08020810
 8015e68:	08020844 	.word	0x08020844
 8015e6c:	08020864 	.word	0x08020864
 8015e70:	0802088c 	.word	0x0802088c
 8015e74:	080208b0 	.word	0x080208b0

08015e78 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8015e78:	b580      	push	{r7, lr}
 8015e7a:	b086      	sub	sp, #24
 8015e7c:	af00      	add	r7, sp, #0
 8015e7e:	607b      	str	r3, [r7, #4]
 8015e80:	4603      	mov	r3, r0
 8015e82:	73fb      	strb	r3, [r7, #15]
 8015e84:	460b      	mov	r3, r1
 8015e86:	81bb      	strh	r3, [r7, #12]
 8015e88:	4613      	mov	r3, r2
 8015e8a:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8015e8c:	89bb      	ldrh	r3, [r7, #12]
 8015e8e:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d105      	bne.n	8015ea2 <tcp_pbuf_prealloc+0x2a>
 8015e96:	4b30      	ldr	r3, [pc, #192]	; (8015f58 <tcp_pbuf_prealloc+0xe0>)
 8015e98:	22e8      	movs	r2, #232	; 0xe8
 8015e9a:	4930      	ldr	r1, [pc, #192]	; (8015f5c <tcp_pbuf_prealloc+0xe4>)
 8015e9c:	4830      	ldr	r0, [pc, #192]	; (8015f60 <tcp_pbuf_prealloc+0xe8>)
 8015e9e:	f005 ff0d 	bl	801bcbc <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8015ea2:	6a3b      	ldr	r3, [r7, #32]
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d105      	bne.n	8015eb4 <tcp_pbuf_prealloc+0x3c>
 8015ea8:	4b2b      	ldr	r3, [pc, #172]	; (8015f58 <tcp_pbuf_prealloc+0xe0>)
 8015eaa:	22e9      	movs	r2, #233	; 0xe9
 8015eac:	492d      	ldr	r1, [pc, #180]	; (8015f64 <tcp_pbuf_prealloc+0xec>)
 8015eae:	482c      	ldr	r0, [pc, #176]	; (8015f60 <tcp_pbuf_prealloc+0xe8>)
 8015eb0:	f005 ff04 	bl	801bcbc <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8015eb4:	89ba      	ldrh	r2, [r7, #12]
 8015eb6:	897b      	ldrh	r3, [r7, #10]
 8015eb8:	429a      	cmp	r2, r3
 8015eba:	d221      	bcs.n	8015f00 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015ebc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015ec0:	f003 0302 	and.w	r3, r3, #2
 8015ec4:	2b00      	cmp	r3, #0
 8015ec6:	d111      	bne.n	8015eec <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8015ec8:	6a3b      	ldr	r3, [r7, #32]
 8015eca:	8b5b      	ldrh	r3, [r3, #26]
 8015ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d115      	bne.n	8015f00 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8015ed4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	d007      	beq.n	8015eec <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8015edc:	6a3b      	ldr	r3, [r7, #32]
 8015ede:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8015ee0:	2b00      	cmp	r3, #0
 8015ee2:	d103      	bne.n	8015eec <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8015ee4:	6a3b      	ldr	r3, [r7, #32]
 8015ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	d009      	beq.n	8015f00 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8015eec:	89bb      	ldrh	r3, [r7, #12]
 8015eee:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8015ef2:	f023 0203 	bic.w	r2, r3, #3
 8015ef6:	897b      	ldrh	r3, [r7, #10]
 8015ef8:	4293      	cmp	r3, r2
 8015efa:	bf28      	it	cs
 8015efc:	4613      	movcs	r3, r2
 8015efe:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8015f00:	8af9      	ldrh	r1, [r7, #22]
 8015f02:	7bfb      	ldrb	r3, [r7, #15]
 8015f04:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015f08:	4618      	mov	r0, r3
 8015f0a:	f7fb f891 	bl	8011030 <pbuf_alloc>
 8015f0e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015f10:	693b      	ldr	r3, [r7, #16]
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d101      	bne.n	8015f1a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8015f16:	2300      	movs	r3, #0
 8015f18:	e019      	b.n	8015f4e <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8015f1a:	693b      	ldr	r3, [r7, #16]
 8015f1c:	681b      	ldr	r3, [r3, #0]
 8015f1e:	2b00      	cmp	r3, #0
 8015f20:	d006      	beq.n	8015f30 <tcp_pbuf_prealloc+0xb8>
 8015f22:	4b0d      	ldr	r3, [pc, #52]	; (8015f58 <tcp_pbuf_prealloc+0xe0>)
 8015f24:	f240 120b 	movw	r2, #267	; 0x10b
 8015f28:	490f      	ldr	r1, [pc, #60]	; (8015f68 <tcp_pbuf_prealloc+0xf0>)
 8015f2a:	480d      	ldr	r0, [pc, #52]	; (8015f60 <tcp_pbuf_prealloc+0xe8>)
 8015f2c:	f005 fec6 	bl	801bcbc <iprintf>
  *oversize = p->len - length;
 8015f30:	693b      	ldr	r3, [r7, #16]
 8015f32:	895a      	ldrh	r2, [r3, #10]
 8015f34:	89bb      	ldrh	r3, [r7, #12]
 8015f36:	1ad3      	subs	r3, r2, r3
 8015f38:	b29a      	uxth	r2, r3
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8015f3e:	693b      	ldr	r3, [r7, #16]
 8015f40:	89ba      	ldrh	r2, [r7, #12]
 8015f42:	811a      	strh	r2, [r3, #8]
 8015f44:	693b      	ldr	r3, [r7, #16]
 8015f46:	891a      	ldrh	r2, [r3, #8]
 8015f48:	693b      	ldr	r3, [r7, #16]
 8015f4a:	815a      	strh	r2, [r3, #10]
  return p;
 8015f4c:	693b      	ldr	r3, [r7, #16]
}
 8015f4e:	4618      	mov	r0, r3
 8015f50:	3718      	adds	r7, #24
 8015f52:	46bd      	mov	sp, r7
 8015f54:	bd80      	pop	{r7, pc}
 8015f56:	bf00      	nop
 8015f58:	08020810 	.word	0x08020810
 8015f5c:	080208c8 	.word	0x080208c8
 8015f60:	08020864 	.word	0x08020864
 8015f64:	080208ec 	.word	0x080208ec
 8015f68:	0802090c 	.word	0x0802090c

08015f6c <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8015f6c:	b580      	push	{r7, lr}
 8015f6e:	b082      	sub	sp, #8
 8015f70:	af00      	add	r7, sp, #0
 8015f72:	6078      	str	r0, [r7, #4]
 8015f74:	460b      	mov	r3, r1
 8015f76:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d106      	bne.n	8015f8c <tcp_write_checks+0x20>
 8015f7e:	4b33      	ldr	r3, [pc, #204]	; (801604c <tcp_write_checks+0xe0>)
 8015f80:	f240 1233 	movw	r2, #307	; 0x133
 8015f84:	4932      	ldr	r1, [pc, #200]	; (8016050 <tcp_write_checks+0xe4>)
 8015f86:	4833      	ldr	r0, [pc, #204]	; (8016054 <tcp_write_checks+0xe8>)
 8015f88:	f005 fe98 	bl	801bcbc <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	7d1b      	ldrb	r3, [r3, #20]
 8015f90:	2b04      	cmp	r3, #4
 8015f92:	d00e      	beq.n	8015fb2 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8015f98:	2b07      	cmp	r3, #7
 8015f9a:	d00a      	beq.n	8015fb2 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8015f9c:	687b      	ldr	r3, [r7, #4]
 8015f9e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8015fa0:	2b02      	cmp	r3, #2
 8015fa2:	d006      	beq.n	8015fb2 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8015fa8:	2b03      	cmp	r3, #3
 8015faa:	d002      	beq.n	8015fb2 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8015fac:	f06f 030a 	mvn.w	r3, #10
 8015fb0:	e048      	b.n	8016044 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8015fb2:	887b      	ldrh	r3, [r7, #2]
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d101      	bne.n	8015fbc <tcp_write_checks+0x50>
    return ERR_OK;
 8015fb8:	2300      	movs	r3, #0
 8015fba:	e043      	b.n	8016044 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8015fbc:	687b      	ldr	r3, [r7, #4]
 8015fbe:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8015fc2:	887a      	ldrh	r2, [r7, #2]
 8015fc4:	429a      	cmp	r2, r3
 8015fc6:	d909      	bls.n	8015fdc <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	8b5b      	ldrh	r3, [r3, #26]
 8015fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015fd0:	b29a      	uxth	r2, r3
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8015fda:	e033      	b.n	8016044 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8015fdc:	687b      	ldr	r3, [r7, #4]
 8015fde:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015fe2:	2b08      	cmp	r3, #8
 8015fe4:	d909      	bls.n	8015ffa <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	8b5b      	ldrh	r3, [r3, #26]
 8015fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015fee:	b29a      	uxth	r2, r3
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8015ff8:	e024      	b.n	8016044 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8015ffa:	687b      	ldr	r3, [r7, #4]
 8015ffc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016000:	2b00      	cmp	r3, #0
 8016002:	d00f      	beq.n	8016024 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8016004:	687b      	ldr	r3, [r7, #4]
 8016006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016008:	2b00      	cmp	r3, #0
 801600a:	d11a      	bne.n	8016042 <tcp_write_checks+0xd6>
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016010:	2b00      	cmp	r3, #0
 8016012:	d116      	bne.n	8016042 <tcp_write_checks+0xd6>
 8016014:	4b0d      	ldr	r3, [pc, #52]	; (801604c <tcp_write_checks+0xe0>)
 8016016:	f240 1255 	movw	r2, #341	; 0x155
 801601a:	490f      	ldr	r1, [pc, #60]	; (8016058 <tcp_write_checks+0xec>)
 801601c:	480d      	ldr	r0, [pc, #52]	; (8016054 <tcp_write_checks+0xe8>)
 801601e:	f005 fe4d 	bl	801bcbc <iprintf>
 8016022:	e00e      	b.n	8016042 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016028:	2b00      	cmp	r3, #0
 801602a:	d103      	bne.n	8016034 <tcp_write_checks+0xc8>
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016030:	2b00      	cmp	r3, #0
 8016032:	d006      	beq.n	8016042 <tcp_write_checks+0xd6>
 8016034:	4b05      	ldr	r3, [pc, #20]	; (801604c <tcp_write_checks+0xe0>)
 8016036:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801603a:	4908      	ldr	r1, [pc, #32]	; (801605c <tcp_write_checks+0xf0>)
 801603c:	4805      	ldr	r0, [pc, #20]	; (8016054 <tcp_write_checks+0xe8>)
 801603e:	f005 fe3d 	bl	801bcbc <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8016042:	2300      	movs	r3, #0
}
 8016044:	4618      	mov	r0, r3
 8016046:	3708      	adds	r7, #8
 8016048:	46bd      	mov	sp, r7
 801604a:	bd80      	pop	{r7, pc}
 801604c:	08020810 	.word	0x08020810
 8016050:	08020920 	.word	0x08020920
 8016054:	08020864 	.word	0x08020864
 8016058:	08020940 	.word	0x08020940
 801605c:	0802097c 	.word	0x0802097c

08016060 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8016060:	b590      	push	{r4, r7, lr}
 8016062:	b09b      	sub	sp, #108	; 0x6c
 8016064:	af04      	add	r7, sp, #16
 8016066:	60f8      	str	r0, [r7, #12]
 8016068:	60b9      	str	r1, [r7, #8]
 801606a:	4611      	mov	r1, r2
 801606c:	461a      	mov	r2, r3
 801606e:	460b      	mov	r3, r1
 8016070:	80fb      	strh	r3, [r7, #6]
 8016072:	4613      	mov	r3, r2
 8016074:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8016076:	2300      	movs	r3, #0
 8016078:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801607a:	2300      	movs	r3, #0
 801607c:	653b      	str	r3, [r7, #80]	; 0x50
 801607e:	2300      	movs	r3, #0
 8016080:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016082:	2300      	movs	r3, #0
 8016084:	64bb      	str	r3, [r7, #72]	; 0x48
 8016086:	2300      	movs	r3, #0
 8016088:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801608a:	2300      	movs	r3, #0
 801608c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8016090:	2300      	movs	r3, #0
 8016092:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8016096:	2300      	movs	r3, #0
 8016098:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801609a:	2300      	movs	r3, #0
 801609c:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801609e:	2300      	movs	r3, #0
 80160a0:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80160a2:	68fb      	ldr	r3, [r7, #12]
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d109      	bne.n	80160bc <tcp_write+0x5c>
 80160a8:	4ba4      	ldr	r3, [pc, #656]	; (801633c <tcp_write+0x2dc>)
 80160aa:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80160ae:	49a4      	ldr	r1, [pc, #656]	; (8016340 <tcp_write+0x2e0>)
 80160b0:	48a4      	ldr	r0, [pc, #656]	; (8016344 <tcp_write+0x2e4>)
 80160b2:	f005 fe03 	bl	801bcbc <iprintf>
 80160b6:	f06f 030f 	mvn.w	r3, #15
 80160ba:	e32a      	b.n	8016712 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80160c2:	085b      	lsrs	r3, r3, #1
 80160c4:	b29a      	uxth	r2, r3
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80160ca:	4293      	cmp	r3, r2
 80160cc:	bf28      	it	cs
 80160ce:	4613      	movcs	r3, r2
 80160d0:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80160d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	d102      	bne.n	80160de <tcp_write+0x7e>
 80160d8:	68fb      	ldr	r3, [r7, #12]
 80160da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80160dc:	e000      	b.n	80160e0 <tcp_write+0x80>
 80160de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160e0:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80160e2:	68bb      	ldr	r3, [r7, #8]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d109      	bne.n	80160fc <tcp_write+0x9c>
 80160e8:	4b94      	ldr	r3, [pc, #592]	; (801633c <tcp_write+0x2dc>)
 80160ea:	f240 12ad 	movw	r2, #429	; 0x1ad
 80160ee:	4996      	ldr	r1, [pc, #600]	; (8016348 <tcp_write+0x2e8>)
 80160f0:	4894      	ldr	r0, [pc, #592]	; (8016344 <tcp_write+0x2e4>)
 80160f2:	f005 fde3 	bl	801bcbc <iprintf>
 80160f6:	f06f 030f 	mvn.w	r3, #15
 80160fa:	e30a      	b.n	8016712 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80160fc:	88fb      	ldrh	r3, [r7, #6]
 80160fe:	4619      	mov	r1, r3
 8016100:	68f8      	ldr	r0, [r7, #12]
 8016102:	f7ff ff33 	bl	8015f6c <tcp_write_checks>
 8016106:	4603      	mov	r3, r0
 8016108:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 801610c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8016110:	2b00      	cmp	r3, #0
 8016112:	d002      	beq.n	801611a <tcp_write+0xba>
    return err;
 8016114:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8016118:	e2fb      	b.n	8016712 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 801611a:	68fb      	ldr	r3, [r7, #12]
 801611c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016120:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016124:	2300      	movs	r3, #0
 8016126:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801612e:	2b00      	cmp	r3, #0
 8016130:	f000 80f6 	beq.w	8016320 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016134:	68fb      	ldr	r3, [r7, #12]
 8016136:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016138:	653b      	str	r3, [r7, #80]	; 0x50
 801613a:	e002      	b.n	8016142 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 801613c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801613e:	681b      	ldr	r3, [r3, #0]
 8016140:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016142:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	2b00      	cmp	r3, #0
 8016148:	d1f8      	bne.n	801613c <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801614a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801614c:	7a9b      	ldrb	r3, [r3, #10]
 801614e:	009b      	lsls	r3, r3, #2
 8016150:	b29b      	uxth	r3, r3
 8016152:	f003 0304 	and.w	r3, r3, #4
 8016156:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8016158:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801615a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801615c:	891b      	ldrh	r3, [r3, #8]
 801615e:	4619      	mov	r1, r3
 8016160:	8c3b      	ldrh	r3, [r7, #32]
 8016162:	440b      	add	r3, r1
 8016164:	429a      	cmp	r2, r3
 8016166:	da06      	bge.n	8016176 <tcp_write+0x116>
 8016168:	4b74      	ldr	r3, [pc, #464]	; (801633c <tcp_write+0x2dc>)
 801616a:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801616e:	4977      	ldr	r1, [pc, #476]	; (801634c <tcp_write+0x2ec>)
 8016170:	4874      	ldr	r0, [pc, #464]	; (8016344 <tcp_write+0x2e4>)
 8016172:	f005 fda3 	bl	801bcbc <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8016176:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016178:	891a      	ldrh	r2, [r3, #8]
 801617a:	8c3b      	ldrh	r3, [r7, #32]
 801617c:	4413      	add	r3, r2
 801617e:	b29b      	uxth	r3, r3
 8016180:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016182:	1ad3      	subs	r3, r2, r3
 8016184:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8016186:	68fb      	ldr	r3, [r7, #12]
 8016188:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801618c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801618e:	8a7b      	ldrh	r3, [r7, #18]
 8016190:	2b00      	cmp	r3, #0
 8016192:	d026      	beq.n	80161e2 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8016194:	8a7b      	ldrh	r3, [r7, #18]
 8016196:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8016198:	429a      	cmp	r2, r3
 801619a:	d206      	bcs.n	80161aa <tcp_write+0x14a>
 801619c:	4b67      	ldr	r3, [pc, #412]	; (801633c <tcp_write+0x2dc>)
 801619e:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 80161a2:	496b      	ldr	r1, [pc, #428]	; (8016350 <tcp_write+0x2f0>)
 80161a4:	4867      	ldr	r0, [pc, #412]	; (8016344 <tcp_write+0x2e4>)
 80161a6:	f005 fd89 	bl	801bcbc <iprintf>
      seg = last_unsent;
 80161aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80161ac:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80161ae:	8a7b      	ldrh	r3, [r7, #18]
 80161b0:	88fa      	ldrh	r2, [r7, #6]
 80161b2:	4293      	cmp	r3, r2
 80161b4:	bf28      	it	cs
 80161b6:	4613      	movcs	r3, r2
 80161b8:	b29b      	uxth	r3, r3
 80161ba:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80161bc:	4293      	cmp	r3, r2
 80161be:	bf28      	it	cs
 80161c0:	4613      	movcs	r3, r2
 80161c2:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80161c4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80161c8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80161ca:	4413      	add	r3, r2
 80161cc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80161d0:	8a7a      	ldrh	r2, [r7, #18]
 80161d2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80161d4:	1ad3      	subs	r3, r2, r3
 80161d6:	b29b      	uxth	r3, r3
 80161d8:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80161da:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80161dc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80161de:	1ad3      	subs	r3, r2, r3
 80161e0:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80161e2:	8a7b      	ldrh	r3, [r7, #18]
 80161e4:	2b00      	cmp	r3, #0
 80161e6:	d00b      	beq.n	8016200 <tcp_write+0x1a0>
 80161e8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80161ec:	88fb      	ldrh	r3, [r7, #6]
 80161ee:	429a      	cmp	r2, r3
 80161f0:	d006      	beq.n	8016200 <tcp_write+0x1a0>
 80161f2:	4b52      	ldr	r3, [pc, #328]	; (801633c <tcp_write+0x2dc>)
 80161f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80161f8:	4956      	ldr	r1, [pc, #344]	; (8016354 <tcp_write+0x2f4>)
 80161fa:	4852      	ldr	r0, [pc, #328]	; (8016344 <tcp_write+0x2e4>)
 80161fc:	f005 fd5e 	bl	801bcbc <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8016200:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016204:	88fb      	ldrh	r3, [r7, #6]
 8016206:	429a      	cmp	r2, r3
 8016208:	f080 8167 	bcs.w	80164da <tcp_write+0x47a>
 801620c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801620e:	2b00      	cmp	r3, #0
 8016210:	f000 8163 	beq.w	80164da <tcp_write+0x47a>
 8016214:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016216:	891b      	ldrh	r3, [r3, #8]
 8016218:	2b00      	cmp	r3, #0
 801621a:	f000 815e 	beq.w	80164da <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801621e:	88fa      	ldrh	r2, [r7, #6]
 8016220:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016224:	1ad2      	subs	r2, r2, r3
 8016226:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8016228:	4293      	cmp	r3, r2
 801622a:	bfa8      	it	ge
 801622c:	4613      	movge	r3, r2
 801622e:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8016230:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016232:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8016234:	797b      	ldrb	r3, [r7, #5]
 8016236:	f003 0301 	and.w	r3, r3, #1
 801623a:	2b00      	cmp	r3, #0
 801623c:	d027      	beq.n	801628e <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801623e:	f107 0012 	add.w	r0, r7, #18
 8016242:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8016244:	8bf9      	ldrh	r1, [r7, #30]
 8016246:	2301      	movs	r3, #1
 8016248:	9302      	str	r3, [sp, #8]
 801624a:	797b      	ldrb	r3, [r7, #5]
 801624c:	9301      	str	r3, [sp, #4]
 801624e:	68fb      	ldr	r3, [r7, #12]
 8016250:	9300      	str	r3, [sp, #0]
 8016252:	4603      	mov	r3, r0
 8016254:	2000      	movs	r0, #0
 8016256:	f7ff fe0f 	bl	8015e78 <tcp_pbuf_prealloc>
 801625a:	6578      	str	r0, [r7, #84]	; 0x54
 801625c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801625e:	2b00      	cmp	r3, #0
 8016260:	f000 8225 	beq.w	80166ae <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8016264:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016266:	6858      	ldr	r0, [r3, #4]
 8016268:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801626c:	68ba      	ldr	r2, [r7, #8]
 801626e:	4413      	add	r3, r2
 8016270:	8bfa      	ldrh	r2, [r7, #30]
 8016272:	4619      	mov	r1, r3
 8016274:	f005 f8ca 	bl	801b40c <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8016278:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801627a:	f7fb fa7d 	bl	8011778 <pbuf_clen>
 801627e:	4603      	mov	r3, r0
 8016280:	461a      	mov	r2, r3
 8016282:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016286:	4413      	add	r3, r2
 8016288:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801628c:	e041      	b.n	8016312 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801628e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016290:	685b      	ldr	r3, [r3, #4]
 8016292:	637b      	str	r3, [r7, #52]	; 0x34
 8016294:	e002      	b.n	801629c <tcp_write+0x23c>
 8016296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	637b      	str	r3, [r7, #52]	; 0x34
 801629c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801629e:	681b      	ldr	r3, [r3, #0]
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	d1f8      	bne.n	8016296 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80162a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80162a6:	7b1b      	ldrb	r3, [r3, #12]
 80162a8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	d115      	bne.n	80162dc <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80162b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80162b2:	685b      	ldr	r3, [r3, #4]
 80162b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80162b6:	8952      	ldrh	r2, [r2, #10]
 80162b8:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80162ba:	68ba      	ldr	r2, [r7, #8]
 80162bc:	429a      	cmp	r2, r3
 80162be:	d10d      	bne.n	80162dc <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80162c0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	d006      	beq.n	80162d6 <tcp_write+0x276>
 80162c8:	4b1c      	ldr	r3, [pc, #112]	; (801633c <tcp_write+0x2dc>)
 80162ca:	f240 2231 	movw	r2, #561	; 0x231
 80162ce:	4922      	ldr	r1, [pc, #136]	; (8016358 <tcp_write+0x2f8>)
 80162d0:	481c      	ldr	r0, [pc, #112]	; (8016344 <tcp_write+0x2e4>)
 80162d2:	f005 fcf3 	bl	801bcbc <iprintf>
          extendlen = seglen;
 80162d6:	8bfb      	ldrh	r3, [r7, #30]
 80162d8:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80162da:	e01a      	b.n	8016312 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80162dc:	8bfb      	ldrh	r3, [r7, #30]
 80162de:	2201      	movs	r2, #1
 80162e0:	4619      	mov	r1, r3
 80162e2:	2000      	movs	r0, #0
 80162e4:	f7fa fea4 	bl	8011030 <pbuf_alloc>
 80162e8:	6578      	str	r0, [r7, #84]	; 0x54
 80162ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	f000 81e0 	beq.w	80166b2 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80162f2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80162f6:	68ba      	ldr	r2, [r7, #8]
 80162f8:	441a      	add	r2, r3
 80162fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80162fc:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80162fe:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016300:	f7fb fa3a 	bl	8011778 <pbuf_clen>
 8016304:	4603      	mov	r3, r0
 8016306:	461a      	mov	r2, r3
 8016308:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801630c:	4413      	add	r3, r2
 801630e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8016312:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016316:	8bfb      	ldrh	r3, [r7, #30]
 8016318:	4413      	add	r3, r2
 801631a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801631e:	e0dc      	b.n	80164da <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8016320:	68fb      	ldr	r3, [r7, #12]
 8016322:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016326:	2b00      	cmp	r3, #0
 8016328:	f000 80d7 	beq.w	80164da <tcp_write+0x47a>
 801632c:	4b03      	ldr	r3, [pc, #12]	; (801633c <tcp_write+0x2dc>)
 801632e:	f240 224a 	movw	r2, #586	; 0x24a
 8016332:	490a      	ldr	r1, [pc, #40]	; (801635c <tcp_write+0x2fc>)
 8016334:	4803      	ldr	r0, [pc, #12]	; (8016344 <tcp_write+0x2e4>)
 8016336:	f005 fcc1 	bl	801bcbc <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801633a:	e0ce      	b.n	80164da <tcp_write+0x47a>
 801633c:	08020810 	.word	0x08020810
 8016340:	080209b0 	.word	0x080209b0
 8016344:	08020864 	.word	0x08020864
 8016348:	080209c8 	.word	0x080209c8
 801634c:	080209fc 	.word	0x080209fc
 8016350:	08020a14 	.word	0x08020a14
 8016354:	08020a34 	.word	0x08020a34
 8016358:	08020a54 	.word	0x08020a54
 801635c:	08020a80 	.word	0x08020a80
    struct pbuf *p;
    u16_t left = len - pos;
 8016360:	88fa      	ldrh	r2, [r7, #6]
 8016362:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016366:	1ad3      	subs	r3, r2, r3
 8016368:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801636a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801636e:	b29b      	uxth	r3, r3
 8016370:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016372:	1ad3      	subs	r3, r2, r3
 8016374:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8016376:	8b7a      	ldrh	r2, [r7, #26]
 8016378:	8bbb      	ldrh	r3, [r7, #28]
 801637a:	4293      	cmp	r3, r2
 801637c:	bf28      	it	cs
 801637e:	4613      	movcs	r3, r2
 8016380:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8016382:	797b      	ldrb	r3, [r7, #5]
 8016384:	f003 0301 	and.w	r3, r3, #1
 8016388:	2b00      	cmp	r3, #0
 801638a:	d036      	beq.n	80163fa <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801638c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016390:	b29a      	uxth	r2, r3
 8016392:	8b3b      	ldrh	r3, [r7, #24]
 8016394:	4413      	add	r3, r2
 8016396:	b299      	uxth	r1, r3
 8016398:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801639a:	2b00      	cmp	r3, #0
 801639c:	bf0c      	ite	eq
 801639e:	2301      	moveq	r3, #1
 80163a0:	2300      	movne	r3, #0
 80163a2:	b2db      	uxtb	r3, r3
 80163a4:	f107 0012 	add.w	r0, r7, #18
 80163a8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80163aa:	9302      	str	r3, [sp, #8]
 80163ac:	797b      	ldrb	r3, [r7, #5]
 80163ae:	9301      	str	r3, [sp, #4]
 80163b0:	68fb      	ldr	r3, [r7, #12]
 80163b2:	9300      	str	r3, [sp, #0]
 80163b4:	4603      	mov	r3, r0
 80163b6:	2036      	movs	r0, #54	; 0x36
 80163b8:	f7ff fd5e 	bl	8015e78 <tcp_pbuf_prealloc>
 80163bc:	6338      	str	r0, [r7, #48]	; 0x30
 80163be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	f000 8178 	beq.w	80166b6 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80163c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80163c8:	895b      	ldrh	r3, [r3, #10]
 80163ca:	8b3a      	ldrh	r2, [r7, #24]
 80163cc:	429a      	cmp	r2, r3
 80163ce:	d906      	bls.n	80163de <tcp_write+0x37e>
 80163d0:	4b8c      	ldr	r3, [pc, #560]	; (8016604 <tcp_write+0x5a4>)
 80163d2:	f240 2266 	movw	r2, #614	; 0x266
 80163d6:	498c      	ldr	r1, [pc, #560]	; (8016608 <tcp_write+0x5a8>)
 80163d8:	488c      	ldr	r0, [pc, #560]	; (801660c <tcp_write+0x5ac>)
 80163da:	f005 fc6f 	bl	801bcbc <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80163de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80163e0:	685a      	ldr	r2, [r3, #4]
 80163e2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80163e6:	18d0      	adds	r0, r2, r3
 80163e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80163ec:	68ba      	ldr	r2, [r7, #8]
 80163ee:	4413      	add	r3, r2
 80163f0:	8b3a      	ldrh	r2, [r7, #24]
 80163f2:	4619      	mov	r1, r3
 80163f4:	f005 f80a 	bl	801b40c <memcpy>
 80163f8:	e02f      	b.n	801645a <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80163fa:	8a7b      	ldrh	r3, [r7, #18]
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d006      	beq.n	801640e <tcp_write+0x3ae>
 8016400:	4b80      	ldr	r3, [pc, #512]	; (8016604 <tcp_write+0x5a4>)
 8016402:	f240 2271 	movw	r2, #625	; 0x271
 8016406:	4982      	ldr	r1, [pc, #520]	; (8016610 <tcp_write+0x5b0>)
 8016408:	4880      	ldr	r0, [pc, #512]	; (801660c <tcp_write+0x5ac>)
 801640a:	f005 fc57 	bl	801bcbc <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801640e:	8b3b      	ldrh	r3, [r7, #24]
 8016410:	2201      	movs	r2, #1
 8016412:	4619      	mov	r1, r3
 8016414:	2036      	movs	r0, #54	; 0x36
 8016416:	f7fa fe0b 	bl	8011030 <pbuf_alloc>
 801641a:	6178      	str	r0, [r7, #20]
 801641c:	697b      	ldr	r3, [r7, #20]
 801641e:	2b00      	cmp	r3, #0
 8016420:	f000 814b 	beq.w	80166ba <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8016424:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016428:	68ba      	ldr	r2, [r7, #8]
 801642a:	441a      	add	r2, r3
 801642c:	697b      	ldr	r3, [r7, #20]
 801642e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8016430:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016434:	b29b      	uxth	r3, r3
 8016436:	f44f 7220 	mov.w	r2, #640	; 0x280
 801643a:	4619      	mov	r1, r3
 801643c:	2036      	movs	r0, #54	; 0x36
 801643e:	f7fa fdf7 	bl	8011030 <pbuf_alloc>
 8016442:	6338      	str	r0, [r7, #48]	; 0x30
 8016444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016446:	2b00      	cmp	r3, #0
 8016448:	d103      	bne.n	8016452 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801644a:	6978      	ldr	r0, [r7, #20]
 801644c:	f7fb f906 	bl	801165c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8016450:	e136      	b.n	80166c0 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8016452:	6979      	ldr	r1, [r7, #20]
 8016454:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016456:	f7fb f9cf 	bl	80117f8 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801645a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801645c:	f7fb f98c 	bl	8011778 <pbuf_clen>
 8016460:	4603      	mov	r3, r0
 8016462:	461a      	mov	r2, r3
 8016464:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016468:	4413      	add	r3, r2
 801646a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801646e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016472:	2b09      	cmp	r3, #9
 8016474:	d903      	bls.n	801647e <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8016476:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016478:	f7fb f8f0 	bl	801165c <pbuf_free>
      goto memerr;
 801647c:	e120      	b.n	80166c0 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801647e:	68fb      	ldr	r3, [r7, #12]
 8016480:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8016482:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016486:	441a      	add	r2, r3
 8016488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801648c:	9300      	str	r3, [sp, #0]
 801648e:	4613      	mov	r3, r2
 8016490:	2200      	movs	r2, #0
 8016492:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016494:	68f8      	ldr	r0, [r7, #12]
 8016496:	f7ff fc51 	bl	8015d3c <tcp_create_segment>
 801649a:	64f8      	str	r0, [r7, #76]	; 0x4c
 801649c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801649e:	2b00      	cmp	r3, #0
 80164a0:	f000 810d 	beq.w	80166be <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80164a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d102      	bne.n	80164b0 <tcp_write+0x450>
      queue = seg;
 80164aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80164ac:	647b      	str	r3, [r7, #68]	; 0x44
 80164ae:	e00c      	b.n	80164ca <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80164b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	d106      	bne.n	80164c4 <tcp_write+0x464>
 80164b6:	4b53      	ldr	r3, [pc, #332]	; (8016604 <tcp_write+0x5a4>)
 80164b8:	f240 22ab 	movw	r2, #683	; 0x2ab
 80164bc:	4955      	ldr	r1, [pc, #340]	; (8016614 <tcp_write+0x5b4>)
 80164be:	4853      	ldr	r0, [pc, #332]	; (801660c <tcp_write+0x5ac>)
 80164c0:	f005 fbfc 	bl	801bcbc <iprintf>
      prev_seg->next = seg;
 80164c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80164c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80164c8:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80164ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80164cc:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80164ce:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80164d2:	8b3b      	ldrh	r3, [r7, #24]
 80164d4:	4413      	add	r3, r2
 80164d6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80164da:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80164de:	88fb      	ldrh	r3, [r7, #6]
 80164e0:	429a      	cmp	r2, r3
 80164e2:	f4ff af3d 	bcc.w	8016360 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80164e6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d02c      	beq.n	8016546 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80164ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80164ee:	685b      	ldr	r3, [r3, #4]
 80164f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80164f2:	e01e      	b.n	8016532 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 80164f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164f6:	891a      	ldrh	r2, [r3, #8]
 80164f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80164fa:	4413      	add	r3, r2
 80164fc:	b29a      	uxth	r2, r3
 80164fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016500:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8016502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016504:	681b      	ldr	r3, [r3, #0]
 8016506:	2b00      	cmp	r3, #0
 8016508:	d110      	bne.n	801652c <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801650a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801650c:	685b      	ldr	r3, [r3, #4]
 801650e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016510:	8952      	ldrh	r2, [r2, #10]
 8016512:	4413      	add	r3, r2
 8016514:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8016516:	68b9      	ldr	r1, [r7, #8]
 8016518:	4618      	mov	r0, r3
 801651a:	f004 ff77 	bl	801b40c <memcpy>
        p->len += oversize_used;
 801651e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016520:	895a      	ldrh	r2, [r3, #10]
 8016522:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016524:	4413      	add	r3, r2
 8016526:	b29a      	uxth	r2, r3
 8016528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801652a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801652c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801652e:	681b      	ldr	r3, [r3, #0]
 8016530:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016534:	2b00      	cmp	r3, #0
 8016536:	d1dd      	bne.n	80164f4 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8016538:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801653a:	891a      	ldrh	r2, [r3, #8]
 801653c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801653e:	4413      	add	r3, r2
 8016540:	b29a      	uxth	r2, r3
 8016542:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016544:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8016546:	8a7a      	ldrh	r2, [r7, #18]
 8016548:	68fb      	ldr	r3, [r7, #12]
 801654a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801654e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016550:	2b00      	cmp	r3, #0
 8016552:	d018      	beq.n	8016586 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8016554:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016556:	2b00      	cmp	r3, #0
 8016558:	d106      	bne.n	8016568 <tcp_write+0x508>
 801655a:	4b2a      	ldr	r3, [pc, #168]	; (8016604 <tcp_write+0x5a4>)
 801655c:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8016560:	492d      	ldr	r1, [pc, #180]	; (8016618 <tcp_write+0x5b8>)
 8016562:	482a      	ldr	r0, [pc, #168]	; (801660c <tcp_write+0x5ac>)
 8016564:	f005 fbaa 	bl	801bcbc <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8016568:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801656a:	685b      	ldr	r3, [r3, #4]
 801656c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801656e:	4618      	mov	r0, r3
 8016570:	f7fb f942 	bl	80117f8 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8016574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016576:	891a      	ldrh	r2, [r3, #8]
 8016578:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801657a:	891b      	ldrh	r3, [r3, #8]
 801657c:	4413      	add	r3, r2
 801657e:	b29a      	uxth	r2, r3
 8016580:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016582:	811a      	strh	r2, [r3, #8]
 8016584:	e037      	b.n	80165f6 <tcp_write+0x596>
  } else if (extendlen > 0) {
 8016586:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016588:	2b00      	cmp	r3, #0
 801658a:	d034      	beq.n	80165f6 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801658c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801658e:	2b00      	cmp	r3, #0
 8016590:	d003      	beq.n	801659a <tcp_write+0x53a>
 8016592:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016594:	685b      	ldr	r3, [r3, #4]
 8016596:	2b00      	cmp	r3, #0
 8016598:	d106      	bne.n	80165a8 <tcp_write+0x548>
 801659a:	4b1a      	ldr	r3, [pc, #104]	; (8016604 <tcp_write+0x5a4>)
 801659c:	f240 22e6 	movw	r2, #742	; 0x2e6
 80165a0:	491e      	ldr	r1, [pc, #120]	; (801661c <tcp_write+0x5bc>)
 80165a2:	481a      	ldr	r0, [pc, #104]	; (801660c <tcp_write+0x5ac>)
 80165a4:	f005 fb8a 	bl	801bcbc <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80165a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80165aa:	685b      	ldr	r3, [r3, #4]
 80165ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80165ae:	e009      	b.n	80165c4 <tcp_write+0x564>
      p->tot_len += extendlen;
 80165b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165b2:	891a      	ldrh	r2, [r3, #8]
 80165b4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80165b6:	4413      	add	r3, r2
 80165b8:	b29a      	uxth	r2, r3
 80165ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165bc:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80165be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165c0:	681b      	ldr	r3, [r3, #0]
 80165c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80165c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165c6:	681b      	ldr	r3, [r3, #0]
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d1f1      	bne.n	80165b0 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 80165cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165ce:	891a      	ldrh	r2, [r3, #8]
 80165d0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80165d2:	4413      	add	r3, r2
 80165d4:	b29a      	uxth	r2, r3
 80165d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165d8:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80165da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165dc:	895a      	ldrh	r2, [r3, #10]
 80165de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80165e0:	4413      	add	r3, r2
 80165e2:	b29a      	uxth	r2, r3
 80165e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80165e6:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80165e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80165ea:	891a      	ldrh	r2, [r3, #8]
 80165ec:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80165ee:	4413      	add	r3, r2
 80165f0:	b29a      	uxth	r2, r3
 80165f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80165f4:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80165f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d111      	bne.n	8016620 <tcp_write+0x5c0>
    pcb->unsent = queue;
 80165fc:	68fb      	ldr	r3, [r7, #12]
 80165fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016600:	66da      	str	r2, [r3, #108]	; 0x6c
 8016602:	e010      	b.n	8016626 <tcp_write+0x5c6>
 8016604:	08020810 	.word	0x08020810
 8016608:	08020ab0 	.word	0x08020ab0
 801660c:	08020864 	.word	0x08020864
 8016610:	08020af0 	.word	0x08020af0
 8016614:	08020b00 	.word	0x08020b00
 8016618:	08020b14 	.word	0x08020b14
 801661c:	08020b4c 	.word	0x08020b4c
  } else {
    last_unsent->next = queue;
 8016620:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016622:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016624:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8016626:	68fb      	ldr	r3, [r7, #12]
 8016628:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801662a:	88fb      	ldrh	r3, [r7, #6]
 801662c:	441a      	add	r2, r3
 801662e:	68fb      	ldr	r3, [r7, #12]
 8016630:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8016638:	88fb      	ldrh	r3, [r7, #6]
 801663a:	1ad3      	subs	r3, r2, r3
 801663c:	b29a      	uxth	r2, r3
 801663e:	68fb      	ldr	r3, [r7, #12]
 8016640:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8016644:	68fb      	ldr	r3, [r7, #12]
 8016646:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801664a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801664e:	68fb      	ldr	r3, [r7, #12]
 8016650:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016654:	2b00      	cmp	r3, #0
 8016656:	d00e      	beq.n	8016676 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8016658:	68fb      	ldr	r3, [r7, #12]
 801665a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801665c:	2b00      	cmp	r3, #0
 801665e:	d10a      	bne.n	8016676 <tcp_write+0x616>
 8016660:	68fb      	ldr	r3, [r7, #12]
 8016662:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016664:	2b00      	cmp	r3, #0
 8016666:	d106      	bne.n	8016676 <tcp_write+0x616>
 8016668:	4b2c      	ldr	r3, [pc, #176]	; (801671c <tcp_write+0x6bc>)
 801666a:	f240 3212 	movw	r2, #786	; 0x312
 801666e:	492c      	ldr	r1, [pc, #176]	; (8016720 <tcp_write+0x6c0>)
 8016670:	482c      	ldr	r0, [pc, #176]	; (8016724 <tcp_write+0x6c4>)
 8016672:	f005 fb23 	bl	801bcbc <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8016676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016678:	2b00      	cmp	r3, #0
 801667a:	d016      	beq.n	80166aa <tcp_write+0x64a>
 801667c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801667e:	68db      	ldr	r3, [r3, #12]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d012      	beq.n	80166aa <tcp_write+0x64a>
 8016684:	797b      	ldrb	r3, [r7, #5]
 8016686:	f003 0302 	and.w	r3, r3, #2
 801668a:	2b00      	cmp	r3, #0
 801668c:	d10d      	bne.n	80166aa <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801668e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016690:	68db      	ldr	r3, [r3, #12]
 8016692:	899b      	ldrh	r3, [r3, #12]
 8016694:	b29c      	uxth	r4, r3
 8016696:	2008      	movs	r0, #8
 8016698:	f7f9 fc02 	bl	800fea0 <lwip_htons>
 801669c:	4603      	mov	r3, r0
 801669e:	461a      	mov	r2, r3
 80166a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80166a2:	68db      	ldr	r3, [r3, #12]
 80166a4:	4322      	orrs	r2, r4
 80166a6:	b292      	uxth	r2, r2
 80166a8:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80166aa:	2300      	movs	r3, #0
 80166ac:	e031      	b.n	8016712 <tcp_write+0x6b2>
          goto memerr;
 80166ae:	bf00      	nop
 80166b0:	e006      	b.n	80166c0 <tcp_write+0x660>
            goto memerr;
 80166b2:	bf00      	nop
 80166b4:	e004      	b.n	80166c0 <tcp_write+0x660>
        goto memerr;
 80166b6:	bf00      	nop
 80166b8:	e002      	b.n	80166c0 <tcp_write+0x660>
        goto memerr;
 80166ba:	bf00      	nop
 80166bc:	e000      	b.n	80166c0 <tcp_write+0x660>
      goto memerr;
 80166be:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	8b5b      	ldrh	r3, [r3, #26]
 80166c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80166c8:	b29a      	uxth	r2, r3
 80166ca:	68fb      	ldr	r3, [r7, #12]
 80166cc:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80166ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d002      	beq.n	80166da <tcp_write+0x67a>
    pbuf_free(concat_p);
 80166d4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80166d6:	f7fa ffc1 	bl	801165c <pbuf_free>
  }
  if (queue != NULL) {
 80166da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d002      	beq.n	80166e6 <tcp_write+0x686>
    tcp_segs_free(queue);
 80166e0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80166e2:	f7fc fb6f 	bl	8012dc4 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80166e6:	68fb      	ldr	r3, [r7, #12]
 80166e8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d00e      	beq.n	801670e <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80166f0:	68fb      	ldr	r3, [r7, #12]
 80166f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80166f4:	2b00      	cmp	r3, #0
 80166f6:	d10a      	bne.n	801670e <tcp_write+0x6ae>
 80166f8:	68fb      	ldr	r3, [r7, #12]
 80166fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d106      	bne.n	801670e <tcp_write+0x6ae>
 8016700:	4b06      	ldr	r3, [pc, #24]	; (801671c <tcp_write+0x6bc>)
 8016702:	f240 3227 	movw	r2, #807	; 0x327
 8016706:	4906      	ldr	r1, [pc, #24]	; (8016720 <tcp_write+0x6c0>)
 8016708:	4806      	ldr	r0, [pc, #24]	; (8016724 <tcp_write+0x6c4>)
 801670a:	f005 fad7 	bl	801bcbc <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801670e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016712:	4618      	mov	r0, r3
 8016714:	375c      	adds	r7, #92	; 0x5c
 8016716:	46bd      	mov	sp, r7
 8016718:	bd90      	pop	{r4, r7, pc}
 801671a:	bf00      	nop
 801671c:	08020810 	.word	0x08020810
 8016720:	08020b84 	.word	0x08020b84
 8016724:	08020864 	.word	0x08020864

08016728 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8016728:	b590      	push	{r4, r7, lr}
 801672a:	b08b      	sub	sp, #44	; 0x2c
 801672c:	af02      	add	r7, sp, #8
 801672e:	6078      	str	r0, [r7, #4]
 8016730:	460b      	mov	r3, r1
 8016732:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8016734:	2300      	movs	r3, #0
 8016736:	61fb      	str	r3, [r7, #28]
 8016738:	2300      	movs	r3, #0
 801673a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801673c:	2300      	movs	r3, #0
 801673e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	2b00      	cmp	r3, #0
 8016744:	d106      	bne.n	8016754 <tcp_split_unsent_seg+0x2c>
 8016746:	4b95      	ldr	r3, [pc, #596]	; (801699c <tcp_split_unsent_seg+0x274>)
 8016748:	f240 324b 	movw	r2, #843	; 0x34b
 801674c:	4994      	ldr	r1, [pc, #592]	; (80169a0 <tcp_split_unsent_seg+0x278>)
 801674e:	4895      	ldr	r0, [pc, #596]	; (80169a4 <tcp_split_unsent_seg+0x27c>)
 8016750:	f005 fab4 	bl	801bcbc <iprintf>

  useg = pcb->unsent;
 8016754:	687b      	ldr	r3, [r7, #4]
 8016756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016758:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801675a:	697b      	ldr	r3, [r7, #20]
 801675c:	2b00      	cmp	r3, #0
 801675e:	d102      	bne.n	8016766 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8016760:	f04f 33ff 	mov.w	r3, #4294967295
 8016764:	e116      	b.n	8016994 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8016766:	887b      	ldrh	r3, [r7, #2]
 8016768:	2b00      	cmp	r3, #0
 801676a:	d109      	bne.n	8016780 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801676c:	4b8b      	ldr	r3, [pc, #556]	; (801699c <tcp_split_unsent_seg+0x274>)
 801676e:	f240 3253 	movw	r2, #851	; 0x353
 8016772:	498d      	ldr	r1, [pc, #564]	; (80169a8 <tcp_split_unsent_seg+0x280>)
 8016774:	488b      	ldr	r0, [pc, #556]	; (80169a4 <tcp_split_unsent_seg+0x27c>)
 8016776:	f005 faa1 	bl	801bcbc <iprintf>
    return ERR_VAL;
 801677a:	f06f 0305 	mvn.w	r3, #5
 801677e:	e109      	b.n	8016994 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8016780:	697b      	ldr	r3, [r7, #20]
 8016782:	891b      	ldrh	r3, [r3, #8]
 8016784:	887a      	ldrh	r2, [r7, #2]
 8016786:	429a      	cmp	r2, r3
 8016788:	d301      	bcc.n	801678e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801678a:	2300      	movs	r3, #0
 801678c:	e102      	b.n	8016994 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801678e:	687b      	ldr	r3, [r7, #4]
 8016790:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016792:	887a      	ldrh	r2, [r7, #2]
 8016794:	429a      	cmp	r2, r3
 8016796:	d906      	bls.n	80167a6 <tcp_split_unsent_seg+0x7e>
 8016798:	4b80      	ldr	r3, [pc, #512]	; (801699c <tcp_split_unsent_seg+0x274>)
 801679a:	f240 325b 	movw	r2, #859	; 0x35b
 801679e:	4983      	ldr	r1, [pc, #524]	; (80169ac <tcp_split_unsent_seg+0x284>)
 80167a0:	4880      	ldr	r0, [pc, #512]	; (80169a4 <tcp_split_unsent_seg+0x27c>)
 80167a2:	f005 fa8b 	bl	801bcbc <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80167a6:	697b      	ldr	r3, [r7, #20]
 80167a8:	891b      	ldrh	r3, [r3, #8]
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	d106      	bne.n	80167bc <tcp_split_unsent_seg+0x94>
 80167ae:	4b7b      	ldr	r3, [pc, #492]	; (801699c <tcp_split_unsent_seg+0x274>)
 80167b0:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80167b4:	497e      	ldr	r1, [pc, #504]	; (80169b0 <tcp_split_unsent_seg+0x288>)
 80167b6:	487b      	ldr	r0, [pc, #492]	; (80169a4 <tcp_split_unsent_seg+0x27c>)
 80167b8:	f005 fa80 	bl	801bcbc <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80167bc:	697b      	ldr	r3, [r7, #20]
 80167be:	7a9b      	ldrb	r3, [r3, #10]
 80167c0:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80167c2:	7bfb      	ldrb	r3, [r7, #15]
 80167c4:	009b      	lsls	r3, r3, #2
 80167c6:	b2db      	uxtb	r3, r3
 80167c8:	f003 0304 	and.w	r3, r3, #4
 80167cc:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80167ce:	697b      	ldr	r3, [r7, #20]
 80167d0:	891a      	ldrh	r2, [r3, #8]
 80167d2:	887b      	ldrh	r3, [r7, #2]
 80167d4:	1ad3      	subs	r3, r2, r3
 80167d6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80167d8:	7bbb      	ldrb	r3, [r7, #14]
 80167da:	b29a      	uxth	r2, r3
 80167dc:	89bb      	ldrh	r3, [r7, #12]
 80167de:	4413      	add	r3, r2
 80167e0:	b29b      	uxth	r3, r3
 80167e2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80167e6:	4619      	mov	r1, r3
 80167e8:	2036      	movs	r0, #54	; 0x36
 80167ea:	f7fa fc21 	bl	8011030 <pbuf_alloc>
 80167ee:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80167f0:	693b      	ldr	r3, [r7, #16]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	f000 80b7 	beq.w	8016966 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80167f8:	697b      	ldr	r3, [r7, #20]
 80167fa:	685b      	ldr	r3, [r3, #4]
 80167fc:	891a      	ldrh	r2, [r3, #8]
 80167fe:	697b      	ldr	r3, [r7, #20]
 8016800:	891b      	ldrh	r3, [r3, #8]
 8016802:	1ad3      	subs	r3, r2, r3
 8016804:	b29a      	uxth	r2, r3
 8016806:	887b      	ldrh	r3, [r7, #2]
 8016808:	4413      	add	r3, r2
 801680a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801680c:	697b      	ldr	r3, [r7, #20]
 801680e:	6858      	ldr	r0, [r3, #4]
 8016810:	693b      	ldr	r3, [r7, #16]
 8016812:	685a      	ldr	r2, [r3, #4]
 8016814:	7bbb      	ldrb	r3, [r7, #14]
 8016816:	18d1      	adds	r1, r2, r3
 8016818:	897b      	ldrh	r3, [r7, #10]
 801681a:	89ba      	ldrh	r2, [r7, #12]
 801681c:	f7fb f924 	bl	8011a68 <pbuf_copy_partial>
 8016820:	4603      	mov	r3, r0
 8016822:	461a      	mov	r2, r3
 8016824:	89bb      	ldrh	r3, [r7, #12]
 8016826:	4293      	cmp	r3, r2
 8016828:	f040 809f 	bne.w	801696a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801682c:	697b      	ldr	r3, [r7, #20]
 801682e:	68db      	ldr	r3, [r3, #12]
 8016830:	899b      	ldrh	r3, [r3, #12]
 8016832:	b29b      	uxth	r3, r3
 8016834:	4618      	mov	r0, r3
 8016836:	f7f9 fb33 	bl	800fea0 <lwip_htons>
 801683a:	4603      	mov	r3, r0
 801683c:	b2db      	uxtb	r3, r3
 801683e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016842:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8016844:	2300      	movs	r3, #0
 8016846:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8016848:	7efb      	ldrb	r3, [r7, #27]
 801684a:	f003 0308 	and.w	r3, r3, #8
 801684e:	2b00      	cmp	r3, #0
 8016850:	d007      	beq.n	8016862 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8016852:	7efb      	ldrb	r3, [r7, #27]
 8016854:	f023 0308 	bic.w	r3, r3, #8
 8016858:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801685a:	7ebb      	ldrb	r3, [r7, #26]
 801685c:	f043 0308 	orr.w	r3, r3, #8
 8016860:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8016862:	7efb      	ldrb	r3, [r7, #27]
 8016864:	f003 0301 	and.w	r3, r3, #1
 8016868:	2b00      	cmp	r3, #0
 801686a:	d007      	beq.n	801687c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801686c:	7efb      	ldrb	r3, [r7, #27]
 801686e:	f023 0301 	bic.w	r3, r3, #1
 8016872:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8016874:	7ebb      	ldrb	r3, [r7, #26]
 8016876:	f043 0301 	orr.w	r3, r3, #1
 801687a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801687c:	697b      	ldr	r3, [r7, #20]
 801687e:	68db      	ldr	r3, [r3, #12]
 8016880:	685b      	ldr	r3, [r3, #4]
 8016882:	4618      	mov	r0, r3
 8016884:	f7f9 fb21 	bl	800feca <lwip_htonl>
 8016888:	4602      	mov	r2, r0
 801688a:	887b      	ldrh	r3, [r7, #2]
 801688c:	18d1      	adds	r1, r2, r3
 801688e:	7eba      	ldrb	r2, [r7, #26]
 8016890:	7bfb      	ldrb	r3, [r7, #15]
 8016892:	9300      	str	r3, [sp, #0]
 8016894:	460b      	mov	r3, r1
 8016896:	6939      	ldr	r1, [r7, #16]
 8016898:	6878      	ldr	r0, [r7, #4]
 801689a:	f7ff fa4f 	bl	8015d3c <tcp_create_segment>
 801689e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80168a0:	69fb      	ldr	r3, [r7, #28]
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d063      	beq.n	801696e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80168a6:	697b      	ldr	r3, [r7, #20]
 80168a8:	685b      	ldr	r3, [r3, #4]
 80168aa:	4618      	mov	r0, r3
 80168ac:	f7fa ff64 	bl	8011778 <pbuf_clen>
 80168b0:	4603      	mov	r3, r0
 80168b2:	461a      	mov	r2, r3
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80168ba:	1a9b      	subs	r3, r3, r2
 80168bc:	b29a      	uxth	r2, r3
 80168be:	687b      	ldr	r3, [r7, #4]
 80168c0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80168c4:	697b      	ldr	r3, [r7, #20]
 80168c6:	6858      	ldr	r0, [r3, #4]
 80168c8:	697b      	ldr	r3, [r7, #20]
 80168ca:	685b      	ldr	r3, [r3, #4]
 80168cc:	891a      	ldrh	r2, [r3, #8]
 80168ce:	89bb      	ldrh	r3, [r7, #12]
 80168d0:	1ad3      	subs	r3, r2, r3
 80168d2:	b29b      	uxth	r3, r3
 80168d4:	4619      	mov	r1, r3
 80168d6:	f7fa fd09 	bl	80112ec <pbuf_realloc>
  useg->len -= remainder;
 80168da:	697b      	ldr	r3, [r7, #20]
 80168dc:	891a      	ldrh	r2, [r3, #8]
 80168de:	89bb      	ldrh	r3, [r7, #12]
 80168e0:	1ad3      	subs	r3, r2, r3
 80168e2:	b29a      	uxth	r2, r3
 80168e4:	697b      	ldr	r3, [r7, #20]
 80168e6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80168e8:	697b      	ldr	r3, [r7, #20]
 80168ea:	68db      	ldr	r3, [r3, #12]
 80168ec:	899b      	ldrh	r3, [r3, #12]
 80168ee:	b29c      	uxth	r4, r3
 80168f0:	7efb      	ldrb	r3, [r7, #27]
 80168f2:	b29b      	uxth	r3, r3
 80168f4:	4618      	mov	r0, r3
 80168f6:	f7f9 fad3 	bl	800fea0 <lwip_htons>
 80168fa:	4603      	mov	r3, r0
 80168fc:	461a      	mov	r2, r3
 80168fe:	697b      	ldr	r3, [r7, #20]
 8016900:	68db      	ldr	r3, [r3, #12]
 8016902:	4322      	orrs	r2, r4
 8016904:	b292      	uxth	r2, r2
 8016906:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8016908:	697b      	ldr	r3, [r7, #20]
 801690a:	685b      	ldr	r3, [r3, #4]
 801690c:	4618      	mov	r0, r3
 801690e:	f7fa ff33 	bl	8011778 <pbuf_clen>
 8016912:	4603      	mov	r3, r0
 8016914:	461a      	mov	r2, r3
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801691c:	4413      	add	r3, r2
 801691e:	b29a      	uxth	r2, r3
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8016926:	69fb      	ldr	r3, [r7, #28]
 8016928:	685b      	ldr	r3, [r3, #4]
 801692a:	4618      	mov	r0, r3
 801692c:	f7fa ff24 	bl	8011778 <pbuf_clen>
 8016930:	4603      	mov	r3, r0
 8016932:	461a      	mov	r2, r3
 8016934:	687b      	ldr	r3, [r7, #4]
 8016936:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801693a:	4413      	add	r3, r2
 801693c:	b29a      	uxth	r2, r3
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8016944:	697b      	ldr	r3, [r7, #20]
 8016946:	681a      	ldr	r2, [r3, #0]
 8016948:	69fb      	ldr	r3, [r7, #28]
 801694a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801694c:	697b      	ldr	r3, [r7, #20]
 801694e:	69fa      	ldr	r2, [r7, #28]
 8016950:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8016952:	69fb      	ldr	r3, [r7, #28]
 8016954:	681b      	ldr	r3, [r3, #0]
 8016956:	2b00      	cmp	r3, #0
 8016958:	d103      	bne.n	8016962 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801695a:	687b      	ldr	r3, [r7, #4]
 801695c:	2200      	movs	r2, #0
 801695e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8016962:	2300      	movs	r3, #0
 8016964:	e016      	b.n	8016994 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8016966:	bf00      	nop
 8016968:	e002      	b.n	8016970 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801696a:	bf00      	nop
 801696c:	e000      	b.n	8016970 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801696e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8016970:	69fb      	ldr	r3, [r7, #28]
 8016972:	2b00      	cmp	r3, #0
 8016974:	d006      	beq.n	8016984 <tcp_split_unsent_seg+0x25c>
 8016976:	4b09      	ldr	r3, [pc, #36]	; (801699c <tcp_split_unsent_seg+0x274>)
 8016978:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801697c:	490d      	ldr	r1, [pc, #52]	; (80169b4 <tcp_split_unsent_seg+0x28c>)
 801697e:	4809      	ldr	r0, [pc, #36]	; (80169a4 <tcp_split_unsent_seg+0x27c>)
 8016980:	f005 f99c 	bl	801bcbc <iprintf>
  if (p != NULL) {
 8016984:	693b      	ldr	r3, [r7, #16]
 8016986:	2b00      	cmp	r3, #0
 8016988:	d002      	beq.n	8016990 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801698a:	6938      	ldr	r0, [r7, #16]
 801698c:	f7fa fe66 	bl	801165c <pbuf_free>
  }

  return ERR_MEM;
 8016990:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016994:	4618      	mov	r0, r3
 8016996:	3724      	adds	r7, #36	; 0x24
 8016998:	46bd      	mov	sp, r7
 801699a:	bd90      	pop	{r4, r7, pc}
 801699c:	08020810 	.word	0x08020810
 80169a0:	08020ba4 	.word	0x08020ba4
 80169a4:	08020864 	.word	0x08020864
 80169a8:	08020bc8 	.word	0x08020bc8
 80169ac:	08020bec 	.word	0x08020bec
 80169b0:	08020bfc 	.word	0x08020bfc
 80169b4:	08020c0c 	.word	0x08020c0c

080169b8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80169b8:	b590      	push	{r4, r7, lr}
 80169ba:	b085      	sub	sp, #20
 80169bc:	af00      	add	r7, sp, #0
 80169be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	d106      	bne.n	80169d4 <tcp_send_fin+0x1c>
 80169c6:	4b21      	ldr	r3, [pc, #132]	; (8016a4c <tcp_send_fin+0x94>)
 80169c8:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80169cc:	4920      	ldr	r1, [pc, #128]	; (8016a50 <tcp_send_fin+0x98>)
 80169ce:	4821      	ldr	r0, [pc, #132]	; (8016a54 <tcp_send_fin+0x9c>)
 80169d0:	f005 f974 	bl	801bcbc <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80169d8:	2b00      	cmp	r3, #0
 80169da:	d02e      	beq.n	8016a3a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80169e0:	60fb      	str	r3, [r7, #12]
 80169e2:	e002      	b.n	80169ea <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80169e4:	68fb      	ldr	r3, [r7, #12]
 80169e6:	681b      	ldr	r3, [r3, #0]
 80169e8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80169ea:	68fb      	ldr	r3, [r7, #12]
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d1f8      	bne.n	80169e4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80169f2:	68fb      	ldr	r3, [r7, #12]
 80169f4:	68db      	ldr	r3, [r3, #12]
 80169f6:	899b      	ldrh	r3, [r3, #12]
 80169f8:	b29b      	uxth	r3, r3
 80169fa:	4618      	mov	r0, r3
 80169fc:	f7f9 fa50 	bl	800fea0 <lwip_htons>
 8016a00:	4603      	mov	r3, r0
 8016a02:	b2db      	uxtb	r3, r3
 8016a04:	f003 0307 	and.w	r3, r3, #7
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d116      	bne.n	8016a3a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8016a0c:	68fb      	ldr	r3, [r7, #12]
 8016a0e:	68db      	ldr	r3, [r3, #12]
 8016a10:	899b      	ldrh	r3, [r3, #12]
 8016a12:	b29c      	uxth	r4, r3
 8016a14:	2001      	movs	r0, #1
 8016a16:	f7f9 fa43 	bl	800fea0 <lwip_htons>
 8016a1a:	4603      	mov	r3, r0
 8016a1c:	461a      	mov	r2, r3
 8016a1e:	68fb      	ldr	r3, [r7, #12]
 8016a20:	68db      	ldr	r3, [r3, #12]
 8016a22:	4322      	orrs	r2, r4
 8016a24:	b292      	uxth	r2, r2
 8016a26:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8016a28:	687b      	ldr	r3, [r7, #4]
 8016a2a:	8b5b      	ldrh	r3, [r3, #26]
 8016a2c:	f043 0320 	orr.w	r3, r3, #32
 8016a30:	b29a      	uxth	r2, r3
 8016a32:	687b      	ldr	r3, [r7, #4]
 8016a34:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8016a36:	2300      	movs	r3, #0
 8016a38:	e004      	b.n	8016a44 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8016a3a:	2101      	movs	r1, #1
 8016a3c:	6878      	ldr	r0, [r7, #4]
 8016a3e:	f000 f80b 	bl	8016a58 <tcp_enqueue_flags>
 8016a42:	4603      	mov	r3, r0
}
 8016a44:	4618      	mov	r0, r3
 8016a46:	3714      	adds	r7, #20
 8016a48:	46bd      	mov	sp, r7
 8016a4a:	bd90      	pop	{r4, r7, pc}
 8016a4c:	08020810 	.word	0x08020810
 8016a50:	08020c18 	.word	0x08020c18
 8016a54:	08020864 	.word	0x08020864

08016a58 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8016a58:	b580      	push	{r7, lr}
 8016a5a:	b08a      	sub	sp, #40	; 0x28
 8016a5c:	af02      	add	r7, sp, #8
 8016a5e:	6078      	str	r0, [r7, #4]
 8016a60:	460b      	mov	r3, r1
 8016a62:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8016a64:	2300      	movs	r3, #0
 8016a66:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8016a68:	2300      	movs	r3, #0
 8016a6a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8016a6c:	78fb      	ldrb	r3, [r7, #3]
 8016a6e:	f003 0303 	and.w	r3, r3, #3
 8016a72:	2b00      	cmp	r3, #0
 8016a74:	d106      	bne.n	8016a84 <tcp_enqueue_flags+0x2c>
 8016a76:	4b67      	ldr	r3, [pc, #412]	; (8016c14 <tcp_enqueue_flags+0x1bc>)
 8016a78:	f240 4211 	movw	r2, #1041	; 0x411
 8016a7c:	4966      	ldr	r1, [pc, #408]	; (8016c18 <tcp_enqueue_flags+0x1c0>)
 8016a7e:	4867      	ldr	r0, [pc, #412]	; (8016c1c <tcp_enqueue_flags+0x1c4>)
 8016a80:	f005 f91c 	bl	801bcbc <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	d106      	bne.n	8016a98 <tcp_enqueue_flags+0x40>
 8016a8a:	4b62      	ldr	r3, [pc, #392]	; (8016c14 <tcp_enqueue_flags+0x1bc>)
 8016a8c:	f240 4213 	movw	r2, #1043	; 0x413
 8016a90:	4963      	ldr	r1, [pc, #396]	; (8016c20 <tcp_enqueue_flags+0x1c8>)
 8016a92:	4862      	ldr	r0, [pc, #392]	; (8016c1c <tcp_enqueue_flags+0x1c4>)
 8016a94:	f005 f912 	bl	801bcbc <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8016a98:	78fb      	ldrb	r3, [r7, #3]
 8016a9a:	f003 0302 	and.w	r3, r3, #2
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d001      	beq.n	8016aa6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8016aa2:	2301      	movs	r3, #1
 8016aa4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016aa6:	7ffb      	ldrb	r3, [r7, #31]
 8016aa8:	009b      	lsls	r3, r3, #2
 8016aaa:	b2db      	uxtb	r3, r3
 8016aac:	f003 0304 	and.w	r3, r3, #4
 8016ab0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8016ab2:	7dfb      	ldrb	r3, [r7, #23]
 8016ab4:	b29b      	uxth	r3, r3
 8016ab6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016aba:	4619      	mov	r1, r3
 8016abc:	2036      	movs	r0, #54	; 0x36
 8016abe:	f7fa fab7 	bl	8011030 <pbuf_alloc>
 8016ac2:	6138      	str	r0, [r7, #16]
 8016ac4:	693b      	ldr	r3, [r7, #16]
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	d109      	bne.n	8016ade <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	8b5b      	ldrh	r3, [r3, #26]
 8016ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016ad2:	b29a      	uxth	r2, r3
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8016adc:	e095      	b.n	8016c0a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8016ade:	693b      	ldr	r3, [r7, #16]
 8016ae0:	895a      	ldrh	r2, [r3, #10]
 8016ae2:	7dfb      	ldrb	r3, [r7, #23]
 8016ae4:	b29b      	uxth	r3, r3
 8016ae6:	429a      	cmp	r2, r3
 8016ae8:	d206      	bcs.n	8016af8 <tcp_enqueue_flags+0xa0>
 8016aea:	4b4a      	ldr	r3, [pc, #296]	; (8016c14 <tcp_enqueue_flags+0x1bc>)
 8016aec:	f240 4239 	movw	r2, #1081	; 0x439
 8016af0:	494c      	ldr	r1, [pc, #304]	; (8016c24 <tcp_enqueue_flags+0x1cc>)
 8016af2:	484a      	ldr	r0, [pc, #296]	; (8016c1c <tcp_enqueue_flags+0x1c4>)
 8016af4:	f005 f8e2 	bl	801bcbc <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8016af8:	687b      	ldr	r3, [r7, #4]
 8016afa:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8016afc:	78fa      	ldrb	r2, [r7, #3]
 8016afe:	7ffb      	ldrb	r3, [r7, #31]
 8016b00:	9300      	str	r3, [sp, #0]
 8016b02:	460b      	mov	r3, r1
 8016b04:	6939      	ldr	r1, [r7, #16]
 8016b06:	6878      	ldr	r0, [r7, #4]
 8016b08:	f7ff f918 	bl	8015d3c <tcp_create_segment>
 8016b0c:	60f8      	str	r0, [r7, #12]
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	d109      	bne.n	8016b28 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	8b5b      	ldrh	r3, [r3, #26]
 8016b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016b1c:	b29a      	uxth	r2, r3
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016b22:	f04f 33ff 	mov.w	r3, #4294967295
 8016b26:	e070      	b.n	8016c0a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8016b28:	68fb      	ldr	r3, [r7, #12]
 8016b2a:	68db      	ldr	r3, [r3, #12]
 8016b2c:	f003 0303 	and.w	r3, r3, #3
 8016b30:	2b00      	cmp	r3, #0
 8016b32:	d006      	beq.n	8016b42 <tcp_enqueue_flags+0xea>
 8016b34:	4b37      	ldr	r3, [pc, #220]	; (8016c14 <tcp_enqueue_flags+0x1bc>)
 8016b36:	f240 4242 	movw	r2, #1090	; 0x442
 8016b3a:	493b      	ldr	r1, [pc, #236]	; (8016c28 <tcp_enqueue_flags+0x1d0>)
 8016b3c:	4837      	ldr	r0, [pc, #220]	; (8016c1c <tcp_enqueue_flags+0x1c4>)
 8016b3e:	f005 f8bd 	bl	801bcbc <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8016b42:	68fb      	ldr	r3, [r7, #12]
 8016b44:	891b      	ldrh	r3, [r3, #8]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d006      	beq.n	8016b58 <tcp_enqueue_flags+0x100>
 8016b4a:	4b32      	ldr	r3, [pc, #200]	; (8016c14 <tcp_enqueue_flags+0x1bc>)
 8016b4c:	f240 4243 	movw	r2, #1091	; 0x443
 8016b50:	4936      	ldr	r1, [pc, #216]	; (8016c2c <tcp_enqueue_flags+0x1d4>)
 8016b52:	4832      	ldr	r0, [pc, #200]	; (8016c1c <tcp_enqueue_flags+0x1c4>)
 8016b54:	f005 f8b2 	bl	801bcbc <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b5c:	2b00      	cmp	r3, #0
 8016b5e:	d103      	bne.n	8016b68 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	68fa      	ldr	r2, [r7, #12]
 8016b64:	66da      	str	r2, [r3, #108]	; 0x6c
 8016b66:	e00d      	b.n	8016b84 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b6c:	61bb      	str	r3, [r7, #24]
 8016b6e:	e002      	b.n	8016b76 <tcp_enqueue_flags+0x11e>
 8016b70:	69bb      	ldr	r3, [r7, #24]
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	61bb      	str	r3, [r7, #24]
 8016b76:	69bb      	ldr	r3, [r7, #24]
 8016b78:	681b      	ldr	r3, [r3, #0]
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d1f8      	bne.n	8016b70 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8016b7e:	69bb      	ldr	r3, [r7, #24]
 8016b80:	68fa      	ldr	r2, [r7, #12]
 8016b82:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	2200      	movs	r2, #0
 8016b88:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8016b8c:	78fb      	ldrb	r3, [r7, #3]
 8016b8e:	f003 0302 	and.w	r3, r3, #2
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	d104      	bne.n	8016ba0 <tcp_enqueue_flags+0x148>
 8016b96:	78fb      	ldrb	r3, [r7, #3]
 8016b98:	f003 0301 	and.w	r3, r3, #1
 8016b9c:	2b00      	cmp	r3, #0
 8016b9e:	d004      	beq.n	8016baa <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8016ba4:	1c5a      	adds	r2, r3, #1
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8016baa:	78fb      	ldrb	r3, [r7, #3]
 8016bac:	f003 0301 	and.w	r3, r3, #1
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d006      	beq.n	8016bc2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	8b5b      	ldrh	r3, [r3, #26]
 8016bb8:	f043 0320 	orr.w	r3, r3, #32
 8016bbc:	b29a      	uxth	r2, r3
 8016bbe:	687b      	ldr	r3, [r7, #4]
 8016bc0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8016bc2:	68fb      	ldr	r3, [r7, #12]
 8016bc4:	685b      	ldr	r3, [r3, #4]
 8016bc6:	4618      	mov	r0, r3
 8016bc8:	f7fa fdd6 	bl	8011778 <pbuf_clen>
 8016bcc:	4603      	mov	r3, r0
 8016bce:	461a      	mov	r2, r3
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016bd6:	4413      	add	r3, r2
 8016bd8:	b29a      	uxth	r2, r3
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016be6:	2b00      	cmp	r3, #0
 8016be8:	d00e      	beq.n	8016c08 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d10a      	bne.n	8016c08 <tcp_enqueue_flags+0x1b0>
 8016bf2:	687b      	ldr	r3, [r7, #4]
 8016bf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016bf6:	2b00      	cmp	r3, #0
 8016bf8:	d106      	bne.n	8016c08 <tcp_enqueue_flags+0x1b0>
 8016bfa:	4b06      	ldr	r3, [pc, #24]	; (8016c14 <tcp_enqueue_flags+0x1bc>)
 8016bfc:	f240 4265 	movw	r2, #1125	; 0x465
 8016c00:	490b      	ldr	r1, [pc, #44]	; (8016c30 <tcp_enqueue_flags+0x1d8>)
 8016c02:	4806      	ldr	r0, [pc, #24]	; (8016c1c <tcp_enqueue_flags+0x1c4>)
 8016c04:	f005 f85a 	bl	801bcbc <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8016c08:	2300      	movs	r3, #0
}
 8016c0a:	4618      	mov	r0, r3
 8016c0c:	3720      	adds	r7, #32
 8016c0e:	46bd      	mov	sp, r7
 8016c10:	bd80      	pop	{r7, pc}
 8016c12:	bf00      	nop
 8016c14:	08020810 	.word	0x08020810
 8016c18:	08020c34 	.word	0x08020c34
 8016c1c:	08020864 	.word	0x08020864
 8016c20:	08020c8c 	.word	0x08020c8c
 8016c24:	08020cac 	.word	0x08020cac
 8016c28:	08020ce8 	.word	0x08020ce8
 8016c2c:	08020d00 	.word	0x08020d00
 8016c30:	08020d2c 	.word	0x08020d2c

08016c34 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8016c34:	b5b0      	push	{r4, r5, r7, lr}
 8016c36:	b08a      	sub	sp, #40	; 0x28
 8016c38:	af00      	add	r7, sp, #0
 8016c3a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d106      	bne.n	8016c50 <tcp_output+0x1c>
 8016c42:	4b9e      	ldr	r3, [pc, #632]	; (8016ebc <tcp_output+0x288>)
 8016c44:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8016c48:	499d      	ldr	r1, [pc, #628]	; (8016ec0 <tcp_output+0x28c>)
 8016c4a:	489e      	ldr	r0, [pc, #632]	; (8016ec4 <tcp_output+0x290>)
 8016c4c:	f005 f836 	bl	801bcbc <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	7d1b      	ldrb	r3, [r3, #20]
 8016c54:	2b01      	cmp	r3, #1
 8016c56:	d106      	bne.n	8016c66 <tcp_output+0x32>
 8016c58:	4b98      	ldr	r3, [pc, #608]	; (8016ebc <tcp_output+0x288>)
 8016c5a:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8016c5e:	499a      	ldr	r1, [pc, #616]	; (8016ec8 <tcp_output+0x294>)
 8016c60:	4898      	ldr	r0, [pc, #608]	; (8016ec4 <tcp_output+0x290>)
 8016c62:	f005 f82b 	bl	801bcbc <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8016c66:	4b99      	ldr	r3, [pc, #612]	; (8016ecc <tcp_output+0x298>)
 8016c68:	681b      	ldr	r3, [r3, #0]
 8016c6a:	687a      	ldr	r2, [r7, #4]
 8016c6c:	429a      	cmp	r2, r3
 8016c6e:	d101      	bne.n	8016c74 <tcp_output+0x40>
    return ERR_OK;
 8016c70:	2300      	movs	r3, #0
 8016c72:	e1ce      	b.n	8017012 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016c80:	4293      	cmp	r3, r2
 8016c82:	bf28      	it	cs
 8016c84:	4613      	movcs	r3, r2
 8016c86:	b29b      	uxth	r3, r3
 8016c88:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016c8e:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8016c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d10b      	bne.n	8016cae <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	8b5b      	ldrh	r3, [r3, #26]
 8016c9a:	f003 0302 	and.w	r3, r3, #2
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	f000 81aa 	beq.w	8016ff8 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8016ca4:	6878      	ldr	r0, [r7, #4]
 8016ca6:	f000 fdcb 	bl	8017840 <tcp_send_empty_ack>
 8016caa:	4603      	mov	r3, r0
 8016cac:	e1b1      	b.n	8017012 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8016cae:	6879      	ldr	r1, [r7, #4]
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	3304      	adds	r3, #4
 8016cb4:	461a      	mov	r2, r3
 8016cb6:	6878      	ldr	r0, [r7, #4]
 8016cb8:	f7ff f824 	bl	8015d04 <tcp_route>
 8016cbc:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8016cbe:	697b      	ldr	r3, [r7, #20]
 8016cc0:	2b00      	cmp	r3, #0
 8016cc2:	d102      	bne.n	8016cca <tcp_output+0x96>
    return ERR_RTE;
 8016cc4:	f06f 0303 	mvn.w	r3, #3
 8016cc8:	e1a3      	b.n	8017012 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d003      	beq.n	8016cd8 <tcp_output+0xa4>
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	681b      	ldr	r3, [r3, #0]
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d111      	bne.n	8016cfc <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8016cd8:	697b      	ldr	r3, [r7, #20]
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	d002      	beq.n	8016ce4 <tcp_output+0xb0>
 8016cde:	697b      	ldr	r3, [r7, #20]
 8016ce0:	3304      	adds	r3, #4
 8016ce2:	e000      	b.n	8016ce6 <tcp_output+0xb2>
 8016ce4:	2300      	movs	r3, #0
 8016ce6:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8016ce8:	693b      	ldr	r3, [r7, #16]
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d102      	bne.n	8016cf4 <tcp_output+0xc0>
      return ERR_RTE;
 8016cee:	f06f 0303 	mvn.w	r3, #3
 8016cf2:	e18e      	b.n	8017012 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8016cf4:	693b      	ldr	r3, [r7, #16]
 8016cf6:	681a      	ldr	r2, [r3, #0]
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8016cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cfe:	68db      	ldr	r3, [r3, #12]
 8016d00:	685b      	ldr	r3, [r3, #4]
 8016d02:	4618      	mov	r0, r3
 8016d04:	f7f9 f8e1 	bl	800feca <lwip_htonl>
 8016d08:	4602      	mov	r2, r0
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016d0e:	1ad3      	subs	r3, r2, r3
 8016d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016d12:	8912      	ldrh	r2, [r2, #8]
 8016d14:	4413      	add	r3, r2
 8016d16:	69ba      	ldr	r2, [r7, #24]
 8016d18:	429a      	cmp	r2, r3
 8016d1a:	d227      	bcs.n	8016d6c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8016d1c:	687b      	ldr	r3, [r7, #4]
 8016d1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016d22:	461a      	mov	r2, r3
 8016d24:	69bb      	ldr	r3, [r7, #24]
 8016d26:	4293      	cmp	r3, r2
 8016d28:	d114      	bne.n	8016d54 <tcp_output+0x120>
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016d2e:	2b00      	cmp	r3, #0
 8016d30:	d110      	bne.n	8016d54 <tcp_output+0x120>
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	d10b      	bne.n	8016d54 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	2200      	movs	r2, #0
 8016d40:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	2201      	movs	r2, #1
 8016d48:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	2200      	movs	r2, #0
 8016d50:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	8b5b      	ldrh	r3, [r3, #26]
 8016d58:	f003 0302 	and.w	r3, r3, #2
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	f000 814d 	beq.w	8016ffc <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8016d62:	6878      	ldr	r0, [r7, #4]
 8016d64:	f000 fd6c 	bl	8017840 <tcp_send_empty_ack>
 8016d68:	4603      	mov	r3, r0
 8016d6a:	e152      	b.n	8017012 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	2200      	movs	r2, #0
 8016d70:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016d78:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8016d7a:	6a3b      	ldr	r3, [r7, #32]
 8016d7c:	2b00      	cmp	r3, #0
 8016d7e:	f000 811c 	beq.w	8016fba <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8016d82:	e002      	b.n	8016d8a <tcp_output+0x156>
 8016d84:	6a3b      	ldr	r3, [r7, #32]
 8016d86:	681b      	ldr	r3, [r3, #0]
 8016d88:	623b      	str	r3, [r7, #32]
 8016d8a:	6a3b      	ldr	r3, [r7, #32]
 8016d8c:	681b      	ldr	r3, [r3, #0]
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	d1f8      	bne.n	8016d84 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8016d92:	e112      	b.n	8016fba <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8016d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d96:	68db      	ldr	r3, [r3, #12]
 8016d98:	899b      	ldrh	r3, [r3, #12]
 8016d9a:	b29b      	uxth	r3, r3
 8016d9c:	4618      	mov	r0, r3
 8016d9e:	f7f9 f87f 	bl	800fea0 <lwip_htons>
 8016da2:	4603      	mov	r3, r0
 8016da4:	b2db      	uxtb	r3, r3
 8016da6:	f003 0304 	and.w	r3, r3, #4
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d006      	beq.n	8016dbc <tcp_output+0x188>
 8016dae:	4b43      	ldr	r3, [pc, #268]	; (8016ebc <tcp_output+0x288>)
 8016db0:	f240 5236 	movw	r2, #1334	; 0x536
 8016db4:	4946      	ldr	r1, [pc, #280]	; (8016ed0 <tcp_output+0x29c>)
 8016db6:	4843      	ldr	r0, [pc, #268]	; (8016ec4 <tcp_output+0x290>)
 8016db8:	f004 ff80 	bl	801bcbc <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d01f      	beq.n	8016e04 <tcp_output+0x1d0>
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	8b5b      	ldrh	r3, [r3, #26]
 8016dc8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	d119      	bne.n	8016e04 <tcp_output+0x1d0>
 8016dd0:	687b      	ldr	r3, [r7, #4]
 8016dd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016dd4:	2b00      	cmp	r3, #0
 8016dd6:	d00b      	beq.n	8016df0 <tcp_output+0x1bc>
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ddc:	681b      	ldr	r3, [r3, #0]
 8016dde:	2b00      	cmp	r3, #0
 8016de0:	d110      	bne.n	8016e04 <tcp_output+0x1d0>
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016de6:	891a      	ldrh	r2, [r3, #8]
 8016de8:	687b      	ldr	r3, [r7, #4]
 8016dea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016dec:	429a      	cmp	r2, r3
 8016dee:	d209      	bcs.n	8016e04 <tcp_output+0x1d0>
 8016df0:	687b      	ldr	r3, [r7, #4]
 8016df2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	d004      	beq.n	8016e04 <tcp_output+0x1d0>
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016e00:	2b08      	cmp	r3, #8
 8016e02:	d901      	bls.n	8016e08 <tcp_output+0x1d4>
 8016e04:	2301      	movs	r3, #1
 8016e06:	e000      	b.n	8016e0a <tcp_output+0x1d6>
 8016e08:	2300      	movs	r3, #0
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d106      	bne.n	8016e1c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	8b5b      	ldrh	r3, [r3, #26]
 8016e12:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	f000 80e4 	beq.w	8016fe4 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	7d1b      	ldrb	r3, [r3, #20]
 8016e20:	2b02      	cmp	r3, #2
 8016e22:	d00d      	beq.n	8016e40 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8016e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e26:	68db      	ldr	r3, [r3, #12]
 8016e28:	899b      	ldrh	r3, [r3, #12]
 8016e2a:	b29c      	uxth	r4, r3
 8016e2c:	2010      	movs	r0, #16
 8016e2e:	f7f9 f837 	bl	800fea0 <lwip_htons>
 8016e32:	4603      	mov	r3, r0
 8016e34:	461a      	mov	r2, r3
 8016e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e38:	68db      	ldr	r3, [r3, #12]
 8016e3a:	4322      	orrs	r2, r4
 8016e3c:	b292      	uxth	r2, r2
 8016e3e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8016e40:	697a      	ldr	r2, [r7, #20]
 8016e42:	6879      	ldr	r1, [r7, #4]
 8016e44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016e46:	f000 f909 	bl	801705c <tcp_output_segment>
 8016e4a:	4603      	mov	r3, r0
 8016e4c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8016e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016e52:	2b00      	cmp	r3, #0
 8016e54:	d009      	beq.n	8016e6a <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016e56:	687b      	ldr	r3, [r7, #4]
 8016e58:	8b5b      	ldrh	r3, [r3, #26]
 8016e5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016e5e:	b29a      	uxth	r2, r3
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	835a      	strh	r2, [r3, #26]
      return err;
 8016e64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016e68:	e0d3      	b.n	8017012 <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8016e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e6c:	681a      	ldr	r2, [r3, #0]
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8016e72:	687b      	ldr	r3, [r7, #4]
 8016e74:	7d1b      	ldrb	r3, [r3, #20]
 8016e76:	2b02      	cmp	r3, #2
 8016e78:	d006      	beq.n	8016e88 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	8b5b      	ldrh	r3, [r3, #26]
 8016e7e:	f023 0303 	bic.w	r3, r3, #3
 8016e82:	b29a      	uxth	r2, r3
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e8a:	68db      	ldr	r3, [r3, #12]
 8016e8c:	685b      	ldr	r3, [r3, #4]
 8016e8e:	4618      	mov	r0, r3
 8016e90:	f7f9 f81b 	bl	800feca <lwip_htonl>
 8016e94:	4604      	mov	r4, r0
 8016e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e98:	891b      	ldrh	r3, [r3, #8]
 8016e9a:	461d      	mov	r5, r3
 8016e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e9e:	68db      	ldr	r3, [r3, #12]
 8016ea0:	899b      	ldrh	r3, [r3, #12]
 8016ea2:	b29b      	uxth	r3, r3
 8016ea4:	4618      	mov	r0, r3
 8016ea6:	f7f8 fffb 	bl	800fea0 <lwip_htons>
 8016eaa:	4603      	mov	r3, r0
 8016eac:	b2db      	uxtb	r3, r3
 8016eae:	f003 0303 	and.w	r3, r3, #3
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d00e      	beq.n	8016ed4 <tcp_output+0x2a0>
 8016eb6:	2301      	movs	r3, #1
 8016eb8:	e00d      	b.n	8016ed6 <tcp_output+0x2a2>
 8016eba:	bf00      	nop
 8016ebc:	08020810 	.word	0x08020810
 8016ec0:	08020d54 	.word	0x08020d54
 8016ec4:	08020864 	.word	0x08020864
 8016ec8:	08020d6c 	.word	0x08020d6c
 8016ecc:	2000d7d0 	.word	0x2000d7d0
 8016ed0:	08020d94 	.word	0x08020d94
 8016ed4:	2300      	movs	r3, #0
 8016ed6:	442b      	add	r3, r5
 8016ed8:	4423      	add	r3, r4
 8016eda:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016ee0:	68bb      	ldr	r3, [r7, #8]
 8016ee2:	1ad3      	subs	r3, r2, r3
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	da02      	bge.n	8016eee <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	68ba      	ldr	r2, [r7, #8]
 8016eec:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8016eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ef0:	891b      	ldrh	r3, [r3, #8]
 8016ef2:	461c      	mov	r4, r3
 8016ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ef6:	68db      	ldr	r3, [r3, #12]
 8016ef8:	899b      	ldrh	r3, [r3, #12]
 8016efa:	b29b      	uxth	r3, r3
 8016efc:	4618      	mov	r0, r3
 8016efe:	f7f8 ffcf 	bl	800fea0 <lwip_htons>
 8016f02:	4603      	mov	r3, r0
 8016f04:	b2db      	uxtb	r3, r3
 8016f06:	f003 0303 	and.w	r3, r3, #3
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	d001      	beq.n	8016f12 <tcp_output+0x2de>
 8016f0e:	2301      	movs	r3, #1
 8016f10:	e000      	b.n	8016f14 <tcp_output+0x2e0>
 8016f12:	2300      	movs	r3, #0
 8016f14:	4423      	add	r3, r4
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d049      	beq.n	8016fae <tcp_output+0x37a>
      seg->next = NULL;
 8016f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f1c:	2200      	movs	r2, #0
 8016f1e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016f24:	2b00      	cmp	r3, #0
 8016f26:	d105      	bne.n	8016f34 <tcp_output+0x300>
        pcb->unacked = seg;
 8016f28:	687b      	ldr	r3, [r7, #4]
 8016f2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016f2c:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8016f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f30:	623b      	str	r3, [r7, #32]
 8016f32:	e03f      	b.n	8016fb4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8016f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f36:	68db      	ldr	r3, [r3, #12]
 8016f38:	685b      	ldr	r3, [r3, #4]
 8016f3a:	4618      	mov	r0, r3
 8016f3c:	f7f8 ffc5 	bl	800feca <lwip_htonl>
 8016f40:	4604      	mov	r4, r0
 8016f42:	6a3b      	ldr	r3, [r7, #32]
 8016f44:	68db      	ldr	r3, [r3, #12]
 8016f46:	685b      	ldr	r3, [r3, #4]
 8016f48:	4618      	mov	r0, r3
 8016f4a:	f7f8 ffbe 	bl	800feca <lwip_htonl>
 8016f4e:	4603      	mov	r3, r0
 8016f50:	1ae3      	subs	r3, r4, r3
 8016f52:	2b00      	cmp	r3, #0
 8016f54:	da24      	bge.n	8016fa0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	3370      	adds	r3, #112	; 0x70
 8016f5a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016f5c:	e002      	b.n	8016f64 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8016f5e:	69fb      	ldr	r3, [r7, #28]
 8016f60:	681b      	ldr	r3, [r3, #0]
 8016f62:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016f64:	69fb      	ldr	r3, [r7, #28]
 8016f66:	681b      	ldr	r3, [r3, #0]
 8016f68:	2b00      	cmp	r3, #0
 8016f6a:	d011      	beq.n	8016f90 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016f6c:	69fb      	ldr	r3, [r7, #28]
 8016f6e:	681b      	ldr	r3, [r3, #0]
 8016f70:	68db      	ldr	r3, [r3, #12]
 8016f72:	685b      	ldr	r3, [r3, #4]
 8016f74:	4618      	mov	r0, r3
 8016f76:	f7f8 ffa8 	bl	800feca <lwip_htonl>
 8016f7a:	4604      	mov	r4, r0
 8016f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f7e:	68db      	ldr	r3, [r3, #12]
 8016f80:	685b      	ldr	r3, [r3, #4]
 8016f82:	4618      	mov	r0, r3
 8016f84:	f7f8 ffa1 	bl	800feca <lwip_htonl>
 8016f88:	4603      	mov	r3, r0
 8016f8a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	dbe6      	blt.n	8016f5e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8016f90:	69fb      	ldr	r3, [r7, #28]
 8016f92:	681a      	ldr	r2, [r3, #0]
 8016f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f96:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016f98:	69fb      	ldr	r3, [r7, #28]
 8016f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016f9c:	601a      	str	r2, [r3, #0]
 8016f9e:	e009      	b.n	8016fb4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016fa0:	6a3b      	ldr	r3, [r7, #32]
 8016fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016fa4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8016fa6:	6a3b      	ldr	r3, [r7, #32]
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	623b      	str	r3, [r7, #32]
 8016fac:	e002      	b.n	8016fb4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8016fae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016fb0:	f7fb ff1d 	bl	8012dee <tcp_seg_free>
    }
    seg = pcb->unsent;
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016fb8:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8016fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d012      	beq.n	8016fe6 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016fc2:	68db      	ldr	r3, [r3, #12]
 8016fc4:	685b      	ldr	r3, [r3, #4]
 8016fc6:	4618      	mov	r0, r3
 8016fc8:	f7f8 ff7f 	bl	800feca <lwip_htonl>
 8016fcc:	4602      	mov	r2, r0
 8016fce:	687b      	ldr	r3, [r7, #4]
 8016fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016fd2:	1ad3      	subs	r3, r2, r3
 8016fd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016fd6:	8912      	ldrh	r2, [r2, #8]
 8016fd8:	4413      	add	r3, r2
  while (seg != NULL &&
 8016fda:	69ba      	ldr	r2, [r7, #24]
 8016fdc:	429a      	cmp	r2, r3
 8016fde:	f4bf aed9 	bcs.w	8016d94 <tcp_output+0x160>
 8016fe2:	e000      	b.n	8016fe6 <tcp_output+0x3b2>
      break;
 8016fe4:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016fea:	2b00      	cmp	r3, #0
 8016fec:	d108      	bne.n	8017000 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016fee:	687b      	ldr	r3, [r7, #4]
 8016ff0:	2200      	movs	r2, #0
 8016ff2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8016ff6:	e004      	b.n	8017002 <tcp_output+0x3ce>
    goto output_done;
 8016ff8:	bf00      	nop
 8016ffa:	e002      	b.n	8017002 <tcp_output+0x3ce>
    goto output_done;
 8016ffc:	bf00      	nop
 8016ffe:	e000      	b.n	8017002 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8017000:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	8b5b      	ldrh	r3, [r3, #26]
 8017006:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801700a:	b29a      	uxth	r2, r3
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8017010:	2300      	movs	r3, #0
}
 8017012:	4618      	mov	r0, r3
 8017014:	3728      	adds	r7, #40	; 0x28
 8017016:	46bd      	mov	sp, r7
 8017018:	bdb0      	pop	{r4, r5, r7, pc}
 801701a:	bf00      	nop

0801701c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801701c:	b580      	push	{r7, lr}
 801701e:	b082      	sub	sp, #8
 8017020:	af00      	add	r7, sp, #0
 8017022:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	2b00      	cmp	r3, #0
 8017028:	d106      	bne.n	8017038 <tcp_output_segment_busy+0x1c>
 801702a:	4b09      	ldr	r3, [pc, #36]	; (8017050 <tcp_output_segment_busy+0x34>)
 801702c:	f240 529a 	movw	r2, #1434	; 0x59a
 8017030:	4908      	ldr	r1, [pc, #32]	; (8017054 <tcp_output_segment_busy+0x38>)
 8017032:	4809      	ldr	r0, [pc, #36]	; (8017058 <tcp_output_segment_busy+0x3c>)
 8017034:	f004 fe42 	bl	801bcbc <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8017038:	687b      	ldr	r3, [r7, #4]
 801703a:	685b      	ldr	r3, [r3, #4]
 801703c:	7b9b      	ldrb	r3, [r3, #14]
 801703e:	2b01      	cmp	r3, #1
 8017040:	d001      	beq.n	8017046 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8017042:	2301      	movs	r3, #1
 8017044:	e000      	b.n	8017048 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8017046:	2300      	movs	r3, #0
}
 8017048:	4618      	mov	r0, r3
 801704a:	3708      	adds	r7, #8
 801704c:	46bd      	mov	sp, r7
 801704e:	bd80      	pop	{r7, pc}
 8017050:	08020810 	.word	0x08020810
 8017054:	08020dac 	.word	0x08020dac
 8017058:	08020864 	.word	0x08020864

0801705c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801705c:	b5b0      	push	{r4, r5, r7, lr}
 801705e:	b08c      	sub	sp, #48	; 0x30
 8017060:	af04      	add	r7, sp, #16
 8017062:	60f8      	str	r0, [r7, #12]
 8017064:	60b9      	str	r1, [r7, #8]
 8017066:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8017068:	68fb      	ldr	r3, [r7, #12]
 801706a:	2b00      	cmp	r3, #0
 801706c:	d106      	bne.n	801707c <tcp_output_segment+0x20>
 801706e:	4b63      	ldr	r3, [pc, #396]	; (80171fc <tcp_output_segment+0x1a0>)
 8017070:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8017074:	4962      	ldr	r1, [pc, #392]	; (8017200 <tcp_output_segment+0x1a4>)
 8017076:	4863      	ldr	r0, [pc, #396]	; (8017204 <tcp_output_segment+0x1a8>)
 8017078:	f004 fe20 	bl	801bcbc <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801707c:	68bb      	ldr	r3, [r7, #8]
 801707e:	2b00      	cmp	r3, #0
 8017080:	d106      	bne.n	8017090 <tcp_output_segment+0x34>
 8017082:	4b5e      	ldr	r3, [pc, #376]	; (80171fc <tcp_output_segment+0x1a0>)
 8017084:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8017088:	495f      	ldr	r1, [pc, #380]	; (8017208 <tcp_output_segment+0x1ac>)
 801708a:	485e      	ldr	r0, [pc, #376]	; (8017204 <tcp_output_segment+0x1a8>)
 801708c:	f004 fe16 	bl	801bcbc <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8017090:	687b      	ldr	r3, [r7, #4]
 8017092:	2b00      	cmp	r3, #0
 8017094:	d106      	bne.n	80170a4 <tcp_output_segment+0x48>
 8017096:	4b59      	ldr	r3, [pc, #356]	; (80171fc <tcp_output_segment+0x1a0>)
 8017098:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801709c:	495b      	ldr	r1, [pc, #364]	; (801720c <tcp_output_segment+0x1b0>)
 801709e:	4859      	ldr	r0, [pc, #356]	; (8017204 <tcp_output_segment+0x1a8>)
 80170a0:	f004 fe0c 	bl	801bcbc <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80170a4:	68f8      	ldr	r0, [r7, #12]
 80170a6:	f7ff ffb9 	bl	801701c <tcp_output_segment_busy>
 80170aa:	4603      	mov	r3, r0
 80170ac:	2b00      	cmp	r3, #0
 80170ae:	d001      	beq.n	80170b4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80170b0:	2300      	movs	r3, #0
 80170b2:	e09f      	b.n	80171f4 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80170b4:	68bb      	ldr	r3, [r7, #8]
 80170b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80170b8:	68fb      	ldr	r3, [r7, #12]
 80170ba:	68dc      	ldr	r4, [r3, #12]
 80170bc:	4610      	mov	r0, r2
 80170be:	f7f8 ff04 	bl	800feca <lwip_htonl>
 80170c2:	4603      	mov	r3, r0
 80170c4:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80170c6:	68bb      	ldr	r3, [r7, #8]
 80170c8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80170ca:	68fb      	ldr	r3, [r7, #12]
 80170cc:	68dc      	ldr	r4, [r3, #12]
 80170ce:	4610      	mov	r0, r2
 80170d0:	f7f8 fee6 	bl	800fea0 <lwip_htons>
 80170d4:	4603      	mov	r3, r0
 80170d6:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80170d8:	68bb      	ldr	r3, [r7, #8]
 80170da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80170dc:	68ba      	ldr	r2, [r7, #8]
 80170de:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80170e0:	441a      	add	r2, r3
 80170e2:	68bb      	ldr	r3, [r7, #8]
 80170e4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80170e6:	68fb      	ldr	r3, [r7, #12]
 80170e8:	68db      	ldr	r3, [r3, #12]
 80170ea:	3314      	adds	r3, #20
 80170ec:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80170ee:	68fb      	ldr	r3, [r7, #12]
 80170f0:	7a9b      	ldrb	r3, [r3, #10]
 80170f2:	f003 0301 	and.w	r3, r3, #1
 80170f6:	2b00      	cmp	r3, #0
 80170f8:	d015      	beq.n	8017126 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80170fa:	68bb      	ldr	r3, [r7, #8]
 80170fc:	3304      	adds	r3, #4
 80170fe:	461a      	mov	r2, r3
 8017100:	6879      	ldr	r1, [r7, #4]
 8017102:	f44f 7006 	mov.w	r0, #536	; 0x218
 8017106:	f7fc fa37 	bl	8013578 <tcp_eff_send_mss_netif>
 801710a:	4603      	mov	r3, r0
 801710c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801710e:	8b7b      	ldrh	r3, [r7, #26]
 8017110:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8017114:	4618      	mov	r0, r3
 8017116:	f7f8 fed8 	bl	800feca <lwip_htonl>
 801711a:	4602      	mov	r2, r0
 801711c:	69fb      	ldr	r3, [r7, #28]
 801711e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8017120:	69fb      	ldr	r3, [r7, #28]
 8017122:	3304      	adds	r3, #4
 8017124:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8017126:	68bb      	ldr	r3, [r7, #8]
 8017128:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801712c:	2b00      	cmp	r3, #0
 801712e:	da02      	bge.n	8017136 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8017130:	68bb      	ldr	r3, [r7, #8]
 8017132:	2200      	movs	r2, #0
 8017134:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8017136:	68bb      	ldr	r3, [r7, #8]
 8017138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801713a:	2b00      	cmp	r3, #0
 801713c:	d10c      	bne.n	8017158 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801713e:	4b34      	ldr	r3, [pc, #208]	; (8017210 <tcp_output_segment+0x1b4>)
 8017140:	681a      	ldr	r2, [r3, #0]
 8017142:	68bb      	ldr	r3, [r7, #8]
 8017144:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8017146:	68fb      	ldr	r3, [r7, #12]
 8017148:	68db      	ldr	r3, [r3, #12]
 801714a:	685b      	ldr	r3, [r3, #4]
 801714c:	4618      	mov	r0, r3
 801714e:	f7f8 febc 	bl	800feca <lwip_htonl>
 8017152:	4602      	mov	r2, r0
 8017154:	68bb      	ldr	r3, [r7, #8]
 8017156:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	68da      	ldr	r2, [r3, #12]
 801715c:	68fb      	ldr	r3, [r7, #12]
 801715e:	685b      	ldr	r3, [r3, #4]
 8017160:	685b      	ldr	r3, [r3, #4]
 8017162:	1ad3      	subs	r3, r2, r3
 8017164:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	685b      	ldr	r3, [r3, #4]
 801716a:	8959      	ldrh	r1, [r3, #10]
 801716c:	68fb      	ldr	r3, [r7, #12]
 801716e:	685b      	ldr	r3, [r3, #4]
 8017170:	8b3a      	ldrh	r2, [r7, #24]
 8017172:	1a8a      	subs	r2, r1, r2
 8017174:	b292      	uxth	r2, r2
 8017176:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8017178:	68fb      	ldr	r3, [r7, #12]
 801717a:	685b      	ldr	r3, [r3, #4]
 801717c:	8919      	ldrh	r1, [r3, #8]
 801717e:	68fb      	ldr	r3, [r7, #12]
 8017180:	685b      	ldr	r3, [r3, #4]
 8017182:	8b3a      	ldrh	r2, [r7, #24]
 8017184:	1a8a      	subs	r2, r1, r2
 8017186:	b292      	uxth	r2, r2
 8017188:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801718a:	68fb      	ldr	r3, [r7, #12]
 801718c:	685b      	ldr	r3, [r3, #4]
 801718e:	68fa      	ldr	r2, [r7, #12]
 8017190:	68d2      	ldr	r2, [r2, #12]
 8017192:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8017194:	68fb      	ldr	r3, [r7, #12]
 8017196:	68db      	ldr	r3, [r3, #12]
 8017198:	2200      	movs	r2, #0
 801719a:	741a      	strb	r2, [r3, #16]
 801719c:	2200      	movs	r2, #0
 801719e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80171a0:	68fb      	ldr	r3, [r7, #12]
 80171a2:	68db      	ldr	r3, [r3, #12]
 80171a4:	f103 0214 	add.w	r2, r3, #20
 80171a8:	68fb      	ldr	r3, [r7, #12]
 80171aa:	7a9b      	ldrb	r3, [r3, #10]
 80171ac:	009b      	lsls	r3, r3, #2
 80171ae:	f003 0304 	and.w	r3, r3, #4
 80171b2:	4413      	add	r3, r2
 80171b4:	69fa      	ldr	r2, [r7, #28]
 80171b6:	429a      	cmp	r2, r3
 80171b8:	d006      	beq.n	80171c8 <tcp_output_segment+0x16c>
 80171ba:	4b10      	ldr	r3, [pc, #64]	; (80171fc <tcp_output_segment+0x1a0>)
 80171bc:	f240 621c 	movw	r2, #1564	; 0x61c
 80171c0:	4914      	ldr	r1, [pc, #80]	; (8017214 <tcp_output_segment+0x1b8>)
 80171c2:	4810      	ldr	r0, [pc, #64]	; (8017204 <tcp_output_segment+0x1a8>)
 80171c4:	f004 fd7a 	bl	801bcbc <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80171c8:	68fb      	ldr	r3, [r7, #12]
 80171ca:	6858      	ldr	r0, [r3, #4]
 80171cc:	68b9      	ldr	r1, [r7, #8]
 80171ce:	68bb      	ldr	r3, [r7, #8]
 80171d0:	1d1c      	adds	r4, r3, #4
 80171d2:	68bb      	ldr	r3, [r7, #8]
 80171d4:	7add      	ldrb	r5, [r3, #11]
 80171d6:	68bb      	ldr	r3, [r7, #8]
 80171d8:	7a9b      	ldrb	r3, [r3, #10]
 80171da:	687a      	ldr	r2, [r7, #4]
 80171dc:	9202      	str	r2, [sp, #8]
 80171de:	2206      	movs	r2, #6
 80171e0:	9201      	str	r2, [sp, #4]
 80171e2:	9300      	str	r3, [sp, #0]
 80171e4:	462b      	mov	r3, r5
 80171e6:	4622      	mov	r2, r4
 80171e8:	f002 fd96 	bl	8019d18 <ip4_output_if>
 80171ec:	4603      	mov	r3, r0
 80171ee:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80171f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80171f4:	4618      	mov	r0, r3
 80171f6:	3720      	adds	r7, #32
 80171f8:	46bd      	mov	sp, r7
 80171fa:	bdb0      	pop	{r4, r5, r7, pc}
 80171fc:	08020810 	.word	0x08020810
 8017200:	08020dd4 	.word	0x08020dd4
 8017204:	08020864 	.word	0x08020864
 8017208:	08020df4 	.word	0x08020df4
 801720c:	08020e14 	.word	0x08020e14
 8017210:	2000d7c0 	.word	0x2000d7c0
 8017214:	08020e38 	.word	0x08020e38

08017218 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8017218:	b5b0      	push	{r4, r5, r7, lr}
 801721a:	b084      	sub	sp, #16
 801721c:	af00      	add	r7, sp, #0
 801721e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	2b00      	cmp	r3, #0
 8017224:	d106      	bne.n	8017234 <tcp_rexmit_rto_prepare+0x1c>
 8017226:	4b31      	ldr	r3, [pc, #196]	; (80172ec <tcp_rexmit_rto_prepare+0xd4>)
 8017228:	f240 6263 	movw	r2, #1635	; 0x663
 801722c:	4930      	ldr	r1, [pc, #192]	; (80172f0 <tcp_rexmit_rto_prepare+0xd8>)
 801722e:	4831      	ldr	r0, [pc, #196]	; (80172f4 <tcp_rexmit_rto_prepare+0xdc>)
 8017230:	f004 fd44 	bl	801bcbc <iprintf>

  if (pcb->unacked == NULL) {
 8017234:	687b      	ldr	r3, [r7, #4]
 8017236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017238:	2b00      	cmp	r3, #0
 801723a:	d102      	bne.n	8017242 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801723c:	f06f 0305 	mvn.w	r3, #5
 8017240:	e050      	b.n	80172e4 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017246:	60fb      	str	r3, [r7, #12]
 8017248:	e00b      	b.n	8017262 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801724a:	68f8      	ldr	r0, [r7, #12]
 801724c:	f7ff fee6 	bl	801701c <tcp_output_segment_busy>
 8017250:	4603      	mov	r3, r0
 8017252:	2b00      	cmp	r3, #0
 8017254:	d002      	beq.n	801725c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8017256:	f06f 0305 	mvn.w	r3, #5
 801725a:	e043      	b.n	80172e4 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801725c:	68fb      	ldr	r3, [r7, #12]
 801725e:	681b      	ldr	r3, [r3, #0]
 8017260:	60fb      	str	r3, [r7, #12]
 8017262:	68fb      	ldr	r3, [r7, #12]
 8017264:	681b      	ldr	r3, [r3, #0]
 8017266:	2b00      	cmp	r3, #0
 8017268:	d1ef      	bne.n	801724a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801726a:	68f8      	ldr	r0, [r7, #12]
 801726c:	f7ff fed6 	bl	801701c <tcp_output_segment_busy>
 8017270:	4603      	mov	r3, r0
 8017272:	2b00      	cmp	r3, #0
 8017274:	d002      	beq.n	801727c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8017276:	f06f 0305 	mvn.w	r3, #5
 801727a:	e033      	b.n	80172e4 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8017280:	68fb      	ldr	r3, [r7, #12]
 8017282:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8017284:	687b      	ldr	r3, [r7, #4]
 8017286:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	2200      	movs	r2, #0
 8017290:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	8b5b      	ldrh	r3, [r3, #26]
 8017296:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801729a:	b29a      	uxth	r2, r3
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80172a0:	68fb      	ldr	r3, [r7, #12]
 80172a2:	68db      	ldr	r3, [r3, #12]
 80172a4:	685b      	ldr	r3, [r3, #4]
 80172a6:	4618      	mov	r0, r3
 80172a8:	f7f8 fe0f 	bl	800feca <lwip_htonl>
 80172ac:	4604      	mov	r4, r0
 80172ae:	68fb      	ldr	r3, [r7, #12]
 80172b0:	891b      	ldrh	r3, [r3, #8]
 80172b2:	461d      	mov	r5, r3
 80172b4:	68fb      	ldr	r3, [r7, #12]
 80172b6:	68db      	ldr	r3, [r3, #12]
 80172b8:	899b      	ldrh	r3, [r3, #12]
 80172ba:	b29b      	uxth	r3, r3
 80172bc:	4618      	mov	r0, r3
 80172be:	f7f8 fdef 	bl	800fea0 <lwip_htons>
 80172c2:	4603      	mov	r3, r0
 80172c4:	b2db      	uxtb	r3, r3
 80172c6:	f003 0303 	and.w	r3, r3, #3
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	d001      	beq.n	80172d2 <tcp_rexmit_rto_prepare+0xba>
 80172ce:	2301      	movs	r3, #1
 80172d0:	e000      	b.n	80172d4 <tcp_rexmit_rto_prepare+0xbc>
 80172d2:	2300      	movs	r3, #0
 80172d4:	442b      	add	r3, r5
 80172d6:	18e2      	adds	r2, r4, r3
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	2200      	movs	r2, #0
 80172e0:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80172e2:	2300      	movs	r3, #0
}
 80172e4:	4618      	mov	r0, r3
 80172e6:	3710      	adds	r7, #16
 80172e8:	46bd      	mov	sp, r7
 80172ea:	bdb0      	pop	{r4, r5, r7, pc}
 80172ec:	08020810 	.word	0x08020810
 80172f0:	08020e4c 	.word	0x08020e4c
 80172f4:	08020864 	.word	0x08020864

080172f8 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80172f8:	b580      	push	{r7, lr}
 80172fa:	b082      	sub	sp, #8
 80172fc:	af00      	add	r7, sp, #0
 80172fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	2b00      	cmp	r3, #0
 8017304:	d106      	bne.n	8017314 <tcp_rexmit_rto_commit+0x1c>
 8017306:	4b0d      	ldr	r3, [pc, #52]	; (801733c <tcp_rexmit_rto_commit+0x44>)
 8017308:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801730c:	490c      	ldr	r1, [pc, #48]	; (8017340 <tcp_rexmit_rto_commit+0x48>)
 801730e:	480d      	ldr	r0, [pc, #52]	; (8017344 <tcp_rexmit_rto_commit+0x4c>)
 8017310:	f004 fcd4 	bl	801bcbc <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8017314:	687b      	ldr	r3, [r7, #4]
 8017316:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801731a:	2bff      	cmp	r3, #255	; 0xff
 801731c:	d007      	beq.n	801732e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017324:	3301      	adds	r3, #1
 8017326:	b2da      	uxtb	r2, r3
 8017328:	687b      	ldr	r3, [r7, #4]
 801732a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801732e:	6878      	ldr	r0, [r7, #4]
 8017330:	f7ff fc80 	bl	8016c34 <tcp_output>
}
 8017334:	bf00      	nop
 8017336:	3708      	adds	r7, #8
 8017338:	46bd      	mov	sp, r7
 801733a:	bd80      	pop	{r7, pc}
 801733c:	08020810 	.word	0x08020810
 8017340:	08020e70 	.word	0x08020e70
 8017344:	08020864 	.word	0x08020864

08017348 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8017348:	b580      	push	{r7, lr}
 801734a:	b082      	sub	sp, #8
 801734c:	af00      	add	r7, sp, #0
 801734e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8017350:	687b      	ldr	r3, [r7, #4]
 8017352:	2b00      	cmp	r3, #0
 8017354:	d106      	bne.n	8017364 <tcp_rexmit_rto+0x1c>
 8017356:	4b0a      	ldr	r3, [pc, #40]	; (8017380 <tcp_rexmit_rto+0x38>)
 8017358:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801735c:	4909      	ldr	r1, [pc, #36]	; (8017384 <tcp_rexmit_rto+0x3c>)
 801735e:	480a      	ldr	r0, [pc, #40]	; (8017388 <tcp_rexmit_rto+0x40>)
 8017360:	f004 fcac 	bl	801bcbc <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8017364:	6878      	ldr	r0, [r7, #4]
 8017366:	f7ff ff57 	bl	8017218 <tcp_rexmit_rto_prepare>
 801736a:	4603      	mov	r3, r0
 801736c:	2b00      	cmp	r3, #0
 801736e:	d102      	bne.n	8017376 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8017370:	6878      	ldr	r0, [r7, #4]
 8017372:	f7ff ffc1 	bl	80172f8 <tcp_rexmit_rto_commit>
  }
}
 8017376:	bf00      	nop
 8017378:	3708      	adds	r7, #8
 801737a:	46bd      	mov	sp, r7
 801737c:	bd80      	pop	{r7, pc}
 801737e:	bf00      	nop
 8017380:	08020810 	.word	0x08020810
 8017384:	08020e94 	.word	0x08020e94
 8017388:	08020864 	.word	0x08020864

0801738c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801738c:	b590      	push	{r4, r7, lr}
 801738e:	b085      	sub	sp, #20
 8017390:	af00      	add	r7, sp, #0
 8017392:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	2b00      	cmp	r3, #0
 8017398:	d106      	bne.n	80173a8 <tcp_rexmit+0x1c>
 801739a:	4b2f      	ldr	r3, [pc, #188]	; (8017458 <tcp_rexmit+0xcc>)
 801739c:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80173a0:	492e      	ldr	r1, [pc, #184]	; (801745c <tcp_rexmit+0xd0>)
 80173a2:	482f      	ldr	r0, [pc, #188]	; (8017460 <tcp_rexmit+0xd4>)
 80173a4:	f004 fc8a 	bl	801bcbc <iprintf>

  if (pcb->unacked == NULL) {
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80173ac:	2b00      	cmp	r3, #0
 80173ae:	d102      	bne.n	80173b6 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80173b0:	f06f 0305 	mvn.w	r3, #5
 80173b4:	e04c      	b.n	8017450 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80173ba:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80173bc:	68b8      	ldr	r0, [r7, #8]
 80173be:	f7ff fe2d 	bl	801701c <tcp_output_segment_busy>
 80173c2:	4603      	mov	r3, r0
 80173c4:	2b00      	cmp	r3, #0
 80173c6:	d002      	beq.n	80173ce <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80173c8:	f06f 0305 	mvn.w	r3, #5
 80173cc:	e040      	b.n	8017450 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80173ce:	68bb      	ldr	r3, [r7, #8]
 80173d0:	681a      	ldr	r2, [r3, #0]
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	336c      	adds	r3, #108	; 0x6c
 80173da:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80173dc:	e002      	b.n	80173e4 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80173de:	68fb      	ldr	r3, [r7, #12]
 80173e0:	681b      	ldr	r3, [r3, #0]
 80173e2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80173e4:	68fb      	ldr	r3, [r7, #12]
 80173e6:	681b      	ldr	r3, [r3, #0]
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	d011      	beq.n	8017410 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80173ec:	68fb      	ldr	r3, [r7, #12]
 80173ee:	681b      	ldr	r3, [r3, #0]
 80173f0:	68db      	ldr	r3, [r3, #12]
 80173f2:	685b      	ldr	r3, [r3, #4]
 80173f4:	4618      	mov	r0, r3
 80173f6:	f7f8 fd68 	bl	800feca <lwip_htonl>
 80173fa:	4604      	mov	r4, r0
 80173fc:	68bb      	ldr	r3, [r7, #8]
 80173fe:	68db      	ldr	r3, [r3, #12]
 8017400:	685b      	ldr	r3, [r3, #4]
 8017402:	4618      	mov	r0, r3
 8017404:	f7f8 fd61 	bl	800feca <lwip_htonl>
 8017408:	4603      	mov	r3, r0
 801740a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801740c:	2b00      	cmp	r3, #0
 801740e:	dbe6      	blt.n	80173de <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8017410:	68fb      	ldr	r3, [r7, #12]
 8017412:	681a      	ldr	r2, [r3, #0]
 8017414:	68bb      	ldr	r3, [r7, #8]
 8017416:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8017418:	68fb      	ldr	r3, [r7, #12]
 801741a:	68ba      	ldr	r2, [r7, #8]
 801741c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801741e:	68bb      	ldr	r3, [r7, #8]
 8017420:	681b      	ldr	r3, [r3, #0]
 8017422:	2b00      	cmp	r3, #0
 8017424:	d103      	bne.n	801742e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	2200      	movs	r2, #0
 801742a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017434:	2bff      	cmp	r3, #255	; 0xff
 8017436:	d007      	beq.n	8017448 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801743e:	3301      	adds	r3, #1
 8017440:	b2da      	uxtb	r2, r3
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	2200      	movs	r2, #0
 801744c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801744e:	2300      	movs	r3, #0
}
 8017450:	4618      	mov	r0, r3
 8017452:	3714      	adds	r7, #20
 8017454:	46bd      	mov	sp, r7
 8017456:	bd90      	pop	{r4, r7, pc}
 8017458:	08020810 	.word	0x08020810
 801745c:	08020eb0 	.word	0x08020eb0
 8017460:	08020864 	.word	0x08020864

08017464 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8017464:	b580      	push	{r7, lr}
 8017466:	b082      	sub	sp, #8
 8017468:	af00      	add	r7, sp, #0
 801746a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	2b00      	cmp	r3, #0
 8017470:	d106      	bne.n	8017480 <tcp_rexmit_fast+0x1c>
 8017472:	4b2a      	ldr	r3, [pc, #168]	; (801751c <tcp_rexmit_fast+0xb8>)
 8017474:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8017478:	4929      	ldr	r1, [pc, #164]	; (8017520 <tcp_rexmit_fast+0xbc>)
 801747a:	482a      	ldr	r0, [pc, #168]	; (8017524 <tcp_rexmit_fast+0xc0>)
 801747c:	f004 fc1e 	bl	801bcbc <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017484:	2b00      	cmp	r3, #0
 8017486:	d045      	beq.n	8017514 <tcp_rexmit_fast+0xb0>
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	8b5b      	ldrh	r3, [r3, #26]
 801748c:	f003 0304 	and.w	r3, r3, #4
 8017490:	2b00      	cmp	r3, #0
 8017492:	d13f      	bne.n	8017514 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8017494:	6878      	ldr	r0, [r7, #4]
 8017496:	f7ff ff79 	bl	801738c <tcp_rexmit>
 801749a:	4603      	mov	r3, r0
 801749c:	2b00      	cmp	r3, #0
 801749e:	d139      	bne.n	8017514 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80174a0:	687b      	ldr	r3, [r7, #4]
 80174a2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80174ac:	4293      	cmp	r3, r2
 80174ae:	bf28      	it	cs
 80174b0:	4613      	movcs	r3, r2
 80174b2:	b29b      	uxth	r3, r3
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	da00      	bge.n	80174ba <tcp_rexmit_fast+0x56>
 80174b8:	3301      	adds	r3, #1
 80174ba:	105b      	asrs	r3, r3, #1
 80174bc:	b29a      	uxth	r2, r3
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80174ca:	461a      	mov	r2, r3
 80174cc:	687b      	ldr	r3, [r7, #4]
 80174ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80174d0:	005b      	lsls	r3, r3, #1
 80174d2:	429a      	cmp	r2, r3
 80174d4:	d206      	bcs.n	80174e4 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80174da:	005b      	lsls	r3, r3, #1
 80174dc:	b29a      	uxth	r2, r3
 80174de:	687b      	ldr	r3, [r7, #4]
 80174e0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80174e4:	687b      	ldr	r3, [r7, #4]
 80174e6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80174ee:	4619      	mov	r1, r3
 80174f0:	0049      	lsls	r1, r1, #1
 80174f2:	440b      	add	r3, r1
 80174f4:	b29b      	uxth	r3, r3
 80174f6:	4413      	add	r3, r2
 80174f8:	b29a      	uxth	r2, r3
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8017500:	687b      	ldr	r3, [r7, #4]
 8017502:	8b5b      	ldrh	r3, [r3, #26]
 8017504:	f043 0304 	orr.w	r3, r3, #4
 8017508:	b29a      	uxth	r2, r3
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801750e:	687b      	ldr	r3, [r7, #4]
 8017510:	2200      	movs	r2, #0
 8017512:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8017514:	bf00      	nop
 8017516:	3708      	adds	r7, #8
 8017518:	46bd      	mov	sp, r7
 801751a:	bd80      	pop	{r7, pc}
 801751c:	08020810 	.word	0x08020810
 8017520:	08020ec8 	.word	0x08020ec8
 8017524:	08020864 	.word	0x08020864

08017528 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8017528:	b580      	push	{r7, lr}
 801752a:	b086      	sub	sp, #24
 801752c:	af00      	add	r7, sp, #0
 801752e:	60f8      	str	r0, [r7, #12]
 8017530:	607b      	str	r3, [r7, #4]
 8017532:	460b      	mov	r3, r1
 8017534:	817b      	strh	r3, [r7, #10]
 8017536:	4613      	mov	r3, r2
 8017538:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801753a:	897a      	ldrh	r2, [r7, #10]
 801753c:	893b      	ldrh	r3, [r7, #8]
 801753e:	4413      	add	r3, r2
 8017540:	b29b      	uxth	r3, r3
 8017542:	3314      	adds	r3, #20
 8017544:	b29b      	uxth	r3, r3
 8017546:	f44f 7220 	mov.w	r2, #640	; 0x280
 801754a:	4619      	mov	r1, r3
 801754c:	2022      	movs	r0, #34	; 0x22
 801754e:	f7f9 fd6f 	bl	8011030 <pbuf_alloc>
 8017552:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8017554:	697b      	ldr	r3, [r7, #20]
 8017556:	2b00      	cmp	r3, #0
 8017558:	d04d      	beq.n	80175f6 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801755a:	897b      	ldrh	r3, [r7, #10]
 801755c:	3313      	adds	r3, #19
 801755e:	697a      	ldr	r2, [r7, #20]
 8017560:	8952      	ldrh	r2, [r2, #10]
 8017562:	4293      	cmp	r3, r2
 8017564:	db06      	blt.n	8017574 <tcp_output_alloc_header_common+0x4c>
 8017566:	4b26      	ldr	r3, [pc, #152]	; (8017600 <tcp_output_alloc_header_common+0xd8>)
 8017568:	f240 7223 	movw	r2, #1827	; 0x723
 801756c:	4925      	ldr	r1, [pc, #148]	; (8017604 <tcp_output_alloc_header_common+0xdc>)
 801756e:	4826      	ldr	r0, [pc, #152]	; (8017608 <tcp_output_alloc_header_common+0xe0>)
 8017570:	f004 fba4 	bl	801bcbc <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8017574:	697b      	ldr	r3, [r7, #20]
 8017576:	685b      	ldr	r3, [r3, #4]
 8017578:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801757a:	8c3b      	ldrh	r3, [r7, #32]
 801757c:	4618      	mov	r0, r3
 801757e:	f7f8 fc8f 	bl	800fea0 <lwip_htons>
 8017582:	4603      	mov	r3, r0
 8017584:	461a      	mov	r2, r3
 8017586:	693b      	ldr	r3, [r7, #16]
 8017588:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801758a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801758c:	4618      	mov	r0, r3
 801758e:	f7f8 fc87 	bl	800fea0 <lwip_htons>
 8017592:	4603      	mov	r3, r0
 8017594:	461a      	mov	r2, r3
 8017596:	693b      	ldr	r3, [r7, #16]
 8017598:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801759a:	693b      	ldr	r3, [r7, #16]
 801759c:	687a      	ldr	r2, [r7, #4]
 801759e:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80175a0:	68f8      	ldr	r0, [r7, #12]
 80175a2:	f7f8 fc92 	bl	800feca <lwip_htonl>
 80175a6:	4602      	mov	r2, r0
 80175a8:	693b      	ldr	r3, [r7, #16]
 80175aa:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80175ac:	897b      	ldrh	r3, [r7, #10]
 80175ae:	089b      	lsrs	r3, r3, #2
 80175b0:	b29b      	uxth	r3, r3
 80175b2:	3305      	adds	r3, #5
 80175b4:	b29b      	uxth	r3, r3
 80175b6:	031b      	lsls	r3, r3, #12
 80175b8:	b29a      	uxth	r2, r3
 80175ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80175be:	b29b      	uxth	r3, r3
 80175c0:	4313      	orrs	r3, r2
 80175c2:	b29b      	uxth	r3, r3
 80175c4:	4618      	mov	r0, r3
 80175c6:	f7f8 fc6b 	bl	800fea0 <lwip_htons>
 80175ca:	4603      	mov	r3, r0
 80175cc:	461a      	mov	r2, r3
 80175ce:	693b      	ldr	r3, [r7, #16]
 80175d0:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80175d2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80175d4:	4618      	mov	r0, r3
 80175d6:	f7f8 fc63 	bl	800fea0 <lwip_htons>
 80175da:	4603      	mov	r3, r0
 80175dc:	461a      	mov	r2, r3
 80175de:	693b      	ldr	r3, [r7, #16]
 80175e0:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80175e2:	693b      	ldr	r3, [r7, #16]
 80175e4:	2200      	movs	r2, #0
 80175e6:	741a      	strb	r2, [r3, #16]
 80175e8:	2200      	movs	r2, #0
 80175ea:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80175ec:	693b      	ldr	r3, [r7, #16]
 80175ee:	2200      	movs	r2, #0
 80175f0:	749a      	strb	r2, [r3, #18]
 80175f2:	2200      	movs	r2, #0
 80175f4:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80175f6:	697b      	ldr	r3, [r7, #20]
}
 80175f8:	4618      	mov	r0, r3
 80175fa:	3718      	adds	r7, #24
 80175fc:	46bd      	mov	sp, r7
 80175fe:	bd80      	pop	{r7, pc}
 8017600:	08020810 	.word	0x08020810
 8017604:	08020ee8 	.word	0x08020ee8
 8017608:	08020864 	.word	0x08020864

0801760c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801760c:	b5b0      	push	{r4, r5, r7, lr}
 801760e:	b08a      	sub	sp, #40	; 0x28
 8017610:	af04      	add	r7, sp, #16
 8017612:	60f8      	str	r0, [r7, #12]
 8017614:	607b      	str	r3, [r7, #4]
 8017616:	460b      	mov	r3, r1
 8017618:	817b      	strh	r3, [r7, #10]
 801761a:	4613      	mov	r3, r2
 801761c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801761e:	68fb      	ldr	r3, [r7, #12]
 8017620:	2b00      	cmp	r3, #0
 8017622:	d106      	bne.n	8017632 <tcp_output_alloc_header+0x26>
 8017624:	4b15      	ldr	r3, [pc, #84]	; (801767c <tcp_output_alloc_header+0x70>)
 8017626:	f240 7242 	movw	r2, #1858	; 0x742
 801762a:	4915      	ldr	r1, [pc, #84]	; (8017680 <tcp_output_alloc_header+0x74>)
 801762c:	4815      	ldr	r0, [pc, #84]	; (8017684 <tcp_output_alloc_header+0x78>)
 801762e:	f004 fb45 	bl	801bcbc <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8017632:	68fb      	ldr	r3, [r7, #12]
 8017634:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8017636:	68fb      	ldr	r3, [r7, #12]
 8017638:	8adb      	ldrh	r3, [r3, #22]
 801763a:	68fa      	ldr	r2, [r7, #12]
 801763c:	8b12      	ldrh	r2, [r2, #24]
 801763e:	68f9      	ldr	r1, [r7, #12]
 8017640:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8017642:	893d      	ldrh	r5, [r7, #8]
 8017644:	897c      	ldrh	r4, [r7, #10]
 8017646:	9103      	str	r1, [sp, #12]
 8017648:	2110      	movs	r1, #16
 801764a:	9102      	str	r1, [sp, #8]
 801764c:	9201      	str	r2, [sp, #4]
 801764e:	9300      	str	r3, [sp, #0]
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	462a      	mov	r2, r5
 8017654:	4621      	mov	r1, r4
 8017656:	f7ff ff67 	bl	8017528 <tcp_output_alloc_header_common>
 801765a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801765c:	697b      	ldr	r3, [r7, #20]
 801765e:	2b00      	cmp	r3, #0
 8017660:	d006      	beq.n	8017670 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8017662:	68fb      	ldr	r3, [r7, #12]
 8017664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017666:	68fa      	ldr	r2, [r7, #12]
 8017668:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801766a:	441a      	add	r2, r3
 801766c:	68fb      	ldr	r3, [r7, #12]
 801766e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8017670:	697b      	ldr	r3, [r7, #20]
}
 8017672:	4618      	mov	r0, r3
 8017674:	3718      	adds	r7, #24
 8017676:	46bd      	mov	sp, r7
 8017678:	bdb0      	pop	{r4, r5, r7, pc}
 801767a:	bf00      	nop
 801767c:	08020810 	.word	0x08020810
 8017680:	08020f18 	.word	0x08020f18
 8017684:	08020864 	.word	0x08020864

08017688 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8017688:	b580      	push	{r7, lr}
 801768a:	b088      	sub	sp, #32
 801768c:	af00      	add	r7, sp, #0
 801768e:	60f8      	str	r0, [r7, #12]
 8017690:	60b9      	str	r1, [r7, #8]
 8017692:	4611      	mov	r1, r2
 8017694:	461a      	mov	r2, r3
 8017696:	460b      	mov	r3, r1
 8017698:	71fb      	strb	r3, [r7, #7]
 801769a:	4613      	mov	r3, r2
 801769c:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801769e:	2300      	movs	r3, #0
 80176a0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80176a2:	68bb      	ldr	r3, [r7, #8]
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	d106      	bne.n	80176b6 <tcp_output_fill_options+0x2e>
 80176a8:	4b13      	ldr	r3, [pc, #76]	; (80176f8 <tcp_output_fill_options+0x70>)
 80176aa:	f240 7256 	movw	r2, #1878	; 0x756
 80176ae:	4913      	ldr	r1, [pc, #76]	; (80176fc <tcp_output_fill_options+0x74>)
 80176b0:	4813      	ldr	r0, [pc, #76]	; (8017700 <tcp_output_fill_options+0x78>)
 80176b2:	f004 fb03 	bl	801bcbc <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80176b6:	68bb      	ldr	r3, [r7, #8]
 80176b8:	685b      	ldr	r3, [r3, #4]
 80176ba:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80176bc:	69bb      	ldr	r3, [r7, #24]
 80176be:	3314      	adds	r3, #20
 80176c0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80176c2:	69bb      	ldr	r3, [r7, #24]
 80176c4:	f103 0214 	add.w	r2, r3, #20
 80176c8:	8bfb      	ldrh	r3, [r7, #30]
 80176ca:	009b      	lsls	r3, r3, #2
 80176cc:	4619      	mov	r1, r3
 80176ce:	79fb      	ldrb	r3, [r7, #7]
 80176d0:	009b      	lsls	r3, r3, #2
 80176d2:	f003 0304 	and.w	r3, r3, #4
 80176d6:	440b      	add	r3, r1
 80176d8:	4413      	add	r3, r2
 80176da:	697a      	ldr	r2, [r7, #20]
 80176dc:	429a      	cmp	r2, r3
 80176de:	d006      	beq.n	80176ee <tcp_output_fill_options+0x66>
 80176e0:	4b05      	ldr	r3, [pc, #20]	; (80176f8 <tcp_output_fill_options+0x70>)
 80176e2:	f240 7275 	movw	r2, #1909	; 0x775
 80176e6:	4907      	ldr	r1, [pc, #28]	; (8017704 <tcp_output_fill_options+0x7c>)
 80176e8:	4805      	ldr	r0, [pc, #20]	; (8017700 <tcp_output_fill_options+0x78>)
 80176ea:	f004 fae7 	bl	801bcbc <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80176ee:	bf00      	nop
 80176f0:	3720      	adds	r7, #32
 80176f2:	46bd      	mov	sp, r7
 80176f4:	bd80      	pop	{r7, pc}
 80176f6:	bf00      	nop
 80176f8:	08020810 	.word	0x08020810
 80176fc:	08020f40 	.word	0x08020f40
 8017700:	08020864 	.word	0x08020864
 8017704:	08020e38 	.word	0x08020e38

08017708 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8017708:	b580      	push	{r7, lr}
 801770a:	b08a      	sub	sp, #40	; 0x28
 801770c:	af04      	add	r7, sp, #16
 801770e:	60f8      	str	r0, [r7, #12]
 8017710:	60b9      	str	r1, [r7, #8]
 8017712:	607a      	str	r2, [r7, #4]
 8017714:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8017716:	68bb      	ldr	r3, [r7, #8]
 8017718:	2b00      	cmp	r3, #0
 801771a:	d106      	bne.n	801772a <tcp_output_control_segment+0x22>
 801771c:	4b1c      	ldr	r3, [pc, #112]	; (8017790 <tcp_output_control_segment+0x88>)
 801771e:	f240 7287 	movw	r2, #1927	; 0x787
 8017722:	491c      	ldr	r1, [pc, #112]	; (8017794 <tcp_output_control_segment+0x8c>)
 8017724:	481c      	ldr	r0, [pc, #112]	; (8017798 <tcp_output_control_segment+0x90>)
 8017726:	f004 fac9 	bl	801bcbc <iprintf>

  netif = tcp_route(pcb, src, dst);
 801772a:	683a      	ldr	r2, [r7, #0]
 801772c:	6879      	ldr	r1, [r7, #4]
 801772e:	68f8      	ldr	r0, [r7, #12]
 8017730:	f7fe fae8 	bl	8015d04 <tcp_route>
 8017734:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8017736:	693b      	ldr	r3, [r7, #16]
 8017738:	2b00      	cmp	r3, #0
 801773a:	d102      	bne.n	8017742 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801773c:	23fc      	movs	r3, #252	; 0xfc
 801773e:	75fb      	strb	r3, [r7, #23]
 8017740:	e01c      	b.n	801777c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	2b00      	cmp	r3, #0
 8017746:	d006      	beq.n	8017756 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8017748:	68fb      	ldr	r3, [r7, #12]
 801774a:	7adb      	ldrb	r3, [r3, #11]
 801774c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801774e:	68fb      	ldr	r3, [r7, #12]
 8017750:	7a9b      	ldrb	r3, [r3, #10]
 8017752:	757b      	strb	r3, [r7, #21]
 8017754:	e003      	b.n	801775e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8017756:	23ff      	movs	r3, #255	; 0xff
 8017758:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801775a:	2300      	movs	r3, #0
 801775c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801775e:	7dba      	ldrb	r2, [r7, #22]
 8017760:	693b      	ldr	r3, [r7, #16]
 8017762:	9302      	str	r3, [sp, #8]
 8017764:	2306      	movs	r3, #6
 8017766:	9301      	str	r3, [sp, #4]
 8017768:	7d7b      	ldrb	r3, [r7, #21]
 801776a:	9300      	str	r3, [sp, #0]
 801776c:	4613      	mov	r3, r2
 801776e:	683a      	ldr	r2, [r7, #0]
 8017770:	6879      	ldr	r1, [r7, #4]
 8017772:	68b8      	ldr	r0, [r7, #8]
 8017774:	f002 fad0 	bl	8019d18 <ip4_output_if>
 8017778:	4603      	mov	r3, r0
 801777a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801777c:	68b8      	ldr	r0, [r7, #8]
 801777e:	f7f9 ff6d 	bl	801165c <pbuf_free>
  return err;
 8017782:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017786:	4618      	mov	r0, r3
 8017788:	3718      	adds	r7, #24
 801778a:	46bd      	mov	sp, r7
 801778c:	bd80      	pop	{r7, pc}
 801778e:	bf00      	nop
 8017790:	08020810 	.word	0x08020810
 8017794:	08020f68 	.word	0x08020f68
 8017798:	08020864 	.word	0x08020864

0801779c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801779c:	b590      	push	{r4, r7, lr}
 801779e:	b08b      	sub	sp, #44	; 0x2c
 80177a0:	af04      	add	r7, sp, #16
 80177a2:	60f8      	str	r0, [r7, #12]
 80177a4:	60b9      	str	r1, [r7, #8]
 80177a6:	607a      	str	r2, [r7, #4]
 80177a8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80177aa:	683b      	ldr	r3, [r7, #0]
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d106      	bne.n	80177be <tcp_rst+0x22>
 80177b0:	4b1f      	ldr	r3, [pc, #124]	; (8017830 <tcp_rst+0x94>)
 80177b2:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80177b6:	491f      	ldr	r1, [pc, #124]	; (8017834 <tcp_rst+0x98>)
 80177b8:	481f      	ldr	r0, [pc, #124]	; (8017838 <tcp_rst+0x9c>)
 80177ba:	f004 fa7f 	bl	801bcbc <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80177be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177c0:	2b00      	cmp	r3, #0
 80177c2:	d106      	bne.n	80177d2 <tcp_rst+0x36>
 80177c4:	4b1a      	ldr	r3, [pc, #104]	; (8017830 <tcp_rst+0x94>)
 80177c6:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80177ca:	491c      	ldr	r1, [pc, #112]	; (801783c <tcp_rst+0xa0>)
 80177cc:	481a      	ldr	r0, [pc, #104]	; (8017838 <tcp_rst+0x9c>)
 80177ce:	f004 fa75 	bl	801bcbc <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80177d2:	2300      	movs	r3, #0
 80177d4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80177d6:	f246 0308 	movw	r3, #24584	; 0x6008
 80177da:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80177dc:	7dfb      	ldrb	r3, [r7, #23]
 80177de:	b29c      	uxth	r4, r3
 80177e0:	68b8      	ldr	r0, [r7, #8]
 80177e2:	f7f8 fb72 	bl	800feca <lwip_htonl>
 80177e6:	4602      	mov	r2, r0
 80177e8:	8abb      	ldrh	r3, [r7, #20]
 80177ea:	9303      	str	r3, [sp, #12]
 80177ec:	2314      	movs	r3, #20
 80177ee:	9302      	str	r3, [sp, #8]
 80177f0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80177f2:	9301      	str	r3, [sp, #4]
 80177f4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80177f6:	9300      	str	r3, [sp, #0]
 80177f8:	4613      	mov	r3, r2
 80177fa:	2200      	movs	r2, #0
 80177fc:	4621      	mov	r1, r4
 80177fe:	6878      	ldr	r0, [r7, #4]
 8017800:	f7ff fe92 	bl	8017528 <tcp_output_alloc_header_common>
 8017804:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8017806:	693b      	ldr	r3, [r7, #16]
 8017808:	2b00      	cmp	r3, #0
 801780a:	d00c      	beq.n	8017826 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801780c:	7dfb      	ldrb	r3, [r7, #23]
 801780e:	2200      	movs	r2, #0
 8017810:	6939      	ldr	r1, [r7, #16]
 8017812:	68f8      	ldr	r0, [r7, #12]
 8017814:	f7ff ff38 	bl	8017688 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8017818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801781a:	683a      	ldr	r2, [r7, #0]
 801781c:	6939      	ldr	r1, [r7, #16]
 801781e:	68f8      	ldr	r0, [r7, #12]
 8017820:	f7ff ff72 	bl	8017708 <tcp_output_control_segment>
 8017824:	e000      	b.n	8017828 <tcp_rst+0x8c>
    return;
 8017826:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8017828:	371c      	adds	r7, #28
 801782a:	46bd      	mov	sp, r7
 801782c:	bd90      	pop	{r4, r7, pc}
 801782e:	bf00      	nop
 8017830:	08020810 	.word	0x08020810
 8017834:	08020f94 	.word	0x08020f94
 8017838:	08020864 	.word	0x08020864
 801783c:	08020fb0 	.word	0x08020fb0

08017840 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8017840:	b590      	push	{r4, r7, lr}
 8017842:	b087      	sub	sp, #28
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8017848:	2300      	movs	r3, #0
 801784a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801784c:	2300      	movs	r3, #0
 801784e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8017850:	687b      	ldr	r3, [r7, #4]
 8017852:	2b00      	cmp	r3, #0
 8017854:	d106      	bne.n	8017864 <tcp_send_empty_ack+0x24>
 8017856:	4b28      	ldr	r3, [pc, #160]	; (80178f8 <tcp_send_empty_ack+0xb8>)
 8017858:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801785c:	4927      	ldr	r1, [pc, #156]	; (80178fc <tcp_send_empty_ack+0xbc>)
 801785e:	4828      	ldr	r0, [pc, #160]	; (8017900 <tcp_send_empty_ack+0xc0>)
 8017860:	f004 fa2c 	bl	801bcbc <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017864:	7dfb      	ldrb	r3, [r7, #23]
 8017866:	009b      	lsls	r3, r3, #2
 8017868:	b2db      	uxtb	r3, r3
 801786a:	f003 0304 	and.w	r3, r3, #4
 801786e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8017870:	7d7b      	ldrb	r3, [r7, #21]
 8017872:	b29c      	uxth	r4, r3
 8017874:	687b      	ldr	r3, [r7, #4]
 8017876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017878:	4618      	mov	r0, r3
 801787a:	f7f8 fb26 	bl	800feca <lwip_htonl>
 801787e:	4603      	mov	r3, r0
 8017880:	2200      	movs	r2, #0
 8017882:	4621      	mov	r1, r4
 8017884:	6878      	ldr	r0, [r7, #4]
 8017886:	f7ff fec1 	bl	801760c <tcp_output_alloc_header>
 801788a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801788c:	693b      	ldr	r3, [r7, #16]
 801788e:	2b00      	cmp	r3, #0
 8017890:	d109      	bne.n	80178a6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	8b5b      	ldrh	r3, [r3, #26]
 8017896:	f043 0303 	orr.w	r3, r3, #3
 801789a:	b29a      	uxth	r2, r3
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80178a0:	f06f 0301 	mvn.w	r3, #1
 80178a4:	e023      	b.n	80178ee <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80178a6:	7dbb      	ldrb	r3, [r7, #22]
 80178a8:	7dfa      	ldrb	r2, [r7, #23]
 80178aa:	6939      	ldr	r1, [r7, #16]
 80178ac:	6878      	ldr	r0, [r7, #4]
 80178ae:	f7ff feeb 	bl	8017688 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80178b2:	687a      	ldr	r2, [r7, #4]
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	3304      	adds	r3, #4
 80178b8:	6939      	ldr	r1, [r7, #16]
 80178ba:	6878      	ldr	r0, [r7, #4]
 80178bc:	f7ff ff24 	bl	8017708 <tcp_output_control_segment>
 80178c0:	4603      	mov	r3, r0
 80178c2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80178c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	d007      	beq.n	80178dc <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80178cc:	687b      	ldr	r3, [r7, #4]
 80178ce:	8b5b      	ldrh	r3, [r3, #26]
 80178d0:	f043 0303 	orr.w	r3, r3, #3
 80178d4:	b29a      	uxth	r2, r3
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	835a      	strh	r2, [r3, #26]
 80178da:	e006      	b.n	80178ea <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	8b5b      	ldrh	r3, [r3, #26]
 80178e0:	f023 0303 	bic.w	r3, r3, #3
 80178e4:	b29a      	uxth	r2, r3
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80178ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80178ee:	4618      	mov	r0, r3
 80178f0:	371c      	adds	r7, #28
 80178f2:	46bd      	mov	sp, r7
 80178f4:	bd90      	pop	{r4, r7, pc}
 80178f6:	bf00      	nop
 80178f8:	08020810 	.word	0x08020810
 80178fc:	08020fcc 	.word	0x08020fcc
 8017900:	08020864 	.word	0x08020864

08017904 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8017904:	b590      	push	{r4, r7, lr}
 8017906:	b087      	sub	sp, #28
 8017908:	af00      	add	r7, sp, #0
 801790a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801790c:	2300      	movs	r3, #0
 801790e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	2b00      	cmp	r3, #0
 8017914:	d106      	bne.n	8017924 <tcp_keepalive+0x20>
 8017916:	4b18      	ldr	r3, [pc, #96]	; (8017978 <tcp_keepalive+0x74>)
 8017918:	f640 0224 	movw	r2, #2084	; 0x824
 801791c:	4917      	ldr	r1, [pc, #92]	; (801797c <tcp_keepalive+0x78>)
 801791e:	4818      	ldr	r0, [pc, #96]	; (8017980 <tcp_keepalive+0x7c>)
 8017920:	f004 f9cc 	bl	801bcbc <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8017924:	7dfb      	ldrb	r3, [r7, #23]
 8017926:	b29c      	uxth	r4, r3
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801792c:	3b01      	subs	r3, #1
 801792e:	4618      	mov	r0, r3
 8017930:	f7f8 facb 	bl	800feca <lwip_htonl>
 8017934:	4603      	mov	r3, r0
 8017936:	2200      	movs	r2, #0
 8017938:	4621      	mov	r1, r4
 801793a:	6878      	ldr	r0, [r7, #4]
 801793c:	f7ff fe66 	bl	801760c <tcp_output_alloc_header>
 8017940:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017942:	693b      	ldr	r3, [r7, #16]
 8017944:	2b00      	cmp	r3, #0
 8017946:	d102      	bne.n	801794e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8017948:	f04f 33ff 	mov.w	r3, #4294967295
 801794c:	e010      	b.n	8017970 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801794e:	7dfb      	ldrb	r3, [r7, #23]
 8017950:	2200      	movs	r2, #0
 8017952:	6939      	ldr	r1, [r7, #16]
 8017954:	6878      	ldr	r0, [r7, #4]
 8017956:	f7ff fe97 	bl	8017688 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801795a:	687a      	ldr	r2, [r7, #4]
 801795c:	687b      	ldr	r3, [r7, #4]
 801795e:	3304      	adds	r3, #4
 8017960:	6939      	ldr	r1, [r7, #16]
 8017962:	6878      	ldr	r0, [r7, #4]
 8017964:	f7ff fed0 	bl	8017708 <tcp_output_control_segment>
 8017968:	4603      	mov	r3, r0
 801796a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801796c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017970:	4618      	mov	r0, r3
 8017972:	371c      	adds	r7, #28
 8017974:	46bd      	mov	sp, r7
 8017976:	bd90      	pop	{r4, r7, pc}
 8017978:	08020810 	.word	0x08020810
 801797c:	08020fec 	.word	0x08020fec
 8017980:	08020864 	.word	0x08020864

08017984 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8017984:	b590      	push	{r4, r7, lr}
 8017986:	b08b      	sub	sp, #44	; 0x2c
 8017988:	af00      	add	r7, sp, #0
 801798a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801798c:	2300      	movs	r3, #0
 801798e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8017992:	687b      	ldr	r3, [r7, #4]
 8017994:	2b00      	cmp	r3, #0
 8017996:	d106      	bne.n	80179a6 <tcp_zero_window_probe+0x22>
 8017998:	4b4c      	ldr	r3, [pc, #304]	; (8017acc <tcp_zero_window_probe+0x148>)
 801799a:	f640 024f 	movw	r2, #2127	; 0x84f
 801799e:	494c      	ldr	r1, [pc, #304]	; (8017ad0 <tcp_zero_window_probe+0x14c>)
 80179a0:	484c      	ldr	r0, [pc, #304]	; (8017ad4 <tcp_zero_window_probe+0x150>)
 80179a2:	f004 f98b 	bl	801bcbc <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80179aa:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80179ac:	6a3b      	ldr	r3, [r7, #32]
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d101      	bne.n	80179b6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80179b2:	2300      	movs	r3, #0
 80179b4:	e086      	b.n	8017ac4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80179b6:	687b      	ldr	r3, [r7, #4]
 80179b8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80179bc:	2bff      	cmp	r3, #255	; 0xff
 80179be:	d007      	beq.n	80179d0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80179c0:	687b      	ldr	r3, [r7, #4]
 80179c2:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80179c6:	3301      	adds	r3, #1
 80179c8:	b2da      	uxtb	r2, r3
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80179d0:	6a3b      	ldr	r3, [r7, #32]
 80179d2:	68db      	ldr	r3, [r3, #12]
 80179d4:	899b      	ldrh	r3, [r3, #12]
 80179d6:	b29b      	uxth	r3, r3
 80179d8:	4618      	mov	r0, r3
 80179da:	f7f8 fa61 	bl	800fea0 <lwip_htons>
 80179de:	4603      	mov	r3, r0
 80179e0:	b2db      	uxtb	r3, r3
 80179e2:	f003 0301 	and.w	r3, r3, #1
 80179e6:	2b00      	cmp	r3, #0
 80179e8:	d005      	beq.n	80179f6 <tcp_zero_window_probe+0x72>
 80179ea:	6a3b      	ldr	r3, [r7, #32]
 80179ec:	891b      	ldrh	r3, [r3, #8]
 80179ee:	2b00      	cmp	r3, #0
 80179f0:	d101      	bne.n	80179f6 <tcp_zero_window_probe+0x72>
 80179f2:	2301      	movs	r3, #1
 80179f4:	e000      	b.n	80179f8 <tcp_zero_window_probe+0x74>
 80179f6:	2300      	movs	r3, #0
 80179f8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80179fa:	7ffb      	ldrb	r3, [r7, #31]
 80179fc:	2b00      	cmp	r3, #0
 80179fe:	bf0c      	ite	eq
 8017a00:	2301      	moveq	r3, #1
 8017a02:	2300      	movne	r3, #0
 8017a04:	b2db      	uxtb	r3, r3
 8017a06:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8017a08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017a0c:	b299      	uxth	r1, r3
 8017a0e:	6a3b      	ldr	r3, [r7, #32]
 8017a10:	68db      	ldr	r3, [r3, #12]
 8017a12:	685b      	ldr	r3, [r3, #4]
 8017a14:	8bba      	ldrh	r2, [r7, #28]
 8017a16:	6878      	ldr	r0, [r7, #4]
 8017a18:	f7ff fdf8 	bl	801760c <tcp_output_alloc_header>
 8017a1c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8017a1e:	69bb      	ldr	r3, [r7, #24]
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d102      	bne.n	8017a2a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8017a24:	f04f 33ff 	mov.w	r3, #4294967295
 8017a28:	e04c      	b.n	8017ac4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8017a2a:	69bb      	ldr	r3, [r7, #24]
 8017a2c:	685b      	ldr	r3, [r3, #4]
 8017a2e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8017a30:	7ffb      	ldrb	r3, [r7, #31]
 8017a32:	2b00      	cmp	r3, #0
 8017a34:	d011      	beq.n	8017a5a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8017a36:	697b      	ldr	r3, [r7, #20]
 8017a38:	899b      	ldrh	r3, [r3, #12]
 8017a3a:	b29b      	uxth	r3, r3
 8017a3c:	b21b      	sxth	r3, r3
 8017a3e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017a42:	b21c      	sxth	r4, r3
 8017a44:	2011      	movs	r0, #17
 8017a46:	f7f8 fa2b 	bl	800fea0 <lwip_htons>
 8017a4a:	4603      	mov	r3, r0
 8017a4c:	b21b      	sxth	r3, r3
 8017a4e:	4323      	orrs	r3, r4
 8017a50:	b21b      	sxth	r3, r3
 8017a52:	b29a      	uxth	r2, r3
 8017a54:	697b      	ldr	r3, [r7, #20]
 8017a56:	819a      	strh	r2, [r3, #12]
 8017a58:	e010      	b.n	8017a7c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8017a5a:	69bb      	ldr	r3, [r7, #24]
 8017a5c:	685b      	ldr	r3, [r3, #4]
 8017a5e:	3314      	adds	r3, #20
 8017a60:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8017a62:	6a3b      	ldr	r3, [r7, #32]
 8017a64:	6858      	ldr	r0, [r3, #4]
 8017a66:	6a3b      	ldr	r3, [r7, #32]
 8017a68:	685b      	ldr	r3, [r3, #4]
 8017a6a:	891a      	ldrh	r2, [r3, #8]
 8017a6c:	6a3b      	ldr	r3, [r7, #32]
 8017a6e:	891b      	ldrh	r3, [r3, #8]
 8017a70:	1ad3      	subs	r3, r2, r3
 8017a72:	b29b      	uxth	r3, r3
 8017a74:	2201      	movs	r2, #1
 8017a76:	6939      	ldr	r1, [r7, #16]
 8017a78:	f7f9 fff6 	bl	8011a68 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8017a7c:	6a3b      	ldr	r3, [r7, #32]
 8017a7e:	68db      	ldr	r3, [r3, #12]
 8017a80:	685b      	ldr	r3, [r3, #4]
 8017a82:	4618      	mov	r0, r3
 8017a84:	f7f8 fa21 	bl	800feca <lwip_htonl>
 8017a88:	4603      	mov	r3, r0
 8017a8a:	3301      	adds	r3, #1
 8017a8c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8017a8e:	687b      	ldr	r3, [r7, #4]
 8017a90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017a92:	68fb      	ldr	r3, [r7, #12]
 8017a94:	1ad3      	subs	r3, r2, r3
 8017a96:	2b00      	cmp	r3, #0
 8017a98:	da02      	bge.n	8017aa0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8017a9a:	687b      	ldr	r3, [r7, #4]
 8017a9c:	68fa      	ldr	r2, [r7, #12]
 8017a9e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017aa4:	2200      	movs	r2, #0
 8017aa6:	69b9      	ldr	r1, [r7, #24]
 8017aa8:	6878      	ldr	r0, [r7, #4]
 8017aaa:	f7ff fded 	bl	8017688 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017aae:	687a      	ldr	r2, [r7, #4]
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	3304      	adds	r3, #4
 8017ab4:	69b9      	ldr	r1, [r7, #24]
 8017ab6:	6878      	ldr	r0, [r7, #4]
 8017ab8:	f7ff fe26 	bl	8017708 <tcp_output_control_segment>
 8017abc:	4603      	mov	r3, r0
 8017abe:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017ac0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8017ac4:	4618      	mov	r0, r3
 8017ac6:	372c      	adds	r7, #44	; 0x2c
 8017ac8:	46bd      	mov	sp, r7
 8017aca:	bd90      	pop	{r4, r7, pc}
 8017acc:	08020810 	.word	0x08020810
 8017ad0:	08021008 	.word	0x08021008
 8017ad4:	08020864 	.word	0x08020864

08017ad8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8017ad8:	b580      	push	{r7, lr}
 8017ada:	b082      	sub	sp, #8
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8017ae0:	f7fa f8b0 	bl	8011c44 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8017ae4:	4b0a      	ldr	r3, [pc, #40]	; (8017b10 <tcpip_tcp_timer+0x38>)
 8017ae6:	681b      	ldr	r3, [r3, #0]
 8017ae8:	2b00      	cmp	r3, #0
 8017aea:	d103      	bne.n	8017af4 <tcpip_tcp_timer+0x1c>
 8017aec:	4b09      	ldr	r3, [pc, #36]	; (8017b14 <tcpip_tcp_timer+0x3c>)
 8017aee:	681b      	ldr	r3, [r3, #0]
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	d005      	beq.n	8017b00 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017af4:	2200      	movs	r2, #0
 8017af6:	4908      	ldr	r1, [pc, #32]	; (8017b18 <tcpip_tcp_timer+0x40>)
 8017af8:	20fa      	movs	r0, #250	; 0xfa
 8017afa:	f000 f8f3 	bl	8017ce4 <sys_timeout>
 8017afe:	e003      	b.n	8017b08 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8017b00:	4b06      	ldr	r3, [pc, #24]	; (8017b1c <tcpip_tcp_timer+0x44>)
 8017b02:	2200      	movs	r2, #0
 8017b04:	601a      	str	r2, [r3, #0]
  }
}
 8017b06:	bf00      	nop
 8017b08:	bf00      	nop
 8017b0a:	3708      	adds	r7, #8
 8017b0c:	46bd      	mov	sp, r7
 8017b0e:	bd80      	pop	{r7, pc}
 8017b10:	2000d7bc 	.word	0x2000d7bc
 8017b14:	2000d7cc 	.word	0x2000d7cc
 8017b18:	08017ad9 	.word	0x08017ad9
 8017b1c:	20004830 	.word	0x20004830

08017b20 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8017b20:	b580      	push	{r7, lr}
 8017b22:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8017b24:	4b0a      	ldr	r3, [pc, #40]	; (8017b50 <tcp_timer_needed+0x30>)
 8017b26:	681b      	ldr	r3, [r3, #0]
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	d10f      	bne.n	8017b4c <tcp_timer_needed+0x2c>
 8017b2c:	4b09      	ldr	r3, [pc, #36]	; (8017b54 <tcp_timer_needed+0x34>)
 8017b2e:	681b      	ldr	r3, [r3, #0]
 8017b30:	2b00      	cmp	r3, #0
 8017b32:	d103      	bne.n	8017b3c <tcp_timer_needed+0x1c>
 8017b34:	4b08      	ldr	r3, [pc, #32]	; (8017b58 <tcp_timer_needed+0x38>)
 8017b36:	681b      	ldr	r3, [r3, #0]
 8017b38:	2b00      	cmp	r3, #0
 8017b3a:	d007      	beq.n	8017b4c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8017b3c:	4b04      	ldr	r3, [pc, #16]	; (8017b50 <tcp_timer_needed+0x30>)
 8017b3e:	2201      	movs	r2, #1
 8017b40:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017b42:	2200      	movs	r2, #0
 8017b44:	4905      	ldr	r1, [pc, #20]	; (8017b5c <tcp_timer_needed+0x3c>)
 8017b46:	20fa      	movs	r0, #250	; 0xfa
 8017b48:	f000 f8cc 	bl	8017ce4 <sys_timeout>
  }
}
 8017b4c:	bf00      	nop
 8017b4e:	bd80      	pop	{r7, pc}
 8017b50:	20004830 	.word	0x20004830
 8017b54:	2000d7bc 	.word	0x2000d7bc
 8017b58:	2000d7cc 	.word	0x2000d7cc
 8017b5c:	08017ad9 	.word	0x08017ad9

08017b60 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8017b60:	b580      	push	{r7, lr}
 8017b62:	b086      	sub	sp, #24
 8017b64:	af00      	add	r7, sp, #0
 8017b66:	60f8      	str	r0, [r7, #12]
 8017b68:	60b9      	str	r1, [r7, #8]
 8017b6a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8017b6c:	200a      	movs	r0, #10
 8017b6e:	f7f8 fe4d 	bl	801080c <memp_malloc>
 8017b72:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8017b74:	693b      	ldr	r3, [r7, #16]
 8017b76:	2b00      	cmp	r3, #0
 8017b78:	d109      	bne.n	8017b8e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8017b7a:	693b      	ldr	r3, [r7, #16]
 8017b7c:	2b00      	cmp	r3, #0
 8017b7e:	d151      	bne.n	8017c24 <sys_timeout_abs+0xc4>
 8017b80:	4b2a      	ldr	r3, [pc, #168]	; (8017c2c <sys_timeout_abs+0xcc>)
 8017b82:	22be      	movs	r2, #190	; 0xbe
 8017b84:	492a      	ldr	r1, [pc, #168]	; (8017c30 <sys_timeout_abs+0xd0>)
 8017b86:	482b      	ldr	r0, [pc, #172]	; (8017c34 <sys_timeout_abs+0xd4>)
 8017b88:	f004 f898 	bl	801bcbc <iprintf>
    return;
 8017b8c:	e04a      	b.n	8017c24 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8017b8e:	693b      	ldr	r3, [r7, #16]
 8017b90:	2200      	movs	r2, #0
 8017b92:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8017b94:	693b      	ldr	r3, [r7, #16]
 8017b96:	68ba      	ldr	r2, [r7, #8]
 8017b98:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8017b9a:	693b      	ldr	r3, [r7, #16]
 8017b9c:	687a      	ldr	r2, [r7, #4]
 8017b9e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8017ba0:	693b      	ldr	r3, [r7, #16]
 8017ba2:	68fa      	ldr	r2, [r7, #12]
 8017ba4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8017ba6:	4b24      	ldr	r3, [pc, #144]	; (8017c38 <sys_timeout_abs+0xd8>)
 8017ba8:	681b      	ldr	r3, [r3, #0]
 8017baa:	2b00      	cmp	r3, #0
 8017bac:	d103      	bne.n	8017bb6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8017bae:	4a22      	ldr	r2, [pc, #136]	; (8017c38 <sys_timeout_abs+0xd8>)
 8017bb0:	693b      	ldr	r3, [r7, #16]
 8017bb2:	6013      	str	r3, [r2, #0]
    return;
 8017bb4:	e037      	b.n	8017c26 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8017bb6:	693b      	ldr	r3, [r7, #16]
 8017bb8:	685a      	ldr	r2, [r3, #4]
 8017bba:	4b1f      	ldr	r3, [pc, #124]	; (8017c38 <sys_timeout_abs+0xd8>)
 8017bbc:	681b      	ldr	r3, [r3, #0]
 8017bbe:	685b      	ldr	r3, [r3, #4]
 8017bc0:	1ad3      	subs	r3, r2, r3
 8017bc2:	0fdb      	lsrs	r3, r3, #31
 8017bc4:	f003 0301 	and.w	r3, r3, #1
 8017bc8:	b2db      	uxtb	r3, r3
 8017bca:	2b00      	cmp	r3, #0
 8017bcc:	d007      	beq.n	8017bde <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8017bce:	4b1a      	ldr	r3, [pc, #104]	; (8017c38 <sys_timeout_abs+0xd8>)
 8017bd0:	681a      	ldr	r2, [r3, #0]
 8017bd2:	693b      	ldr	r3, [r7, #16]
 8017bd4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8017bd6:	4a18      	ldr	r2, [pc, #96]	; (8017c38 <sys_timeout_abs+0xd8>)
 8017bd8:	693b      	ldr	r3, [r7, #16]
 8017bda:	6013      	str	r3, [r2, #0]
 8017bdc:	e023      	b.n	8017c26 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8017bde:	4b16      	ldr	r3, [pc, #88]	; (8017c38 <sys_timeout_abs+0xd8>)
 8017be0:	681b      	ldr	r3, [r3, #0]
 8017be2:	617b      	str	r3, [r7, #20]
 8017be4:	e01a      	b.n	8017c1c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8017be6:	697b      	ldr	r3, [r7, #20]
 8017be8:	681b      	ldr	r3, [r3, #0]
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d00b      	beq.n	8017c06 <sys_timeout_abs+0xa6>
 8017bee:	693b      	ldr	r3, [r7, #16]
 8017bf0:	685a      	ldr	r2, [r3, #4]
 8017bf2:	697b      	ldr	r3, [r7, #20]
 8017bf4:	681b      	ldr	r3, [r3, #0]
 8017bf6:	685b      	ldr	r3, [r3, #4]
 8017bf8:	1ad3      	subs	r3, r2, r3
 8017bfa:	0fdb      	lsrs	r3, r3, #31
 8017bfc:	f003 0301 	and.w	r3, r3, #1
 8017c00:	b2db      	uxtb	r3, r3
 8017c02:	2b00      	cmp	r3, #0
 8017c04:	d007      	beq.n	8017c16 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8017c06:	697b      	ldr	r3, [r7, #20]
 8017c08:	681a      	ldr	r2, [r3, #0]
 8017c0a:	693b      	ldr	r3, [r7, #16]
 8017c0c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8017c0e:	697b      	ldr	r3, [r7, #20]
 8017c10:	693a      	ldr	r2, [r7, #16]
 8017c12:	601a      	str	r2, [r3, #0]
        break;
 8017c14:	e007      	b.n	8017c26 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8017c16:	697b      	ldr	r3, [r7, #20]
 8017c18:	681b      	ldr	r3, [r3, #0]
 8017c1a:	617b      	str	r3, [r7, #20]
 8017c1c:	697b      	ldr	r3, [r7, #20]
 8017c1e:	2b00      	cmp	r3, #0
 8017c20:	d1e1      	bne.n	8017be6 <sys_timeout_abs+0x86>
 8017c22:	e000      	b.n	8017c26 <sys_timeout_abs+0xc6>
    return;
 8017c24:	bf00      	nop
      }
    }
  }
}
 8017c26:	3718      	adds	r7, #24
 8017c28:	46bd      	mov	sp, r7
 8017c2a:	bd80      	pop	{r7, pc}
 8017c2c:	0802102c 	.word	0x0802102c
 8017c30:	08021060 	.word	0x08021060
 8017c34:	080210a0 	.word	0x080210a0
 8017c38:	20004828 	.word	0x20004828

08017c3c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8017c3c:	b580      	push	{r7, lr}
 8017c3e:	b086      	sub	sp, #24
 8017c40:	af00      	add	r7, sp, #0
 8017c42:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8017c44:	687b      	ldr	r3, [r7, #4]
 8017c46:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8017c48:	697b      	ldr	r3, [r7, #20]
 8017c4a:	685b      	ldr	r3, [r3, #4]
 8017c4c:	4798      	blx	r3

  now = sys_now();
 8017c4e:	f7f0 ff15 	bl	8008a7c <sys_now>
 8017c52:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8017c54:	697b      	ldr	r3, [r7, #20]
 8017c56:	681a      	ldr	r2, [r3, #0]
 8017c58:	4b0f      	ldr	r3, [pc, #60]	; (8017c98 <lwip_cyclic_timer+0x5c>)
 8017c5a:	681b      	ldr	r3, [r3, #0]
 8017c5c:	4413      	add	r3, r2
 8017c5e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8017c60:	68fa      	ldr	r2, [r7, #12]
 8017c62:	693b      	ldr	r3, [r7, #16]
 8017c64:	1ad3      	subs	r3, r2, r3
 8017c66:	0fdb      	lsrs	r3, r3, #31
 8017c68:	f003 0301 	and.w	r3, r3, #1
 8017c6c:	b2db      	uxtb	r3, r3
 8017c6e:	2b00      	cmp	r3, #0
 8017c70:	d009      	beq.n	8017c86 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8017c72:	697b      	ldr	r3, [r7, #20]
 8017c74:	681a      	ldr	r2, [r3, #0]
 8017c76:	693b      	ldr	r3, [r7, #16]
 8017c78:	4413      	add	r3, r2
 8017c7a:	687a      	ldr	r2, [r7, #4]
 8017c7c:	4907      	ldr	r1, [pc, #28]	; (8017c9c <lwip_cyclic_timer+0x60>)
 8017c7e:	4618      	mov	r0, r3
 8017c80:	f7ff ff6e 	bl	8017b60 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8017c84:	e004      	b.n	8017c90 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8017c86:	687a      	ldr	r2, [r7, #4]
 8017c88:	4904      	ldr	r1, [pc, #16]	; (8017c9c <lwip_cyclic_timer+0x60>)
 8017c8a:	68f8      	ldr	r0, [r7, #12]
 8017c8c:	f7ff ff68 	bl	8017b60 <sys_timeout_abs>
}
 8017c90:	bf00      	nop
 8017c92:	3718      	adds	r7, #24
 8017c94:	46bd      	mov	sp, r7
 8017c96:	bd80      	pop	{r7, pc}
 8017c98:	2000482c 	.word	0x2000482c
 8017c9c:	08017c3d 	.word	0x08017c3d

08017ca0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8017ca0:	b580      	push	{r7, lr}
 8017ca2:	b082      	sub	sp, #8
 8017ca4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8017ca6:	2301      	movs	r3, #1
 8017ca8:	607b      	str	r3, [r7, #4]
 8017caa:	e00e      	b.n	8017cca <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8017cac:	4a0b      	ldr	r2, [pc, #44]	; (8017cdc <sys_timeouts_init+0x3c>)
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	00db      	lsls	r3, r3, #3
 8017cb8:	4a08      	ldr	r2, [pc, #32]	; (8017cdc <sys_timeouts_init+0x3c>)
 8017cba:	4413      	add	r3, r2
 8017cbc:	461a      	mov	r2, r3
 8017cbe:	4908      	ldr	r1, [pc, #32]	; (8017ce0 <sys_timeouts_init+0x40>)
 8017cc0:	f000 f810 	bl	8017ce4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	3301      	adds	r3, #1
 8017cc8:	607b      	str	r3, [r7, #4]
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	2b02      	cmp	r3, #2
 8017cce:	d9ed      	bls.n	8017cac <sys_timeouts_init+0xc>
  }
}
 8017cd0:	bf00      	nop
 8017cd2:	bf00      	nop
 8017cd4:	3708      	adds	r7, #8
 8017cd6:	46bd      	mov	sp, r7
 8017cd8:	bd80      	pop	{r7, pc}
 8017cda:	bf00      	nop
 8017cdc:	08021d0c 	.word	0x08021d0c
 8017ce0:	08017c3d 	.word	0x08017c3d

08017ce4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8017ce4:	b580      	push	{r7, lr}
 8017ce6:	b086      	sub	sp, #24
 8017ce8:	af00      	add	r7, sp, #0
 8017cea:	60f8      	str	r0, [r7, #12]
 8017cec:	60b9      	str	r1, [r7, #8]
 8017cee:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8017cf0:	68fb      	ldr	r3, [r7, #12]
 8017cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8017cf6:	d306      	bcc.n	8017d06 <sys_timeout+0x22>
 8017cf8:	4b0a      	ldr	r3, [pc, #40]	; (8017d24 <sys_timeout+0x40>)
 8017cfa:	f240 1229 	movw	r2, #297	; 0x129
 8017cfe:	490a      	ldr	r1, [pc, #40]	; (8017d28 <sys_timeout+0x44>)
 8017d00:	480a      	ldr	r0, [pc, #40]	; (8017d2c <sys_timeout+0x48>)
 8017d02:	f003 ffdb 	bl	801bcbc <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8017d06:	f7f0 feb9 	bl	8008a7c <sys_now>
 8017d0a:	4602      	mov	r2, r0
 8017d0c:	68fb      	ldr	r3, [r7, #12]
 8017d0e:	4413      	add	r3, r2
 8017d10:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8017d12:	687a      	ldr	r2, [r7, #4]
 8017d14:	68b9      	ldr	r1, [r7, #8]
 8017d16:	6978      	ldr	r0, [r7, #20]
 8017d18:	f7ff ff22 	bl	8017b60 <sys_timeout_abs>
#endif
}
 8017d1c:	bf00      	nop
 8017d1e:	3718      	adds	r7, #24
 8017d20:	46bd      	mov	sp, r7
 8017d22:	bd80      	pop	{r7, pc}
 8017d24:	0802102c 	.word	0x0802102c
 8017d28:	080210c8 	.word	0x080210c8
 8017d2c:	080210a0 	.word	0x080210a0

08017d30 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8017d30:	b580      	push	{r7, lr}
 8017d32:	b084      	sub	sp, #16
 8017d34:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8017d36:	f7f0 fea1 	bl	8008a7c <sys_now>
 8017d3a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8017d3c:	4b17      	ldr	r3, [pc, #92]	; (8017d9c <sys_check_timeouts+0x6c>)
 8017d3e:	681b      	ldr	r3, [r3, #0]
 8017d40:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8017d42:	68bb      	ldr	r3, [r7, #8]
 8017d44:	2b00      	cmp	r3, #0
 8017d46:	d022      	beq.n	8017d8e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8017d48:	68bb      	ldr	r3, [r7, #8]
 8017d4a:	685b      	ldr	r3, [r3, #4]
 8017d4c:	68fa      	ldr	r2, [r7, #12]
 8017d4e:	1ad3      	subs	r3, r2, r3
 8017d50:	0fdb      	lsrs	r3, r3, #31
 8017d52:	f003 0301 	and.w	r3, r3, #1
 8017d56:	b2db      	uxtb	r3, r3
 8017d58:	2b00      	cmp	r3, #0
 8017d5a:	d11a      	bne.n	8017d92 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8017d5c:	68bb      	ldr	r3, [r7, #8]
 8017d5e:	681b      	ldr	r3, [r3, #0]
 8017d60:	4a0e      	ldr	r2, [pc, #56]	; (8017d9c <sys_check_timeouts+0x6c>)
 8017d62:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8017d64:	68bb      	ldr	r3, [r7, #8]
 8017d66:	689b      	ldr	r3, [r3, #8]
 8017d68:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8017d6a:	68bb      	ldr	r3, [r7, #8]
 8017d6c:	68db      	ldr	r3, [r3, #12]
 8017d6e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8017d70:	68bb      	ldr	r3, [r7, #8]
 8017d72:	685b      	ldr	r3, [r3, #4]
 8017d74:	4a0a      	ldr	r2, [pc, #40]	; (8017da0 <sys_check_timeouts+0x70>)
 8017d76:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8017d78:	68b9      	ldr	r1, [r7, #8]
 8017d7a:	200a      	movs	r0, #10
 8017d7c:	f7f8 fd98 	bl	80108b0 <memp_free>
    if (handler != NULL) {
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	d0da      	beq.n	8017d3c <sys_check_timeouts+0xc>
      handler(arg);
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	6838      	ldr	r0, [r7, #0]
 8017d8a:	4798      	blx	r3
  do {
 8017d8c:	e7d6      	b.n	8017d3c <sys_check_timeouts+0xc>
      return;
 8017d8e:	bf00      	nop
 8017d90:	e000      	b.n	8017d94 <sys_check_timeouts+0x64>
      return;
 8017d92:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8017d94:	3710      	adds	r7, #16
 8017d96:	46bd      	mov	sp, r7
 8017d98:	bd80      	pop	{r7, pc}
 8017d9a:	bf00      	nop
 8017d9c:	20004828 	.word	0x20004828
 8017da0:	2000482c 	.word	0x2000482c

08017da4 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8017da4:	b580      	push	{r7, lr}
 8017da6:	b082      	sub	sp, #8
 8017da8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8017daa:	4b16      	ldr	r3, [pc, #88]	; (8017e04 <sys_timeouts_sleeptime+0x60>)
 8017dac:	681b      	ldr	r3, [r3, #0]
 8017dae:	2b00      	cmp	r3, #0
 8017db0:	d102      	bne.n	8017db8 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8017db2:	f04f 33ff 	mov.w	r3, #4294967295
 8017db6:	e020      	b.n	8017dfa <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8017db8:	f7f0 fe60 	bl	8008a7c <sys_now>
 8017dbc:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8017dbe:	4b11      	ldr	r3, [pc, #68]	; (8017e04 <sys_timeouts_sleeptime+0x60>)
 8017dc0:	681b      	ldr	r3, [r3, #0]
 8017dc2:	685a      	ldr	r2, [r3, #4]
 8017dc4:	687b      	ldr	r3, [r7, #4]
 8017dc6:	1ad3      	subs	r3, r2, r3
 8017dc8:	0fdb      	lsrs	r3, r3, #31
 8017dca:	f003 0301 	and.w	r3, r3, #1
 8017dce:	b2db      	uxtb	r3, r3
 8017dd0:	2b00      	cmp	r3, #0
 8017dd2:	d001      	beq.n	8017dd8 <sys_timeouts_sleeptime+0x34>
    return 0;
 8017dd4:	2300      	movs	r3, #0
 8017dd6:	e010      	b.n	8017dfa <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8017dd8:	4b0a      	ldr	r3, [pc, #40]	; (8017e04 <sys_timeouts_sleeptime+0x60>)
 8017dda:	681b      	ldr	r3, [r3, #0]
 8017ddc:	685a      	ldr	r2, [r3, #4]
 8017dde:	687b      	ldr	r3, [r7, #4]
 8017de0:	1ad3      	subs	r3, r2, r3
 8017de2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8017de4:	683b      	ldr	r3, [r7, #0]
 8017de6:	2b00      	cmp	r3, #0
 8017de8:	da06      	bge.n	8017df8 <sys_timeouts_sleeptime+0x54>
 8017dea:	4b07      	ldr	r3, [pc, #28]	; (8017e08 <sys_timeouts_sleeptime+0x64>)
 8017dec:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8017df0:	4906      	ldr	r1, [pc, #24]	; (8017e0c <sys_timeouts_sleeptime+0x68>)
 8017df2:	4807      	ldr	r0, [pc, #28]	; (8017e10 <sys_timeouts_sleeptime+0x6c>)
 8017df4:	f003 ff62 	bl	801bcbc <iprintf>
    return ret;
 8017df8:	683b      	ldr	r3, [r7, #0]
  }
}
 8017dfa:	4618      	mov	r0, r3
 8017dfc:	3708      	adds	r7, #8
 8017dfe:	46bd      	mov	sp, r7
 8017e00:	bd80      	pop	{r7, pc}
 8017e02:	bf00      	nop
 8017e04:	20004828 	.word	0x20004828
 8017e08:	0802102c 	.word	0x0802102c
 8017e0c:	08021100 	.word	0x08021100
 8017e10:	080210a0 	.word	0x080210a0

08017e14 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8017e14:	b580      	push	{r7, lr}
 8017e16:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8017e18:	f003 ffde 	bl	801bdd8 <rand>
 8017e1c:	4603      	mov	r3, r0
 8017e1e:	b29b      	uxth	r3, r3
 8017e20:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8017e24:	b29b      	uxth	r3, r3
 8017e26:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8017e2a:	b29a      	uxth	r2, r3
 8017e2c:	4b01      	ldr	r3, [pc, #4]	; (8017e34 <udp_init+0x20>)
 8017e2e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8017e30:	bf00      	nop
 8017e32:	bd80      	pop	{r7, pc}
 8017e34:	20000018 	.word	0x20000018

08017e38 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8017e38:	b480      	push	{r7}
 8017e3a:	b083      	sub	sp, #12
 8017e3c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8017e3e:	2300      	movs	r3, #0
 8017e40:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8017e42:	4b17      	ldr	r3, [pc, #92]	; (8017ea0 <udp_new_port+0x68>)
 8017e44:	881b      	ldrh	r3, [r3, #0]
 8017e46:	1c5a      	adds	r2, r3, #1
 8017e48:	b291      	uxth	r1, r2
 8017e4a:	4a15      	ldr	r2, [pc, #84]	; (8017ea0 <udp_new_port+0x68>)
 8017e4c:	8011      	strh	r1, [r2, #0]
 8017e4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017e52:	4293      	cmp	r3, r2
 8017e54:	d103      	bne.n	8017e5e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8017e56:	4b12      	ldr	r3, [pc, #72]	; (8017ea0 <udp_new_port+0x68>)
 8017e58:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8017e5c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e5e:	4b11      	ldr	r3, [pc, #68]	; (8017ea4 <udp_new_port+0x6c>)
 8017e60:	681b      	ldr	r3, [r3, #0]
 8017e62:	603b      	str	r3, [r7, #0]
 8017e64:	e011      	b.n	8017e8a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8017e66:	683b      	ldr	r3, [r7, #0]
 8017e68:	8a5a      	ldrh	r2, [r3, #18]
 8017e6a:	4b0d      	ldr	r3, [pc, #52]	; (8017ea0 <udp_new_port+0x68>)
 8017e6c:	881b      	ldrh	r3, [r3, #0]
 8017e6e:	429a      	cmp	r2, r3
 8017e70:	d108      	bne.n	8017e84 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8017e72:	88fb      	ldrh	r3, [r7, #6]
 8017e74:	3301      	adds	r3, #1
 8017e76:	80fb      	strh	r3, [r7, #6]
 8017e78:	88fb      	ldrh	r3, [r7, #6]
 8017e7a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8017e7e:	d3e0      	bcc.n	8017e42 <udp_new_port+0xa>
        return 0;
 8017e80:	2300      	movs	r3, #0
 8017e82:	e007      	b.n	8017e94 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e84:	683b      	ldr	r3, [r7, #0]
 8017e86:	68db      	ldr	r3, [r3, #12]
 8017e88:	603b      	str	r3, [r7, #0]
 8017e8a:	683b      	ldr	r3, [r7, #0]
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	d1ea      	bne.n	8017e66 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8017e90:	4b03      	ldr	r3, [pc, #12]	; (8017ea0 <udp_new_port+0x68>)
 8017e92:	881b      	ldrh	r3, [r3, #0]
}
 8017e94:	4618      	mov	r0, r3
 8017e96:	370c      	adds	r7, #12
 8017e98:	46bd      	mov	sp, r7
 8017e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e9e:	4770      	bx	lr
 8017ea0:	20000018 	.word	0x20000018
 8017ea4:	2000d7d4 	.word	0x2000d7d4

08017ea8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8017ea8:	b580      	push	{r7, lr}
 8017eaa:	b084      	sub	sp, #16
 8017eac:	af00      	add	r7, sp, #0
 8017eae:	60f8      	str	r0, [r7, #12]
 8017eb0:	60b9      	str	r1, [r7, #8]
 8017eb2:	4613      	mov	r3, r2
 8017eb4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8017eb6:	68fb      	ldr	r3, [r7, #12]
 8017eb8:	2b00      	cmp	r3, #0
 8017eba:	d105      	bne.n	8017ec8 <udp_input_local_match+0x20>
 8017ebc:	4b27      	ldr	r3, [pc, #156]	; (8017f5c <udp_input_local_match+0xb4>)
 8017ebe:	2287      	movs	r2, #135	; 0x87
 8017ec0:	4927      	ldr	r1, [pc, #156]	; (8017f60 <udp_input_local_match+0xb8>)
 8017ec2:	4828      	ldr	r0, [pc, #160]	; (8017f64 <udp_input_local_match+0xbc>)
 8017ec4:	f003 fefa 	bl	801bcbc <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8017ec8:	68bb      	ldr	r3, [r7, #8]
 8017eca:	2b00      	cmp	r3, #0
 8017ecc:	d105      	bne.n	8017eda <udp_input_local_match+0x32>
 8017ece:	4b23      	ldr	r3, [pc, #140]	; (8017f5c <udp_input_local_match+0xb4>)
 8017ed0:	2288      	movs	r2, #136	; 0x88
 8017ed2:	4925      	ldr	r1, [pc, #148]	; (8017f68 <udp_input_local_match+0xc0>)
 8017ed4:	4823      	ldr	r0, [pc, #140]	; (8017f64 <udp_input_local_match+0xbc>)
 8017ed6:	f003 fef1 	bl	801bcbc <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017eda:	68fb      	ldr	r3, [r7, #12]
 8017edc:	7a1b      	ldrb	r3, [r3, #8]
 8017ede:	2b00      	cmp	r3, #0
 8017ee0:	d00b      	beq.n	8017efa <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017ee2:	68fb      	ldr	r3, [r7, #12]
 8017ee4:	7a1a      	ldrb	r2, [r3, #8]
 8017ee6:	4b21      	ldr	r3, [pc, #132]	; (8017f6c <udp_input_local_match+0xc4>)
 8017ee8:	685b      	ldr	r3, [r3, #4]
 8017eea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017eee:	3301      	adds	r3, #1
 8017ef0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017ef2:	429a      	cmp	r2, r3
 8017ef4:	d001      	beq.n	8017efa <udp_input_local_match+0x52>
    return 0;
 8017ef6:	2300      	movs	r3, #0
 8017ef8:	e02b      	b.n	8017f52 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8017efa:	79fb      	ldrb	r3, [r7, #7]
 8017efc:	2b00      	cmp	r3, #0
 8017efe:	d018      	beq.n	8017f32 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017f00:	68fb      	ldr	r3, [r7, #12]
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d013      	beq.n	8017f2e <udp_input_local_match+0x86>
 8017f06:	68fb      	ldr	r3, [r7, #12]
 8017f08:	681b      	ldr	r3, [r3, #0]
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	d00f      	beq.n	8017f2e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017f0e:	4b17      	ldr	r3, [pc, #92]	; (8017f6c <udp_input_local_match+0xc4>)
 8017f10:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017f16:	d00a      	beq.n	8017f2e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8017f18:	68fb      	ldr	r3, [r7, #12]
 8017f1a:	681a      	ldr	r2, [r3, #0]
 8017f1c:	4b13      	ldr	r3, [pc, #76]	; (8017f6c <udp_input_local_match+0xc4>)
 8017f1e:	695b      	ldr	r3, [r3, #20]
 8017f20:	405a      	eors	r2, r3
 8017f22:	68bb      	ldr	r3, [r7, #8]
 8017f24:	3308      	adds	r3, #8
 8017f26:	681b      	ldr	r3, [r3, #0]
 8017f28:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	d110      	bne.n	8017f50 <udp_input_local_match+0xa8>
          return 1;
 8017f2e:	2301      	movs	r3, #1
 8017f30:	e00f      	b.n	8017f52 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017f32:	68fb      	ldr	r3, [r7, #12]
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d009      	beq.n	8017f4c <udp_input_local_match+0xa4>
 8017f38:	68fb      	ldr	r3, [r7, #12]
 8017f3a:	681b      	ldr	r3, [r3, #0]
 8017f3c:	2b00      	cmp	r3, #0
 8017f3e:	d005      	beq.n	8017f4c <udp_input_local_match+0xa4>
 8017f40:	68fb      	ldr	r3, [r7, #12]
 8017f42:	681a      	ldr	r2, [r3, #0]
 8017f44:	4b09      	ldr	r3, [pc, #36]	; (8017f6c <udp_input_local_match+0xc4>)
 8017f46:	695b      	ldr	r3, [r3, #20]
 8017f48:	429a      	cmp	r2, r3
 8017f4a:	d101      	bne.n	8017f50 <udp_input_local_match+0xa8>
        return 1;
 8017f4c:	2301      	movs	r3, #1
 8017f4e:	e000      	b.n	8017f52 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8017f50:	2300      	movs	r3, #0
}
 8017f52:	4618      	mov	r0, r3
 8017f54:	3710      	adds	r7, #16
 8017f56:	46bd      	mov	sp, r7
 8017f58:	bd80      	pop	{r7, pc}
 8017f5a:	bf00      	nop
 8017f5c:	08021114 	.word	0x08021114
 8017f60:	08021144 	.word	0x08021144
 8017f64:	08021168 	.word	0x08021168
 8017f68:	08021190 	.word	0x08021190
 8017f6c:	2000a0a8 	.word	0x2000a0a8

08017f70 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8017f70:	b590      	push	{r4, r7, lr}
 8017f72:	b08d      	sub	sp, #52	; 0x34
 8017f74:	af02      	add	r7, sp, #8
 8017f76:	6078      	str	r0, [r7, #4]
 8017f78:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8017f7a:	2300      	movs	r3, #0
 8017f7c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8017f7e:	687b      	ldr	r3, [r7, #4]
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	d105      	bne.n	8017f90 <udp_input+0x20>
 8017f84:	4b7c      	ldr	r3, [pc, #496]	; (8018178 <udp_input+0x208>)
 8017f86:	22cf      	movs	r2, #207	; 0xcf
 8017f88:	497c      	ldr	r1, [pc, #496]	; (801817c <udp_input+0x20c>)
 8017f8a:	487d      	ldr	r0, [pc, #500]	; (8018180 <udp_input+0x210>)
 8017f8c:	f003 fe96 	bl	801bcbc <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8017f90:	683b      	ldr	r3, [r7, #0]
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d105      	bne.n	8017fa2 <udp_input+0x32>
 8017f96:	4b78      	ldr	r3, [pc, #480]	; (8018178 <udp_input+0x208>)
 8017f98:	22d0      	movs	r2, #208	; 0xd0
 8017f9a:	497a      	ldr	r1, [pc, #488]	; (8018184 <udp_input+0x214>)
 8017f9c:	4878      	ldr	r0, [pc, #480]	; (8018180 <udp_input+0x210>)
 8017f9e:	f003 fe8d 	bl	801bcbc <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8017fa2:	687b      	ldr	r3, [r7, #4]
 8017fa4:	895b      	ldrh	r3, [r3, #10]
 8017fa6:	2b07      	cmp	r3, #7
 8017fa8:	d803      	bhi.n	8017fb2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8017faa:	6878      	ldr	r0, [r7, #4]
 8017fac:	f7f9 fb56 	bl	801165c <pbuf_free>
    goto end;
 8017fb0:	e0de      	b.n	8018170 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8017fb2:	687b      	ldr	r3, [r7, #4]
 8017fb4:	685b      	ldr	r3, [r3, #4]
 8017fb6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8017fb8:	4b73      	ldr	r3, [pc, #460]	; (8018188 <udp_input+0x218>)
 8017fba:	695b      	ldr	r3, [r3, #20]
 8017fbc:	4a72      	ldr	r2, [pc, #456]	; (8018188 <udp_input+0x218>)
 8017fbe:	6812      	ldr	r2, [r2, #0]
 8017fc0:	4611      	mov	r1, r2
 8017fc2:	4618      	mov	r0, r3
 8017fc4:	f001 ff80 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 8017fc8:	4603      	mov	r3, r0
 8017fca:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8017fcc:	697b      	ldr	r3, [r7, #20]
 8017fce:	881b      	ldrh	r3, [r3, #0]
 8017fd0:	b29b      	uxth	r3, r3
 8017fd2:	4618      	mov	r0, r3
 8017fd4:	f7f7 ff64 	bl	800fea0 <lwip_htons>
 8017fd8:	4603      	mov	r3, r0
 8017fda:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8017fdc:	697b      	ldr	r3, [r7, #20]
 8017fde:	885b      	ldrh	r3, [r3, #2]
 8017fe0:	b29b      	uxth	r3, r3
 8017fe2:	4618      	mov	r0, r3
 8017fe4:	f7f7 ff5c 	bl	800fea0 <lwip_htons>
 8017fe8:	4603      	mov	r3, r0
 8017fea:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8017fec:	2300      	movs	r3, #0
 8017fee:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8017ff0:	2300      	movs	r3, #0
 8017ff2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8017ff4:	2300      	movs	r3, #0
 8017ff6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017ff8:	4b64      	ldr	r3, [pc, #400]	; (801818c <udp_input+0x21c>)
 8017ffa:	681b      	ldr	r3, [r3, #0]
 8017ffc:	627b      	str	r3, [r7, #36]	; 0x24
 8017ffe:	e054      	b.n	80180aa <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8018000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018002:	8a5b      	ldrh	r3, [r3, #18]
 8018004:	89fa      	ldrh	r2, [r7, #14]
 8018006:	429a      	cmp	r2, r3
 8018008:	d14a      	bne.n	80180a0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801800a:	7cfb      	ldrb	r3, [r7, #19]
 801800c:	461a      	mov	r2, r3
 801800e:	6839      	ldr	r1, [r7, #0]
 8018010:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018012:	f7ff ff49 	bl	8017ea8 <udp_input_local_match>
 8018016:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8018018:	2b00      	cmp	r3, #0
 801801a:	d041      	beq.n	80180a0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801801c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801801e:	7c1b      	ldrb	r3, [r3, #16]
 8018020:	f003 0304 	and.w	r3, r3, #4
 8018024:	2b00      	cmp	r3, #0
 8018026:	d11d      	bne.n	8018064 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8018028:	69fb      	ldr	r3, [r7, #28]
 801802a:	2b00      	cmp	r3, #0
 801802c:	d102      	bne.n	8018034 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801802e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018030:	61fb      	str	r3, [r7, #28]
 8018032:	e017      	b.n	8018064 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8018034:	7cfb      	ldrb	r3, [r7, #19]
 8018036:	2b00      	cmp	r3, #0
 8018038:	d014      	beq.n	8018064 <udp_input+0xf4>
 801803a:	4b53      	ldr	r3, [pc, #332]	; (8018188 <udp_input+0x218>)
 801803c:	695b      	ldr	r3, [r3, #20]
 801803e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018042:	d10f      	bne.n	8018064 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8018044:	69fb      	ldr	r3, [r7, #28]
 8018046:	681a      	ldr	r2, [r3, #0]
 8018048:	683b      	ldr	r3, [r7, #0]
 801804a:	3304      	adds	r3, #4
 801804c:	681b      	ldr	r3, [r3, #0]
 801804e:	429a      	cmp	r2, r3
 8018050:	d008      	beq.n	8018064 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8018052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018054:	681a      	ldr	r2, [r3, #0]
 8018056:	683b      	ldr	r3, [r7, #0]
 8018058:	3304      	adds	r3, #4
 801805a:	681b      	ldr	r3, [r3, #0]
 801805c:	429a      	cmp	r2, r3
 801805e:	d101      	bne.n	8018064 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8018060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018062:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8018064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018066:	8a9b      	ldrh	r3, [r3, #20]
 8018068:	8a3a      	ldrh	r2, [r7, #16]
 801806a:	429a      	cmp	r2, r3
 801806c:	d118      	bne.n	80180a0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801806e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018070:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8018072:	2b00      	cmp	r3, #0
 8018074:	d005      	beq.n	8018082 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8018076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018078:	685a      	ldr	r2, [r3, #4]
 801807a:	4b43      	ldr	r3, [pc, #268]	; (8018188 <udp_input+0x218>)
 801807c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801807e:	429a      	cmp	r2, r3
 8018080:	d10e      	bne.n	80180a0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8018082:	6a3b      	ldr	r3, [r7, #32]
 8018084:	2b00      	cmp	r3, #0
 8018086:	d014      	beq.n	80180b2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8018088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801808a:	68da      	ldr	r2, [r3, #12]
 801808c:	6a3b      	ldr	r3, [r7, #32]
 801808e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8018090:	4b3e      	ldr	r3, [pc, #248]	; (801818c <udp_input+0x21c>)
 8018092:	681a      	ldr	r2, [r3, #0]
 8018094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018096:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8018098:	4a3c      	ldr	r2, [pc, #240]	; (801818c <udp_input+0x21c>)
 801809a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801809c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801809e:	e008      	b.n	80180b2 <udp_input+0x142>
      }
    }

    prev = pcb;
 80180a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180a2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80180a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180a6:	68db      	ldr	r3, [r3, #12]
 80180a8:	627b      	str	r3, [r7, #36]	; 0x24
 80180aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d1a7      	bne.n	8018000 <udp_input+0x90>
 80180b0:	e000      	b.n	80180b4 <udp_input+0x144>
        break;
 80180b2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80180b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180b6:	2b00      	cmp	r3, #0
 80180b8:	d101      	bne.n	80180be <udp_input+0x14e>
    pcb = uncon_pcb;
 80180ba:	69fb      	ldr	r3, [r7, #28]
 80180bc:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80180be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180c0:	2b00      	cmp	r3, #0
 80180c2:	d002      	beq.n	80180ca <udp_input+0x15a>
    for_us = 1;
 80180c4:	2301      	movs	r3, #1
 80180c6:	76fb      	strb	r3, [r7, #27]
 80180c8:	e00a      	b.n	80180e0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80180ca:	683b      	ldr	r3, [r7, #0]
 80180cc:	3304      	adds	r3, #4
 80180ce:	681a      	ldr	r2, [r3, #0]
 80180d0:	4b2d      	ldr	r3, [pc, #180]	; (8018188 <udp_input+0x218>)
 80180d2:	695b      	ldr	r3, [r3, #20]
 80180d4:	429a      	cmp	r2, r3
 80180d6:	bf0c      	ite	eq
 80180d8:	2301      	moveq	r3, #1
 80180da:	2300      	movne	r3, #0
 80180dc:	b2db      	uxtb	r3, r3
 80180de:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80180e0:	7efb      	ldrb	r3, [r7, #27]
 80180e2:	2b00      	cmp	r3, #0
 80180e4:	d041      	beq.n	801816a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80180e6:	2108      	movs	r1, #8
 80180e8:	6878      	ldr	r0, [r7, #4]
 80180ea:	f7f9 f9ff 	bl	80114ec <pbuf_remove_header>
 80180ee:	4603      	mov	r3, r0
 80180f0:	2b00      	cmp	r3, #0
 80180f2:	d00a      	beq.n	801810a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80180f4:	4b20      	ldr	r3, [pc, #128]	; (8018178 <udp_input+0x208>)
 80180f6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80180fa:	4925      	ldr	r1, [pc, #148]	; (8018190 <udp_input+0x220>)
 80180fc:	4820      	ldr	r0, [pc, #128]	; (8018180 <udp_input+0x210>)
 80180fe:	f003 fddd 	bl	801bcbc <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8018102:	6878      	ldr	r0, [r7, #4]
 8018104:	f7f9 faaa 	bl	801165c <pbuf_free>
      goto end;
 8018108:	e032      	b.n	8018170 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801810a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801810c:	2b00      	cmp	r3, #0
 801810e:	d012      	beq.n	8018136 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8018110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018112:	699b      	ldr	r3, [r3, #24]
 8018114:	2b00      	cmp	r3, #0
 8018116:	d00a      	beq.n	801812e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8018118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801811a:	699c      	ldr	r4, [r3, #24]
 801811c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801811e:	69d8      	ldr	r0, [r3, #28]
 8018120:	8a3b      	ldrh	r3, [r7, #16]
 8018122:	9300      	str	r3, [sp, #0]
 8018124:	4b1b      	ldr	r3, [pc, #108]	; (8018194 <udp_input+0x224>)
 8018126:	687a      	ldr	r2, [r7, #4]
 8018128:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801812a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801812c:	e021      	b.n	8018172 <udp_input+0x202>
        pbuf_free(p);
 801812e:	6878      	ldr	r0, [r7, #4]
 8018130:	f7f9 fa94 	bl	801165c <pbuf_free>
        goto end;
 8018134:	e01c      	b.n	8018170 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8018136:	7cfb      	ldrb	r3, [r7, #19]
 8018138:	2b00      	cmp	r3, #0
 801813a:	d112      	bne.n	8018162 <udp_input+0x1f2>
 801813c:	4b12      	ldr	r3, [pc, #72]	; (8018188 <udp_input+0x218>)
 801813e:	695b      	ldr	r3, [r3, #20]
 8018140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018144:	2be0      	cmp	r3, #224	; 0xe0
 8018146:	d00c      	beq.n	8018162 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8018148:	4b0f      	ldr	r3, [pc, #60]	; (8018188 <udp_input+0x218>)
 801814a:	899b      	ldrh	r3, [r3, #12]
 801814c:	3308      	adds	r3, #8
 801814e:	b29b      	uxth	r3, r3
 8018150:	b21b      	sxth	r3, r3
 8018152:	4619      	mov	r1, r3
 8018154:	6878      	ldr	r0, [r7, #4]
 8018156:	f7f9 fa3c 	bl	80115d2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801815a:	2103      	movs	r1, #3
 801815c:	6878      	ldr	r0, [r7, #4]
 801815e:	f001 fb93 	bl	8019888 <icmp_dest_unreach>
      pbuf_free(p);
 8018162:	6878      	ldr	r0, [r7, #4]
 8018164:	f7f9 fa7a 	bl	801165c <pbuf_free>
  return;
 8018168:	e003      	b.n	8018172 <udp_input+0x202>
    pbuf_free(p);
 801816a:	6878      	ldr	r0, [r7, #4]
 801816c:	f7f9 fa76 	bl	801165c <pbuf_free>
  return;
 8018170:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8018172:	372c      	adds	r7, #44	; 0x2c
 8018174:	46bd      	mov	sp, r7
 8018176:	bd90      	pop	{r4, r7, pc}
 8018178:	08021114 	.word	0x08021114
 801817c:	080211b8 	.word	0x080211b8
 8018180:	08021168 	.word	0x08021168
 8018184:	080211d0 	.word	0x080211d0
 8018188:	2000a0a8 	.word	0x2000a0a8
 801818c:	2000d7d4 	.word	0x2000d7d4
 8018190:	080211ec 	.word	0x080211ec
 8018194:	2000a0b8 	.word	0x2000a0b8

08018198 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8018198:	b580      	push	{r7, lr}
 801819a:	b082      	sub	sp, #8
 801819c:	af00      	add	r7, sp, #0
 801819e:	6078      	str	r0, [r7, #4]
 80181a0:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 80181a2:	687b      	ldr	r3, [r7, #4]
 80181a4:	2b00      	cmp	r3, #0
 80181a6:	d109      	bne.n	80181bc <udp_send+0x24>
 80181a8:	4b11      	ldr	r3, [pc, #68]	; (80181f0 <udp_send+0x58>)
 80181aa:	f240 12d5 	movw	r2, #469	; 0x1d5
 80181ae:	4911      	ldr	r1, [pc, #68]	; (80181f4 <udp_send+0x5c>)
 80181b0:	4811      	ldr	r0, [pc, #68]	; (80181f8 <udp_send+0x60>)
 80181b2:	f003 fd83 	bl	801bcbc <iprintf>
 80181b6:	f06f 030f 	mvn.w	r3, #15
 80181ba:	e015      	b.n	80181e8 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 80181bc:	683b      	ldr	r3, [r7, #0]
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d109      	bne.n	80181d6 <udp_send+0x3e>
 80181c2:	4b0b      	ldr	r3, [pc, #44]	; (80181f0 <udp_send+0x58>)
 80181c4:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 80181c8:	490c      	ldr	r1, [pc, #48]	; (80181fc <udp_send+0x64>)
 80181ca:	480b      	ldr	r0, [pc, #44]	; (80181f8 <udp_send+0x60>)
 80181cc:	f003 fd76 	bl	801bcbc <iprintf>
 80181d0:	f06f 030f 	mvn.w	r3, #15
 80181d4:	e008      	b.n	80181e8 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 80181d6:	687b      	ldr	r3, [r7, #4]
 80181d8:	1d1a      	adds	r2, r3, #4
 80181da:	687b      	ldr	r3, [r7, #4]
 80181dc:	8a9b      	ldrh	r3, [r3, #20]
 80181de:	6839      	ldr	r1, [r7, #0]
 80181e0:	6878      	ldr	r0, [r7, #4]
 80181e2:	f000 f80d 	bl	8018200 <udp_sendto>
 80181e6:	4603      	mov	r3, r0
}
 80181e8:	4618      	mov	r0, r3
 80181ea:	3708      	adds	r7, #8
 80181ec:	46bd      	mov	sp, r7
 80181ee:	bd80      	pop	{r7, pc}
 80181f0:	08021114 	.word	0x08021114
 80181f4:	08021208 	.word	0x08021208
 80181f8:	08021168 	.word	0x08021168
 80181fc:	08021220 	.word	0x08021220

08018200 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8018200:	b580      	push	{r7, lr}
 8018202:	b088      	sub	sp, #32
 8018204:	af02      	add	r7, sp, #8
 8018206:	60f8      	str	r0, [r7, #12]
 8018208:	60b9      	str	r1, [r7, #8]
 801820a:	607a      	str	r2, [r7, #4]
 801820c:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801820e:	68fb      	ldr	r3, [r7, #12]
 8018210:	2b00      	cmp	r3, #0
 8018212:	d109      	bne.n	8018228 <udp_sendto+0x28>
 8018214:	4b23      	ldr	r3, [pc, #140]	; (80182a4 <udp_sendto+0xa4>)
 8018216:	f44f 7206 	mov.w	r2, #536	; 0x218
 801821a:	4923      	ldr	r1, [pc, #140]	; (80182a8 <udp_sendto+0xa8>)
 801821c:	4823      	ldr	r0, [pc, #140]	; (80182ac <udp_sendto+0xac>)
 801821e:	f003 fd4d 	bl	801bcbc <iprintf>
 8018222:	f06f 030f 	mvn.w	r3, #15
 8018226:	e038      	b.n	801829a <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8018228:	68bb      	ldr	r3, [r7, #8]
 801822a:	2b00      	cmp	r3, #0
 801822c:	d109      	bne.n	8018242 <udp_sendto+0x42>
 801822e:	4b1d      	ldr	r3, [pc, #116]	; (80182a4 <udp_sendto+0xa4>)
 8018230:	f240 2219 	movw	r2, #537	; 0x219
 8018234:	491e      	ldr	r1, [pc, #120]	; (80182b0 <udp_sendto+0xb0>)
 8018236:	481d      	ldr	r0, [pc, #116]	; (80182ac <udp_sendto+0xac>)
 8018238:	f003 fd40 	bl	801bcbc <iprintf>
 801823c:	f06f 030f 	mvn.w	r3, #15
 8018240:	e02b      	b.n	801829a <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8018242:	687b      	ldr	r3, [r7, #4]
 8018244:	2b00      	cmp	r3, #0
 8018246:	d109      	bne.n	801825c <udp_sendto+0x5c>
 8018248:	4b16      	ldr	r3, [pc, #88]	; (80182a4 <udp_sendto+0xa4>)
 801824a:	f240 221a 	movw	r2, #538	; 0x21a
 801824e:	4919      	ldr	r1, [pc, #100]	; (80182b4 <udp_sendto+0xb4>)
 8018250:	4816      	ldr	r0, [pc, #88]	; (80182ac <udp_sendto+0xac>)
 8018252:	f003 fd33 	bl	801bcbc <iprintf>
 8018256:	f06f 030f 	mvn.w	r3, #15
 801825a:	e01e      	b.n	801829a <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801825c:	68fb      	ldr	r3, [r7, #12]
 801825e:	7a1b      	ldrb	r3, [r3, #8]
 8018260:	2b00      	cmp	r3, #0
 8018262:	d006      	beq.n	8018272 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8018264:	68fb      	ldr	r3, [r7, #12]
 8018266:	7a1b      	ldrb	r3, [r3, #8]
 8018268:	4618      	mov	r0, r3
 801826a:	f7f8 fe37 	bl	8010edc <netif_get_by_index>
 801826e:	6178      	str	r0, [r7, #20]
 8018270:	e003      	b.n	801827a <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8018272:	6878      	ldr	r0, [r7, #4]
 8018274:	f001 fb92 	bl	801999c <ip4_route>
 8018278:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801827a:	697b      	ldr	r3, [r7, #20]
 801827c:	2b00      	cmp	r3, #0
 801827e:	d102      	bne.n	8018286 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8018280:	f06f 0303 	mvn.w	r3, #3
 8018284:	e009      	b.n	801829a <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8018286:	887a      	ldrh	r2, [r7, #2]
 8018288:	697b      	ldr	r3, [r7, #20]
 801828a:	9300      	str	r3, [sp, #0]
 801828c:	4613      	mov	r3, r2
 801828e:	687a      	ldr	r2, [r7, #4]
 8018290:	68b9      	ldr	r1, [r7, #8]
 8018292:	68f8      	ldr	r0, [r7, #12]
 8018294:	f000 f810 	bl	80182b8 <udp_sendto_if>
 8018298:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801829a:	4618      	mov	r0, r3
 801829c:	3718      	adds	r7, #24
 801829e:	46bd      	mov	sp, r7
 80182a0:	bd80      	pop	{r7, pc}
 80182a2:	bf00      	nop
 80182a4:	08021114 	.word	0x08021114
 80182a8:	08021238 	.word	0x08021238
 80182ac:	08021168 	.word	0x08021168
 80182b0:	08021250 	.word	0x08021250
 80182b4:	0802126c 	.word	0x0802126c

080182b8 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80182b8:	b580      	push	{r7, lr}
 80182ba:	b088      	sub	sp, #32
 80182bc:	af02      	add	r7, sp, #8
 80182be:	60f8      	str	r0, [r7, #12]
 80182c0:	60b9      	str	r1, [r7, #8]
 80182c2:	607a      	str	r2, [r7, #4]
 80182c4:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80182c6:	68fb      	ldr	r3, [r7, #12]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d109      	bne.n	80182e0 <udp_sendto_if+0x28>
 80182cc:	4b2e      	ldr	r3, [pc, #184]	; (8018388 <udp_sendto_if+0xd0>)
 80182ce:	f44f 7220 	mov.w	r2, #640	; 0x280
 80182d2:	492e      	ldr	r1, [pc, #184]	; (801838c <udp_sendto_if+0xd4>)
 80182d4:	482e      	ldr	r0, [pc, #184]	; (8018390 <udp_sendto_if+0xd8>)
 80182d6:	f003 fcf1 	bl	801bcbc <iprintf>
 80182da:	f06f 030f 	mvn.w	r3, #15
 80182de:	e04f      	b.n	8018380 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80182e0:	68bb      	ldr	r3, [r7, #8]
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d109      	bne.n	80182fa <udp_sendto_if+0x42>
 80182e6:	4b28      	ldr	r3, [pc, #160]	; (8018388 <udp_sendto_if+0xd0>)
 80182e8:	f240 2281 	movw	r2, #641	; 0x281
 80182ec:	4929      	ldr	r1, [pc, #164]	; (8018394 <udp_sendto_if+0xdc>)
 80182ee:	4828      	ldr	r0, [pc, #160]	; (8018390 <udp_sendto_if+0xd8>)
 80182f0:	f003 fce4 	bl	801bcbc <iprintf>
 80182f4:	f06f 030f 	mvn.w	r3, #15
 80182f8:	e042      	b.n	8018380 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80182fa:	687b      	ldr	r3, [r7, #4]
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d109      	bne.n	8018314 <udp_sendto_if+0x5c>
 8018300:	4b21      	ldr	r3, [pc, #132]	; (8018388 <udp_sendto_if+0xd0>)
 8018302:	f240 2282 	movw	r2, #642	; 0x282
 8018306:	4924      	ldr	r1, [pc, #144]	; (8018398 <udp_sendto_if+0xe0>)
 8018308:	4821      	ldr	r0, [pc, #132]	; (8018390 <udp_sendto_if+0xd8>)
 801830a:	f003 fcd7 	bl	801bcbc <iprintf>
 801830e:	f06f 030f 	mvn.w	r3, #15
 8018312:	e035      	b.n	8018380 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8018314:	6a3b      	ldr	r3, [r7, #32]
 8018316:	2b00      	cmp	r3, #0
 8018318:	d109      	bne.n	801832e <udp_sendto_if+0x76>
 801831a:	4b1b      	ldr	r3, [pc, #108]	; (8018388 <udp_sendto_if+0xd0>)
 801831c:	f240 2283 	movw	r2, #643	; 0x283
 8018320:	491e      	ldr	r1, [pc, #120]	; (801839c <udp_sendto_if+0xe4>)
 8018322:	481b      	ldr	r0, [pc, #108]	; (8018390 <udp_sendto_if+0xd8>)
 8018324:	f003 fcca 	bl	801bcbc <iprintf>
 8018328:	f06f 030f 	mvn.w	r3, #15
 801832c:	e028      	b.n	8018380 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801832e:	68fb      	ldr	r3, [r7, #12]
 8018330:	2b00      	cmp	r3, #0
 8018332:	d009      	beq.n	8018348 <udp_sendto_if+0x90>
 8018334:	68fb      	ldr	r3, [r7, #12]
 8018336:	681b      	ldr	r3, [r3, #0]
 8018338:	2b00      	cmp	r3, #0
 801833a:	d005      	beq.n	8018348 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801833c:	68fb      	ldr	r3, [r7, #12]
 801833e:	681b      	ldr	r3, [r3, #0]
 8018340:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8018344:	2be0      	cmp	r3, #224	; 0xe0
 8018346:	d103      	bne.n	8018350 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8018348:	6a3b      	ldr	r3, [r7, #32]
 801834a:	3304      	adds	r3, #4
 801834c:	617b      	str	r3, [r7, #20]
 801834e:	e00b      	b.n	8018368 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8018350:	68fb      	ldr	r3, [r7, #12]
 8018352:	681a      	ldr	r2, [r3, #0]
 8018354:	6a3b      	ldr	r3, [r7, #32]
 8018356:	3304      	adds	r3, #4
 8018358:	681b      	ldr	r3, [r3, #0]
 801835a:	429a      	cmp	r2, r3
 801835c:	d002      	beq.n	8018364 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801835e:	f06f 0303 	mvn.w	r3, #3
 8018362:	e00d      	b.n	8018380 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8018364:	68fb      	ldr	r3, [r7, #12]
 8018366:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8018368:	887a      	ldrh	r2, [r7, #2]
 801836a:	697b      	ldr	r3, [r7, #20]
 801836c:	9301      	str	r3, [sp, #4]
 801836e:	6a3b      	ldr	r3, [r7, #32]
 8018370:	9300      	str	r3, [sp, #0]
 8018372:	4613      	mov	r3, r2
 8018374:	687a      	ldr	r2, [r7, #4]
 8018376:	68b9      	ldr	r1, [r7, #8]
 8018378:	68f8      	ldr	r0, [r7, #12]
 801837a:	f000 f811 	bl	80183a0 <udp_sendto_if_src>
 801837e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8018380:	4618      	mov	r0, r3
 8018382:	3718      	adds	r7, #24
 8018384:	46bd      	mov	sp, r7
 8018386:	bd80      	pop	{r7, pc}
 8018388:	08021114 	.word	0x08021114
 801838c:	08021288 	.word	0x08021288
 8018390:	08021168 	.word	0x08021168
 8018394:	080212a4 	.word	0x080212a4
 8018398:	080212c0 	.word	0x080212c0
 801839c:	080212e0 	.word	0x080212e0

080183a0 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80183a0:	b580      	push	{r7, lr}
 80183a2:	b08c      	sub	sp, #48	; 0x30
 80183a4:	af04      	add	r7, sp, #16
 80183a6:	60f8      	str	r0, [r7, #12]
 80183a8:	60b9      	str	r1, [r7, #8]
 80183aa:	607a      	str	r2, [r7, #4]
 80183ac:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80183ae:	68fb      	ldr	r3, [r7, #12]
 80183b0:	2b00      	cmp	r3, #0
 80183b2:	d109      	bne.n	80183c8 <udp_sendto_if_src+0x28>
 80183b4:	4b65      	ldr	r3, [pc, #404]	; (801854c <udp_sendto_if_src+0x1ac>)
 80183b6:	f240 22d1 	movw	r2, #721	; 0x2d1
 80183ba:	4965      	ldr	r1, [pc, #404]	; (8018550 <udp_sendto_if_src+0x1b0>)
 80183bc:	4865      	ldr	r0, [pc, #404]	; (8018554 <udp_sendto_if_src+0x1b4>)
 80183be:	f003 fc7d 	bl	801bcbc <iprintf>
 80183c2:	f06f 030f 	mvn.w	r3, #15
 80183c6:	e0bc      	b.n	8018542 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80183c8:	68bb      	ldr	r3, [r7, #8]
 80183ca:	2b00      	cmp	r3, #0
 80183cc:	d109      	bne.n	80183e2 <udp_sendto_if_src+0x42>
 80183ce:	4b5f      	ldr	r3, [pc, #380]	; (801854c <udp_sendto_if_src+0x1ac>)
 80183d0:	f240 22d2 	movw	r2, #722	; 0x2d2
 80183d4:	4960      	ldr	r1, [pc, #384]	; (8018558 <udp_sendto_if_src+0x1b8>)
 80183d6:	485f      	ldr	r0, [pc, #380]	; (8018554 <udp_sendto_if_src+0x1b4>)
 80183d8:	f003 fc70 	bl	801bcbc <iprintf>
 80183dc:	f06f 030f 	mvn.w	r3, #15
 80183e0:	e0af      	b.n	8018542 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	2b00      	cmp	r3, #0
 80183e6:	d109      	bne.n	80183fc <udp_sendto_if_src+0x5c>
 80183e8:	4b58      	ldr	r3, [pc, #352]	; (801854c <udp_sendto_if_src+0x1ac>)
 80183ea:	f240 22d3 	movw	r2, #723	; 0x2d3
 80183ee:	495b      	ldr	r1, [pc, #364]	; (801855c <udp_sendto_if_src+0x1bc>)
 80183f0:	4858      	ldr	r0, [pc, #352]	; (8018554 <udp_sendto_if_src+0x1b4>)
 80183f2:	f003 fc63 	bl	801bcbc <iprintf>
 80183f6:	f06f 030f 	mvn.w	r3, #15
 80183fa:	e0a2      	b.n	8018542 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80183fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183fe:	2b00      	cmp	r3, #0
 8018400:	d109      	bne.n	8018416 <udp_sendto_if_src+0x76>
 8018402:	4b52      	ldr	r3, [pc, #328]	; (801854c <udp_sendto_if_src+0x1ac>)
 8018404:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8018408:	4955      	ldr	r1, [pc, #340]	; (8018560 <udp_sendto_if_src+0x1c0>)
 801840a:	4852      	ldr	r0, [pc, #328]	; (8018554 <udp_sendto_if_src+0x1b4>)
 801840c:	f003 fc56 	bl	801bcbc <iprintf>
 8018410:	f06f 030f 	mvn.w	r3, #15
 8018414:	e095      	b.n	8018542 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8018416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018418:	2b00      	cmp	r3, #0
 801841a:	d109      	bne.n	8018430 <udp_sendto_if_src+0x90>
 801841c:	4b4b      	ldr	r3, [pc, #300]	; (801854c <udp_sendto_if_src+0x1ac>)
 801841e:	f240 22d5 	movw	r2, #725	; 0x2d5
 8018422:	4950      	ldr	r1, [pc, #320]	; (8018564 <udp_sendto_if_src+0x1c4>)
 8018424:	484b      	ldr	r0, [pc, #300]	; (8018554 <udp_sendto_if_src+0x1b4>)
 8018426:	f003 fc49 	bl	801bcbc <iprintf>
 801842a:	f06f 030f 	mvn.w	r3, #15
 801842e:	e088      	b.n	8018542 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8018430:	68fb      	ldr	r3, [r7, #12]
 8018432:	8a5b      	ldrh	r3, [r3, #18]
 8018434:	2b00      	cmp	r3, #0
 8018436:	d10f      	bne.n	8018458 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8018438:	68f9      	ldr	r1, [r7, #12]
 801843a:	68fb      	ldr	r3, [r7, #12]
 801843c:	8a5b      	ldrh	r3, [r3, #18]
 801843e:	461a      	mov	r2, r3
 8018440:	68f8      	ldr	r0, [r7, #12]
 8018442:	f000 f893 	bl	801856c <udp_bind>
 8018446:	4603      	mov	r3, r0
 8018448:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801844a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801844e:	2b00      	cmp	r3, #0
 8018450:	d002      	beq.n	8018458 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8018452:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8018456:	e074      	b.n	8018542 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8018458:	68bb      	ldr	r3, [r7, #8]
 801845a:	891b      	ldrh	r3, [r3, #8]
 801845c:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8018460:	4293      	cmp	r3, r2
 8018462:	d902      	bls.n	801846a <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8018464:	f04f 33ff 	mov.w	r3, #4294967295
 8018468:	e06b      	b.n	8018542 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801846a:	2108      	movs	r1, #8
 801846c:	68b8      	ldr	r0, [r7, #8]
 801846e:	f7f9 f82d 	bl	80114cc <pbuf_add_header>
 8018472:	4603      	mov	r3, r0
 8018474:	2b00      	cmp	r3, #0
 8018476:	d015      	beq.n	80184a4 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8018478:	f44f 7220 	mov.w	r2, #640	; 0x280
 801847c:	2108      	movs	r1, #8
 801847e:	2022      	movs	r0, #34	; 0x22
 8018480:	f7f8 fdd6 	bl	8011030 <pbuf_alloc>
 8018484:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8018486:	69fb      	ldr	r3, [r7, #28]
 8018488:	2b00      	cmp	r3, #0
 801848a:	d102      	bne.n	8018492 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801848c:	f04f 33ff 	mov.w	r3, #4294967295
 8018490:	e057      	b.n	8018542 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8018492:	68bb      	ldr	r3, [r7, #8]
 8018494:	891b      	ldrh	r3, [r3, #8]
 8018496:	2b00      	cmp	r3, #0
 8018498:	d006      	beq.n	80184a8 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801849a:	68b9      	ldr	r1, [r7, #8]
 801849c:	69f8      	ldr	r0, [r7, #28]
 801849e:	f7f9 fa01 	bl	80118a4 <pbuf_chain>
 80184a2:	e001      	b.n	80184a8 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80184a4:	68bb      	ldr	r3, [r7, #8]
 80184a6:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80184a8:	69fb      	ldr	r3, [r7, #28]
 80184aa:	895b      	ldrh	r3, [r3, #10]
 80184ac:	2b07      	cmp	r3, #7
 80184ae:	d806      	bhi.n	80184be <udp_sendto_if_src+0x11e>
 80184b0:	4b26      	ldr	r3, [pc, #152]	; (801854c <udp_sendto_if_src+0x1ac>)
 80184b2:	f240 320d 	movw	r2, #781	; 0x30d
 80184b6:	492c      	ldr	r1, [pc, #176]	; (8018568 <udp_sendto_if_src+0x1c8>)
 80184b8:	4826      	ldr	r0, [pc, #152]	; (8018554 <udp_sendto_if_src+0x1b4>)
 80184ba:	f003 fbff 	bl	801bcbc <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80184be:	69fb      	ldr	r3, [r7, #28]
 80184c0:	685b      	ldr	r3, [r3, #4]
 80184c2:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80184c4:	68fb      	ldr	r3, [r7, #12]
 80184c6:	8a5b      	ldrh	r3, [r3, #18]
 80184c8:	4618      	mov	r0, r3
 80184ca:	f7f7 fce9 	bl	800fea0 <lwip_htons>
 80184ce:	4603      	mov	r3, r0
 80184d0:	461a      	mov	r2, r3
 80184d2:	697b      	ldr	r3, [r7, #20]
 80184d4:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80184d6:	887b      	ldrh	r3, [r7, #2]
 80184d8:	4618      	mov	r0, r3
 80184da:	f7f7 fce1 	bl	800fea0 <lwip_htons>
 80184de:	4603      	mov	r3, r0
 80184e0:	461a      	mov	r2, r3
 80184e2:	697b      	ldr	r3, [r7, #20]
 80184e4:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80184e6:	697b      	ldr	r3, [r7, #20]
 80184e8:	2200      	movs	r2, #0
 80184ea:	719a      	strb	r2, [r3, #6]
 80184ec:	2200      	movs	r2, #0
 80184ee:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 80184f0:	69fb      	ldr	r3, [r7, #28]
 80184f2:	891b      	ldrh	r3, [r3, #8]
 80184f4:	4618      	mov	r0, r3
 80184f6:	f7f7 fcd3 	bl	800fea0 <lwip_htons>
 80184fa:	4603      	mov	r3, r0
 80184fc:	461a      	mov	r2, r3
 80184fe:	697b      	ldr	r3, [r7, #20]
 8018500:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8018502:	2311      	movs	r3, #17
 8018504:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8018506:	68fb      	ldr	r3, [r7, #12]
 8018508:	7adb      	ldrb	r3, [r3, #11]
 801850a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801850c:	68fb      	ldr	r3, [r7, #12]
 801850e:	7a9b      	ldrb	r3, [r3, #10]
 8018510:	7cb9      	ldrb	r1, [r7, #18]
 8018512:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018514:	9202      	str	r2, [sp, #8]
 8018516:	7cfa      	ldrb	r2, [r7, #19]
 8018518:	9201      	str	r2, [sp, #4]
 801851a:	9300      	str	r3, [sp, #0]
 801851c:	460b      	mov	r3, r1
 801851e:	687a      	ldr	r2, [r7, #4]
 8018520:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018522:	69f8      	ldr	r0, [r7, #28]
 8018524:	f001 fc22 	bl	8019d6c <ip4_output_if_src>
 8018528:	4603      	mov	r3, r0
 801852a:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801852c:	69fa      	ldr	r2, [r7, #28]
 801852e:	68bb      	ldr	r3, [r7, #8]
 8018530:	429a      	cmp	r2, r3
 8018532:	d004      	beq.n	801853e <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8018534:	69f8      	ldr	r0, [r7, #28]
 8018536:	f7f9 f891 	bl	801165c <pbuf_free>
    q = NULL;
 801853a:	2300      	movs	r3, #0
 801853c:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801853e:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8018542:	4618      	mov	r0, r3
 8018544:	3720      	adds	r7, #32
 8018546:	46bd      	mov	sp, r7
 8018548:	bd80      	pop	{r7, pc}
 801854a:	bf00      	nop
 801854c:	08021114 	.word	0x08021114
 8018550:	08021300 	.word	0x08021300
 8018554:	08021168 	.word	0x08021168
 8018558:	08021320 	.word	0x08021320
 801855c:	08021340 	.word	0x08021340
 8018560:	08021364 	.word	0x08021364
 8018564:	08021388 	.word	0x08021388
 8018568:	080213ac 	.word	0x080213ac

0801856c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801856c:	b580      	push	{r7, lr}
 801856e:	b086      	sub	sp, #24
 8018570:	af00      	add	r7, sp, #0
 8018572:	60f8      	str	r0, [r7, #12]
 8018574:	60b9      	str	r1, [r7, #8]
 8018576:	4613      	mov	r3, r2
 8018578:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801857a:	68bb      	ldr	r3, [r7, #8]
 801857c:	2b00      	cmp	r3, #0
 801857e:	d101      	bne.n	8018584 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8018580:	4b39      	ldr	r3, [pc, #228]	; (8018668 <udp_bind+0xfc>)
 8018582:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8018584:	68fb      	ldr	r3, [r7, #12]
 8018586:	2b00      	cmp	r3, #0
 8018588:	d109      	bne.n	801859e <udp_bind+0x32>
 801858a:	4b38      	ldr	r3, [pc, #224]	; (801866c <udp_bind+0x100>)
 801858c:	f240 32b7 	movw	r2, #951	; 0x3b7
 8018590:	4937      	ldr	r1, [pc, #220]	; (8018670 <udp_bind+0x104>)
 8018592:	4838      	ldr	r0, [pc, #224]	; (8018674 <udp_bind+0x108>)
 8018594:	f003 fb92 	bl	801bcbc <iprintf>
 8018598:	f06f 030f 	mvn.w	r3, #15
 801859c:	e060      	b.n	8018660 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801859e:	2300      	movs	r3, #0
 80185a0:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80185a2:	4b35      	ldr	r3, [pc, #212]	; (8018678 <udp_bind+0x10c>)
 80185a4:	681b      	ldr	r3, [r3, #0]
 80185a6:	617b      	str	r3, [r7, #20]
 80185a8:	e009      	b.n	80185be <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80185aa:	68fa      	ldr	r2, [r7, #12]
 80185ac:	697b      	ldr	r3, [r7, #20]
 80185ae:	429a      	cmp	r2, r3
 80185b0:	d102      	bne.n	80185b8 <udp_bind+0x4c>
      rebind = 1;
 80185b2:	2301      	movs	r3, #1
 80185b4:	74fb      	strb	r3, [r7, #19]
      break;
 80185b6:	e005      	b.n	80185c4 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80185b8:	697b      	ldr	r3, [r7, #20]
 80185ba:	68db      	ldr	r3, [r3, #12]
 80185bc:	617b      	str	r3, [r7, #20]
 80185be:	697b      	ldr	r3, [r7, #20]
 80185c0:	2b00      	cmp	r3, #0
 80185c2:	d1f2      	bne.n	80185aa <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80185c4:	88fb      	ldrh	r3, [r7, #6]
 80185c6:	2b00      	cmp	r3, #0
 80185c8:	d109      	bne.n	80185de <udp_bind+0x72>
    port = udp_new_port();
 80185ca:	f7ff fc35 	bl	8017e38 <udp_new_port>
 80185ce:	4603      	mov	r3, r0
 80185d0:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80185d2:	88fb      	ldrh	r3, [r7, #6]
 80185d4:	2b00      	cmp	r3, #0
 80185d6:	d12c      	bne.n	8018632 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80185d8:	f06f 0307 	mvn.w	r3, #7
 80185dc:	e040      	b.n	8018660 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80185de:	4b26      	ldr	r3, [pc, #152]	; (8018678 <udp_bind+0x10c>)
 80185e0:	681b      	ldr	r3, [r3, #0]
 80185e2:	617b      	str	r3, [r7, #20]
 80185e4:	e022      	b.n	801862c <udp_bind+0xc0>
      if (pcb != ipcb) {
 80185e6:	68fa      	ldr	r2, [r7, #12]
 80185e8:	697b      	ldr	r3, [r7, #20]
 80185ea:	429a      	cmp	r2, r3
 80185ec:	d01b      	beq.n	8018626 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80185ee:	697b      	ldr	r3, [r7, #20]
 80185f0:	8a5b      	ldrh	r3, [r3, #18]
 80185f2:	88fa      	ldrh	r2, [r7, #6]
 80185f4:	429a      	cmp	r2, r3
 80185f6:	d116      	bne.n	8018626 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80185f8:	697b      	ldr	r3, [r7, #20]
 80185fa:	681a      	ldr	r2, [r3, #0]
 80185fc:	68bb      	ldr	r3, [r7, #8]
 80185fe:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8018600:	429a      	cmp	r2, r3
 8018602:	d00d      	beq.n	8018620 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018604:	68bb      	ldr	r3, [r7, #8]
 8018606:	2b00      	cmp	r3, #0
 8018608:	d00a      	beq.n	8018620 <udp_bind+0xb4>
 801860a:	68bb      	ldr	r3, [r7, #8]
 801860c:	681b      	ldr	r3, [r3, #0]
 801860e:	2b00      	cmp	r3, #0
 8018610:	d006      	beq.n	8018620 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8018612:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018614:	2b00      	cmp	r3, #0
 8018616:	d003      	beq.n	8018620 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8018618:	697b      	ldr	r3, [r7, #20]
 801861a:	681b      	ldr	r3, [r3, #0]
 801861c:	2b00      	cmp	r3, #0
 801861e:	d102      	bne.n	8018626 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8018620:	f06f 0307 	mvn.w	r3, #7
 8018624:	e01c      	b.n	8018660 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018626:	697b      	ldr	r3, [r7, #20]
 8018628:	68db      	ldr	r3, [r3, #12]
 801862a:	617b      	str	r3, [r7, #20]
 801862c:	697b      	ldr	r3, [r7, #20]
 801862e:	2b00      	cmp	r3, #0
 8018630:	d1d9      	bne.n	80185e6 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8018632:	68bb      	ldr	r3, [r7, #8]
 8018634:	2b00      	cmp	r3, #0
 8018636:	d002      	beq.n	801863e <udp_bind+0xd2>
 8018638:	68bb      	ldr	r3, [r7, #8]
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	e000      	b.n	8018640 <udp_bind+0xd4>
 801863e:	2300      	movs	r3, #0
 8018640:	68fa      	ldr	r2, [r7, #12]
 8018642:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8018644:	68fb      	ldr	r3, [r7, #12]
 8018646:	88fa      	ldrh	r2, [r7, #6]
 8018648:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801864a:	7cfb      	ldrb	r3, [r7, #19]
 801864c:	2b00      	cmp	r3, #0
 801864e:	d106      	bne.n	801865e <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8018650:	4b09      	ldr	r3, [pc, #36]	; (8018678 <udp_bind+0x10c>)
 8018652:	681a      	ldr	r2, [r3, #0]
 8018654:	68fb      	ldr	r3, [r7, #12]
 8018656:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8018658:	4a07      	ldr	r2, [pc, #28]	; (8018678 <udp_bind+0x10c>)
 801865a:	68fb      	ldr	r3, [r7, #12]
 801865c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801865e:	2300      	movs	r3, #0
}
 8018660:	4618      	mov	r0, r3
 8018662:	3718      	adds	r7, #24
 8018664:	46bd      	mov	sp, r7
 8018666:	bd80      	pop	{r7, pc}
 8018668:	08021d24 	.word	0x08021d24
 801866c:	08021114 	.word	0x08021114
 8018670:	080213dc 	.word	0x080213dc
 8018674:	08021168 	.word	0x08021168
 8018678:	2000d7d4 	.word	0x2000d7d4

0801867c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801867c:	b580      	push	{r7, lr}
 801867e:	b084      	sub	sp, #16
 8018680:	af00      	add	r7, sp, #0
 8018682:	60f8      	str	r0, [r7, #12]
 8018684:	60b9      	str	r1, [r7, #8]
 8018686:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8018688:	68fb      	ldr	r3, [r7, #12]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d107      	bne.n	801869e <udp_recv+0x22>
 801868e:	4b08      	ldr	r3, [pc, #32]	; (80186b0 <udp_recv+0x34>)
 8018690:	f240 428a 	movw	r2, #1162	; 0x48a
 8018694:	4907      	ldr	r1, [pc, #28]	; (80186b4 <udp_recv+0x38>)
 8018696:	4808      	ldr	r0, [pc, #32]	; (80186b8 <udp_recv+0x3c>)
 8018698:	f003 fb10 	bl	801bcbc <iprintf>
 801869c:	e005      	b.n	80186aa <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801869e:	68fb      	ldr	r3, [r7, #12]
 80186a0:	68ba      	ldr	r2, [r7, #8]
 80186a2:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 80186a4:	68fb      	ldr	r3, [r7, #12]
 80186a6:	687a      	ldr	r2, [r7, #4]
 80186a8:	61da      	str	r2, [r3, #28]
}
 80186aa:	3710      	adds	r7, #16
 80186ac:	46bd      	mov	sp, r7
 80186ae:	bd80      	pop	{r7, pc}
 80186b0:	08021114 	.word	0x08021114
 80186b4:	08021448 	.word	0x08021448
 80186b8:	08021168 	.word	0x08021168

080186bc <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80186bc:	b580      	push	{r7, lr}
 80186be:	b084      	sub	sp, #16
 80186c0:	af00      	add	r7, sp, #0
 80186c2:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80186c4:	687b      	ldr	r3, [r7, #4]
 80186c6:	2b00      	cmp	r3, #0
 80186c8:	d107      	bne.n	80186da <udp_remove+0x1e>
 80186ca:	4b19      	ldr	r3, [pc, #100]	; (8018730 <udp_remove+0x74>)
 80186cc:	f240 42a1 	movw	r2, #1185	; 0x4a1
 80186d0:	4918      	ldr	r1, [pc, #96]	; (8018734 <udp_remove+0x78>)
 80186d2:	4819      	ldr	r0, [pc, #100]	; (8018738 <udp_remove+0x7c>)
 80186d4:	f003 faf2 	bl	801bcbc <iprintf>
 80186d8:	e026      	b.n	8018728 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80186da:	4b18      	ldr	r3, [pc, #96]	; (801873c <udp_remove+0x80>)
 80186dc:	681b      	ldr	r3, [r3, #0]
 80186de:	687a      	ldr	r2, [r7, #4]
 80186e0:	429a      	cmp	r2, r3
 80186e2:	d105      	bne.n	80186f0 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80186e4:	4b15      	ldr	r3, [pc, #84]	; (801873c <udp_remove+0x80>)
 80186e6:	681b      	ldr	r3, [r3, #0]
 80186e8:	68db      	ldr	r3, [r3, #12]
 80186ea:	4a14      	ldr	r2, [pc, #80]	; (801873c <udp_remove+0x80>)
 80186ec:	6013      	str	r3, [r2, #0]
 80186ee:	e017      	b.n	8018720 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80186f0:	4b12      	ldr	r3, [pc, #72]	; (801873c <udp_remove+0x80>)
 80186f2:	681b      	ldr	r3, [r3, #0]
 80186f4:	60fb      	str	r3, [r7, #12]
 80186f6:	e010      	b.n	801871a <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80186f8:	68fb      	ldr	r3, [r7, #12]
 80186fa:	68db      	ldr	r3, [r3, #12]
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	d009      	beq.n	8018714 <udp_remove+0x58>
 8018700:	68fb      	ldr	r3, [r7, #12]
 8018702:	68db      	ldr	r3, [r3, #12]
 8018704:	687a      	ldr	r2, [r7, #4]
 8018706:	429a      	cmp	r2, r3
 8018708:	d104      	bne.n	8018714 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	68da      	ldr	r2, [r3, #12]
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	60da      	str	r2, [r3, #12]
        break;
 8018712:	e005      	b.n	8018720 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8018714:	68fb      	ldr	r3, [r7, #12]
 8018716:	68db      	ldr	r3, [r3, #12]
 8018718:	60fb      	str	r3, [r7, #12]
 801871a:	68fb      	ldr	r3, [r7, #12]
 801871c:	2b00      	cmp	r3, #0
 801871e:	d1eb      	bne.n	80186f8 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8018720:	6879      	ldr	r1, [r7, #4]
 8018722:	2000      	movs	r0, #0
 8018724:	f7f8 f8c4 	bl	80108b0 <memp_free>
}
 8018728:	3710      	adds	r7, #16
 801872a:	46bd      	mov	sp, r7
 801872c:	bd80      	pop	{r7, pc}
 801872e:	bf00      	nop
 8018730:	08021114 	.word	0x08021114
 8018734:	08021460 	.word	0x08021460
 8018738:	08021168 	.word	0x08021168
 801873c:	2000d7d4 	.word	0x2000d7d4

08018740 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8018740:	b580      	push	{r7, lr}
 8018742:	b082      	sub	sp, #8
 8018744:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8018746:	2000      	movs	r0, #0
 8018748:	f7f8 f860 	bl	801080c <memp_malloc>
 801874c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801874e:	687b      	ldr	r3, [r7, #4]
 8018750:	2b00      	cmp	r3, #0
 8018752:	d007      	beq.n	8018764 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8018754:	2220      	movs	r2, #32
 8018756:	2100      	movs	r1, #0
 8018758:	6878      	ldr	r0, [r7, #4]
 801875a:	f002 fe65 	bl	801b428 <memset>
    pcb->ttl = UDP_TTL;
 801875e:	687b      	ldr	r3, [r7, #4]
 8018760:	22ff      	movs	r2, #255	; 0xff
 8018762:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8018764:	687b      	ldr	r3, [r7, #4]
}
 8018766:	4618      	mov	r0, r3
 8018768:	3708      	adds	r7, #8
 801876a:	46bd      	mov	sp, r7
 801876c:	bd80      	pop	{r7, pc}

0801876e <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801876e:	b580      	push	{r7, lr}
 8018770:	b084      	sub	sp, #16
 8018772:	af00      	add	r7, sp, #0
 8018774:	4603      	mov	r3, r0
 8018776:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8018778:	f7ff ffe2 	bl	8018740 <udp_new>
 801877c:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801877e:	68fb      	ldr	r3, [r7, #12]
}
 8018780:	4618      	mov	r0, r3
 8018782:	3710      	adds	r7, #16
 8018784:	46bd      	mov	sp, r7
 8018786:	bd80      	pop	{r7, pc}

08018788 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8018788:	b480      	push	{r7}
 801878a:	b085      	sub	sp, #20
 801878c:	af00      	add	r7, sp, #0
 801878e:	6078      	str	r0, [r7, #4]
 8018790:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8018792:	687b      	ldr	r3, [r7, #4]
 8018794:	2b00      	cmp	r3, #0
 8018796:	d01e      	beq.n	80187d6 <udp_netif_ip_addr_changed+0x4e>
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	681b      	ldr	r3, [r3, #0]
 801879c:	2b00      	cmp	r3, #0
 801879e:	d01a      	beq.n	80187d6 <udp_netif_ip_addr_changed+0x4e>
 80187a0:	683b      	ldr	r3, [r7, #0]
 80187a2:	2b00      	cmp	r3, #0
 80187a4:	d017      	beq.n	80187d6 <udp_netif_ip_addr_changed+0x4e>
 80187a6:	683b      	ldr	r3, [r7, #0]
 80187a8:	681b      	ldr	r3, [r3, #0]
 80187aa:	2b00      	cmp	r3, #0
 80187ac:	d013      	beq.n	80187d6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80187ae:	4b0d      	ldr	r3, [pc, #52]	; (80187e4 <udp_netif_ip_addr_changed+0x5c>)
 80187b0:	681b      	ldr	r3, [r3, #0]
 80187b2:	60fb      	str	r3, [r7, #12]
 80187b4:	e00c      	b.n	80187d0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80187b6:	68fb      	ldr	r3, [r7, #12]
 80187b8:	681a      	ldr	r2, [r3, #0]
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	681b      	ldr	r3, [r3, #0]
 80187be:	429a      	cmp	r2, r3
 80187c0:	d103      	bne.n	80187ca <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80187c2:	683b      	ldr	r3, [r7, #0]
 80187c4:	681a      	ldr	r2, [r3, #0]
 80187c6:	68fb      	ldr	r3, [r7, #12]
 80187c8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80187ca:	68fb      	ldr	r3, [r7, #12]
 80187cc:	68db      	ldr	r3, [r3, #12]
 80187ce:	60fb      	str	r3, [r7, #12]
 80187d0:	68fb      	ldr	r3, [r7, #12]
 80187d2:	2b00      	cmp	r3, #0
 80187d4:	d1ef      	bne.n	80187b6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80187d6:	bf00      	nop
 80187d8:	3714      	adds	r7, #20
 80187da:	46bd      	mov	sp, r7
 80187dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187e0:	4770      	bx	lr
 80187e2:	bf00      	nop
 80187e4:	2000d7d4 	.word	0x2000d7d4

080187e8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80187e8:	b580      	push	{r7, lr}
 80187ea:	b082      	sub	sp, #8
 80187ec:	af00      	add	r7, sp, #0
 80187ee:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80187f0:	4915      	ldr	r1, [pc, #84]	; (8018848 <etharp_free_entry+0x60>)
 80187f2:	687a      	ldr	r2, [r7, #4]
 80187f4:	4613      	mov	r3, r2
 80187f6:	005b      	lsls	r3, r3, #1
 80187f8:	4413      	add	r3, r2
 80187fa:	00db      	lsls	r3, r3, #3
 80187fc:	440b      	add	r3, r1
 80187fe:	681b      	ldr	r3, [r3, #0]
 8018800:	2b00      	cmp	r3, #0
 8018802:	d013      	beq.n	801882c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8018804:	4910      	ldr	r1, [pc, #64]	; (8018848 <etharp_free_entry+0x60>)
 8018806:	687a      	ldr	r2, [r7, #4]
 8018808:	4613      	mov	r3, r2
 801880a:	005b      	lsls	r3, r3, #1
 801880c:	4413      	add	r3, r2
 801880e:	00db      	lsls	r3, r3, #3
 8018810:	440b      	add	r3, r1
 8018812:	681b      	ldr	r3, [r3, #0]
 8018814:	4618      	mov	r0, r3
 8018816:	f7f8 ff21 	bl	801165c <pbuf_free>
    arp_table[i].q = NULL;
 801881a:	490b      	ldr	r1, [pc, #44]	; (8018848 <etharp_free_entry+0x60>)
 801881c:	687a      	ldr	r2, [r7, #4]
 801881e:	4613      	mov	r3, r2
 8018820:	005b      	lsls	r3, r3, #1
 8018822:	4413      	add	r3, r2
 8018824:	00db      	lsls	r3, r3, #3
 8018826:	440b      	add	r3, r1
 8018828:	2200      	movs	r2, #0
 801882a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801882c:	4906      	ldr	r1, [pc, #24]	; (8018848 <etharp_free_entry+0x60>)
 801882e:	687a      	ldr	r2, [r7, #4]
 8018830:	4613      	mov	r3, r2
 8018832:	005b      	lsls	r3, r3, #1
 8018834:	4413      	add	r3, r2
 8018836:	00db      	lsls	r3, r3, #3
 8018838:	440b      	add	r3, r1
 801883a:	3314      	adds	r3, #20
 801883c:	2200      	movs	r2, #0
 801883e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8018840:	bf00      	nop
 8018842:	3708      	adds	r7, #8
 8018844:	46bd      	mov	sp, r7
 8018846:	bd80      	pop	{r7, pc}
 8018848:	20004834 	.word	0x20004834

0801884c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801884c:	b580      	push	{r7, lr}
 801884e:	b082      	sub	sp, #8
 8018850:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018852:	2300      	movs	r3, #0
 8018854:	607b      	str	r3, [r7, #4]
 8018856:	e096      	b.n	8018986 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8018858:	494f      	ldr	r1, [pc, #316]	; (8018998 <etharp_tmr+0x14c>)
 801885a:	687a      	ldr	r2, [r7, #4]
 801885c:	4613      	mov	r3, r2
 801885e:	005b      	lsls	r3, r3, #1
 8018860:	4413      	add	r3, r2
 8018862:	00db      	lsls	r3, r3, #3
 8018864:	440b      	add	r3, r1
 8018866:	3314      	adds	r3, #20
 8018868:	781b      	ldrb	r3, [r3, #0]
 801886a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801886c:	78fb      	ldrb	r3, [r7, #3]
 801886e:	2b00      	cmp	r3, #0
 8018870:	f000 8086 	beq.w	8018980 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8018874:	4948      	ldr	r1, [pc, #288]	; (8018998 <etharp_tmr+0x14c>)
 8018876:	687a      	ldr	r2, [r7, #4]
 8018878:	4613      	mov	r3, r2
 801887a:	005b      	lsls	r3, r3, #1
 801887c:	4413      	add	r3, r2
 801887e:	00db      	lsls	r3, r3, #3
 8018880:	440b      	add	r3, r1
 8018882:	3312      	adds	r3, #18
 8018884:	881b      	ldrh	r3, [r3, #0]
 8018886:	3301      	adds	r3, #1
 8018888:	b298      	uxth	r0, r3
 801888a:	4943      	ldr	r1, [pc, #268]	; (8018998 <etharp_tmr+0x14c>)
 801888c:	687a      	ldr	r2, [r7, #4]
 801888e:	4613      	mov	r3, r2
 8018890:	005b      	lsls	r3, r3, #1
 8018892:	4413      	add	r3, r2
 8018894:	00db      	lsls	r3, r3, #3
 8018896:	440b      	add	r3, r1
 8018898:	3312      	adds	r3, #18
 801889a:	4602      	mov	r2, r0
 801889c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801889e:	493e      	ldr	r1, [pc, #248]	; (8018998 <etharp_tmr+0x14c>)
 80188a0:	687a      	ldr	r2, [r7, #4]
 80188a2:	4613      	mov	r3, r2
 80188a4:	005b      	lsls	r3, r3, #1
 80188a6:	4413      	add	r3, r2
 80188a8:	00db      	lsls	r3, r3, #3
 80188aa:	440b      	add	r3, r1
 80188ac:	3312      	adds	r3, #18
 80188ae:	881b      	ldrh	r3, [r3, #0]
 80188b0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80188b4:	d215      	bcs.n	80188e2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80188b6:	4938      	ldr	r1, [pc, #224]	; (8018998 <etharp_tmr+0x14c>)
 80188b8:	687a      	ldr	r2, [r7, #4]
 80188ba:	4613      	mov	r3, r2
 80188bc:	005b      	lsls	r3, r3, #1
 80188be:	4413      	add	r3, r2
 80188c0:	00db      	lsls	r3, r3, #3
 80188c2:	440b      	add	r3, r1
 80188c4:	3314      	adds	r3, #20
 80188c6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80188c8:	2b01      	cmp	r3, #1
 80188ca:	d10e      	bne.n	80188ea <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80188cc:	4932      	ldr	r1, [pc, #200]	; (8018998 <etharp_tmr+0x14c>)
 80188ce:	687a      	ldr	r2, [r7, #4]
 80188d0:	4613      	mov	r3, r2
 80188d2:	005b      	lsls	r3, r3, #1
 80188d4:	4413      	add	r3, r2
 80188d6:	00db      	lsls	r3, r3, #3
 80188d8:	440b      	add	r3, r1
 80188da:	3312      	adds	r3, #18
 80188dc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80188de:	2b04      	cmp	r3, #4
 80188e0:	d903      	bls.n	80188ea <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80188e2:	6878      	ldr	r0, [r7, #4]
 80188e4:	f7ff ff80 	bl	80187e8 <etharp_free_entry>
 80188e8:	e04a      	b.n	8018980 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80188ea:	492b      	ldr	r1, [pc, #172]	; (8018998 <etharp_tmr+0x14c>)
 80188ec:	687a      	ldr	r2, [r7, #4]
 80188ee:	4613      	mov	r3, r2
 80188f0:	005b      	lsls	r3, r3, #1
 80188f2:	4413      	add	r3, r2
 80188f4:	00db      	lsls	r3, r3, #3
 80188f6:	440b      	add	r3, r1
 80188f8:	3314      	adds	r3, #20
 80188fa:	781b      	ldrb	r3, [r3, #0]
 80188fc:	2b03      	cmp	r3, #3
 80188fe:	d10a      	bne.n	8018916 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8018900:	4925      	ldr	r1, [pc, #148]	; (8018998 <etharp_tmr+0x14c>)
 8018902:	687a      	ldr	r2, [r7, #4]
 8018904:	4613      	mov	r3, r2
 8018906:	005b      	lsls	r3, r3, #1
 8018908:	4413      	add	r3, r2
 801890a:	00db      	lsls	r3, r3, #3
 801890c:	440b      	add	r3, r1
 801890e:	3314      	adds	r3, #20
 8018910:	2204      	movs	r2, #4
 8018912:	701a      	strb	r2, [r3, #0]
 8018914:	e034      	b.n	8018980 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8018916:	4920      	ldr	r1, [pc, #128]	; (8018998 <etharp_tmr+0x14c>)
 8018918:	687a      	ldr	r2, [r7, #4]
 801891a:	4613      	mov	r3, r2
 801891c:	005b      	lsls	r3, r3, #1
 801891e:	4413      	add	r3, r2
 8018920:	00db      	lsls	r3, r3, #3
 8018922:	440b      	add	r3, r1
 8018924:	3314      	adds	r3, #20
 8018926:	781b      	ldrb	r3, [r3, #0]
 8018928:	2b04      	cmp	r3, #4
 801892a:	d10a      	bne.n	8018942 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801892c:	491a      	ldr	r1, [pc, #104]	; (8018998 <etharp_tmr+0x14c>)
 801892e:	687a      	ldr	r2, [r7, #4]
 8018930:	4613      	mov	r3, r2
 8018932:	005b      	lsls	r3, r3, #1
 8018934:	4413      	add	r3, r2
 8018936:	00db      	lsls	r3, r3, #3
 8018938:	440b      	add	r3, r1
 801893a:	3314      	adds	r3, #20
 801893c:	2202      	movs	r2, #2
 801893e:	701a      	strb	r2, [r3, #0]
 8018940:	e01e      	b.n	8018980 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8018942:	4915      	ldr	r1, [pc, #84]	; (8018998 <etharp_tmr+0x14c>)
 8018944:	687a      	ldr	r2, [r7, #4]
 8018946:	4613      	mov	r3, r2
 8018948:	005b      	lsls	r3, r3, #1
 801894a:	4413      	add	r3, r2
 801894c:	00db      	lsls	r3, r3, #3
 801894e:	440b      	add	r3, r1
 8018950:	3314      	adds	r3, #20
 8018952:	781b      	ldrb	r3, [r3, #0]
 8018954:	2b01      	cmp	r3, #1
 8018956:	d113      	bne.n	8018980 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8018958:	490f      	ldr	r1, [pc, #60]	; (8018998 <etharp_tmr+0x14c>)
 801895a:	687a      	ldr	r2, [r7, #4]
 801895c:	4613      	mov	r3, r2
 801895e:	005b      	lsls	r3, r3, #1
 8018960:	4413      	add	r3, r2
 8018962:	00db      	lsls	r3, r3, #3
 8018964:	440b      	add	r3, r1
 8018966:	3308      	adds	r3, #8
 8018968:	6818      	ldr	r0, [r3, #0]
 801896a:	687a      	ldr	r2, [r7, #4]
 801896c:	4613      	mov	r3, r2
 801896e:	005b      	lsls	r3, r3, #1
 8018970:	4413      	add	r3, r2
 8018972:	00db      	lsls	r3, r3, #3
 8018974:	4a08      	ldr	r2, [pc, #32]	; (8018998 <etharp_tmr+0x14c>)
 8018976:	4413      	add	r3, r2
 8018978:	3304      	adds	r3, #4
 801897a:	4619      	mov	r1, r3
 801897c:	f000 fe6e 	bl	801965c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018980:	687b      	ldr	r3, [r7, #4]
 8018982:	3301      	adds	r3, #1
 8018984:	607b      	str	r3, [r7, #4]
 8018986:	687b      	ldr	r3, [r7, #4]
 8018988:	2b09      	cmp	r3, #9
 801898a:	f77f af65 	ble.w	8018858 <etharp_tmr+0xc>
      }
    }
  }
}
 801898e:	bf00      	nop
 8018990:	bf00      	nop
 8018992:	3708      	adds	r7, #8
 8018994:	46bd      	mov	sp, r7
 8018996:	bd80      	pop	{r7, pc}
 8018998:	20004834 	.word	0x20004834

0801899c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801899c:	b580      	push	{r7, lr}
 801899e:	b08a      	sub	sp, #40	; 0x28
 80189a0:	af00      	add	r7, sp, #0
 80189a2:	60f8      	str	r0, [r7, #12]
 80189a4:	460b      	mov	r3, r1
 80189a6:	607a      	str	r2, [r7, #4]
 80189a8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80189aa:	230a      	movs	r3, #10
 80189ac:	84fb      	strh	r3, [r7, #38]	; 0x26
 80189ae:	230a      	movs	r3, #10
 80189b0:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80189b2:	230a      	movs	r3, #10
 80189b4:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80189b6:	2300      	movs	r3, #0
 80189b8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80189ba:	230a      	movs	r3, #10
 80189bc:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80189be:	2300      	movs	r3, #0
 80189c0:	83bb      	strh	r3, [r7, #28]
 80189c2:	2300      	movs	r3, #0
 80189c4:	837b      	strh	r3, [r7, #26]
 80189c6:	2300      	movs	r3, #0
 80189c8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80189ca:	2300      	movs	r3, #0
 80189cc:	843b      	strh	r3, [r7, #32]
 80189ce:	e0ae      	b.n	8018b2e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80189d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80189d4:	49a6      	ldr	r1, [pc, #664]	; (8018c70 <etharp_find_entry+0x2d4>)
 80189d6:	4613      	mov	r3, r2
 80189d8:	005b      	lsls	r3, r3, #1
 80189da:	4413      	add	r3, r2
 80189dc:	00db      	lsls	r3, r3, #3
 80189de:	440b      	add	r3, r1
 80189e0:	3314      	adds	r3, #20
 80189e2:	781b      	ldrb	r3, [r3, #0]
 80189e4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80189e6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80189ea:	2b0a      	cmp	r3, #10
 80189ec:	d105      	bne.n	80189fa <etharp_find_entry+0x5e>
 80189ee:	7dfb      	ldrb	r3, [r7, #23]
 80189f0:	2b00      	cmp	r3, #0
 80189f2:	d102      	bne.n	80189fa <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80189f4:	8c3b      	ldrh	r3, [r7, #32]
 80189f6:	847b      	strh	r3, [r7, #34]	; 0x22
 80189f8:	e095      	b.n	8018b26 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80189fa:	7dfb      	ldrb	r3, [r7, #23]
 80189fc:	2b00      	cmp	r3, #0
 80189fe:	f000 8092 	beq.w	8018b26 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8018a02:	7dfb      	ldrb	r3, [r7, #23]
 8018a04:	2b01      	cmp	r3, #1
 8018a06:	d009      	beq.n	8018a1c <etharp_find_entry+0x80>
 8018a08:	7dfb      	ldrb	r3, [r7, #23]
 8018a0a:	2b01      	cmp	r3, #1
 8018a0c:	d806      	bhi.n	8018a1c <etharp_find_entry+0x80>
 8018a0e:	4b99      	ldr	r3, [pc, #612]	; (8018c74 <etharp_find_entry+0x2d8>)
 8018a10:	f240 1223 	movw	r2, #291	; 0x123
 8018a14:	4998      	ldr	r1, [pc, #608]	; (8018c78 <etharp_find_entry+0x2dc>)
 8018a16:	4899      	ldr	r0, [pc, #612]	; (8018c7c <etharp_find_entry+0x2e0>)
 8018a18:	f003 f950 	bl	801bcbc <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8018a1c:	68fb      	ldr	r3, [r7, #12]
 8018a1e:	2b00      	cmp	r3, #0
 8018a20:	d020      	beq.n	8018a64 <etharp_find_entry+0xc8>
 8018a22:	68fb      	ldr	r3, [r7, #12]
 8018a24:	6819      	ldr	r1, [r3, #0]
 8018a26:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018a2a:	4891      	ldr	r0, [pc, #580]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018a2c:	4613      	mov	r3, r2
 8018a2e:	005b      	lsls	r3, r3, #1
 8018a30:	4413      	add	r3, r2
 8018a32:	00db      	lsls	r3, r3, #3
 8018a34:	4403      	add	r3, r0
 8018a36:	3304      	adds	r3, #4
 8018a38:	681b      	ldr	r3, [r3, #0]
 8018a3a:	4299      	cmp	r1, r3
 8018a3c:	d112      	bne.n	8018a64 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	2b00      	cmp	r3, #0
 8018a42:	d00c      	beq.n	8018a5e <etharp_find_entry+0xc2>
 8018a44:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018a48:	4989      	ldr	r1, [pc, #548]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018a4a:	4613      	mov	r3, r2
 8018a4c:	005b      	lsls	r3, r3, #1
 8018a4e:	4413      	add	r3, r2
 8018a50:	00db      	lsls	r3, r3, #3
 8018a52:	440b      	add	r3, r1
 8018a54:	3308      	adds	r3, #8
 8018a56:	681b      	ldr	r3, [r3, #0]
 8018a58:	687a      	ldr	r2, [r7, #4]
 8018a5a:	429a      	cmp	r2, r3
 8018a5c:	d102      	bne.n	8018a64 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8018a5e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018a62:	e100      	b.n	8018c66 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8018a64:	7dfb      	ldrb	r3, [r7, #23]
 8018a66:	2b01      	cmp	r3, #1
 8018a68:	d140      	bne.n	8018aec <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8018a6a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018a6e:	4980      	ldr	r1, [pc, #512]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018a70:	4613      	mov	r3, r2
 8018a72:	005b      	lsls	r3, r3, #1
 8018a74:	4413      	add	r3, r2
 8018a76:	00db      	lsls	r3, r3, #3
 8018a78:	440b      	add	r3, r1
 8018a7a:	681b      	ldr	r3, [r3, #0]
 8018a7c:	2b00      	cmp	r3, #0
 8018a7e:	d01a      	beq.n	8018ab6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8018a80:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018a84:	497a      	ldr	r1, [pc, #488]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018a86:	4613      	mov	r3, r2
 8018a88:	005b      	lsls	r3, r3, #1
 8018a8a:	4413      	add	r3, r2
 8018a8c:	00db      	lsls	r3, r3, #3
 8018a8e:	440b      	add	r3, r1
 8018a90:	3312      	adds	r3, #18
 8018a92:	881b      	ldrh	r3, [r3, #0]
 8018a94:	8bba      	ldrh	r2, [r7, #28]
 8018a96:	429a      	cmp	r2, r3
 8018a98:	d845      	bhi.n	8018b26 <etharp_find_entry+0x18a>
            old_queue = i;
 8018a9a:	8c3b      	ldrh	r3, [r7, #32]
 8018a9c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8018a9e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018aa2:	4973      	ldr	r1, [pc, #460]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018aa4:	4613      	mov	r3, r2
 8018aa6:	005b      	lsls	r3, r3, #1
 8018aa8:	4413      	add	r3, r2
 8018aaa:	00db      	lsls	r3, r3, #3
 8018aac:	440b      	add	r3, r1
 8018aae:	3312      	adds	r3, #18
 8018ab0:	881b      	ldrh	r3, [r3, #0]
 8018ab2:	83bb      	strh	r3, [r7, #28]
 8018ab4:	e037      	b.n	8018b26 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8018ab6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018aba:	496d      	ldr	r1, [pc, #436]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018abc:	4613      	mov	r3, r2
 8018abe:	005b      	lsls	r3, r3, #1
 8018ac0:	4413      	add	r3, r2
 8018ac2:	00db      	lsls	r3, r3, #3
 8018ac4:	440b      	add	r3, r1
 8018ac6:	3312      	adds	r3, #18
 8018ac8:	881b      	ldrh	r3, [r3, #0]
 8018aca:	8b7a      	ldrh	r2, [r7, #26]
 8018acc:	429a      	cmp	r2, r3
 8018ace:	d82a      	bhi.n	8018b26 <etharp_find_entry+0x18a>
            old_pending = i;
 8018ad0:	8c3b      	ldrh	r3, [r7, #32]
 8018ad2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8018ad4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018ad8:	4965      	ldr	r1, [pc, #404]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018ada:	4613      	mov	r3, r2
 8018adc:	005b      	lsls	r3, r3, #1
 8018ade:	4413      	add	r3, r2
 8018ae0:	00db      	lsls	r3, r3, #3
 8018ae2:	440b      	add	r3, r1
 8018ae4:	3312      	adds	r3, #18
 8018ae6:	881b      	ldrh	r3, [r3, #0]
 8018ae8:	837b      	strh	r3, [r7, #26]
 8018aea:	e01c      	b.n	8018b26 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8018aec:	7dfb      	ldrb	r3, [r7, #23]
 8018aee:	2b01      	cmp	r3, #1
 8018af0:	d919      	bls.n	8018b26 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8018af2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018af6:	495e      	ldr	r1, [pc, #376]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018af8:	4613      	mov	r3, r2
 8018afa:	005b      	lsls	r3, r3, #1
 8018afc:	4413      	add	r3, r2
 8018afe:	00db      	lsls	r3, r3, #3
 8018b00:	440b      	add	r3, r1
 8018b02:	3312      	adds	r3, #18
 8018b04:	881b      	ldrh	r3, [r3, #0]
 8018b06:	8b3a      	ldrh	r2, [r7, #24]
 8018b08:	429a      	cmp	r2, r3
 8018b0a:	d80c      	bhi.n	8018b26 <etharp_find_entry+0x18a>
            old_stable = i;
 8018b0c:	8c3b      	ldrh	r3, [r7, #32]
 8018b0e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8018b10:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018b14:	4956      	ldr	r1, [pc, #344]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018b16:	4613      	mov	r3, r2
 8018b18:	005b      	lsls	r3, r3, #1
 8018b1a:	4413      	add	r3, r2
 8018b1c:	00db      	lsls	r3, r3, #3
 8018b1e:	440b      	add	r3, r1
 8018b20:	3312      	adds	r3, #18
 8018b22:	881b      	ldrh	r3, [r3, #0]
 8018b24:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018b26:	8c3b      	ldrh	r3, [r7, #32]
 8018b28:	3301      	adds	r3, #1
 8018b2a:	b29b      	uxth	r3, r3
 8018b2c:	843b      	strh	r3, [r7, #32]
 8018b2e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018b32:	2b09      	cmp	r3, #9
 8018b34:	f77f af4c 	ble.w	80189d0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8018b38:	7afb      	ldrb	r3, [r7, #11]
 8018b3a:	f003 0302 	and.w	r3, r3, #2
 8018b3e:	2b00      	cmp	r3, #0
 8018b40:	d108      	bne.n	8018b54 <etharp_find_entry+0x1b8>
 8018b42:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018b46:	2b0a      	cmp	r3, #10
 8018b48:	d107      	bne.n	8018b5a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8018b4a:	7afb      	ldrb	r3, [r7, #11]
 8018b4c:	f003 0301 	and.w	r3, r3, #1
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	d102      	bne.n	8018b5a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8018b54:	f04f 33ff 	mov.w	r3, #4294967295
 8018b58:	e085      	b.n	8018c66 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8018b5a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018b5e:	2b09      	cmp	r3, #9
 8018b60:	dc02      	bgt.n	8018b68 <etharp_find_entry+0x1cc>
    i = empty;
 8018b62:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018b64:	843b      	strh	r3, [r7, #32]
 8018b66:	e039      	b.n	8018bdc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8018b68:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8018b6c:	2b09      	cmp	r3, #9
 8018b6e:	dc14      	bgt.n	8018b9a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8018b70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018b72:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8018b74:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018b78:	493d      	ldr	r1, [pc, #244]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018b7a:	4613      	mov	r3, r2
 8018b7c:	005b      	lsls	r3, r3, #1
 8018b7e:	4413      	add	r3, r2
 8018b80:	00db      	lsls	r3, r3, #3
 8018b82:	440b      	add	r3, r1
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	2b00      	cmp	r3, #0
 8018b88:	d018      	beq.n	8018bbc <etharp_find_entry+0x220>
 8018b8a:	4b3a      	ldr	r3, [pc, #232]	; (8018c74 <etharp_find_entry+0x2d8>)
 8018b8c:	f240 126d 	movw	r2, #365	; 0x16d
 8018b90:	493b      	ldr	r1, [pc, #236]	; (8018c80 <etharp_find_entry+0x2e4>)
 8018b92:	483a      	ldr	r0, [pc, #232]	; (8018c7c <etharp_find_entry+0x2e0>)
 8018b94:	f003 f892 	bl	801bcbc <iprintf>
 8018b98:	e010      	b.n	8018bbc <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8018b9a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8018b9e:	2b09      	cmp	r3, #9
 8018ba0:	dc02      	bgt.n	8018ba8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8018ba2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018ba4:	843b      	strh	r3, [r7, #32]
 8018ba6:	e009      	b.n	8018bbc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8018ba8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8018bac:	2b09      	cmp	r3, #9
 8018bae:	dc02      	bgt.n	8018bb6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8018bb0:	8bfb      	ldrh	r3, [r7, #30]
 8018bb2:	843b      	strh	r3, [r7, #32]
 8018bb4:	e002      	b.n	8018bbc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8018bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8018bba:	e054      	b.n	8018c66 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018bbc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018bc0:	2b09      	cmp	r3, #9
 8018bc2:	dd06      	ble.n	8018bd2 <etharp_find_entry+0x236>
 8018bc4:	4b2b      	ldr	r3, [pc, #172]	; (8018c74 <etharp_find_entry+0x2d8>)
 8018bc6:	f240 127f 	movw	r2, #383	; 0x17f
 8018bca:	492e      	ldr	r1, [pc, #184]	; (8018c84 <etharp_find_entry+0x2e8>)
 8018bcc:	482b      	ldr	r0, [pc, #172]	; (8018c7c <etharp_find_entry+0x2e0>)
 8018bce:	f003 f875 	bl	801bcbc <iprintf>
    etharp_free_entry(i);
 8018bd2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018bd6:	4618      	mov	r0, r3
 8018bd8:	f7ff fe06 	bl	80187e8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018bdc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018be0:	2b09      	cmp	r3, #9
 8018be2:	dd06      	ble.n	8018bf2 <etharp_find_entry+0x256>
 8018be4:	4b23      	ldr	r3, [pc, #140]	; (8018c74 <etharp_find_entry+0x2d8>)
 8018be6:	f240 1283 	movw	r2, #387	; 0x183
 8018bea:	4926      	ldr	r1, [pc, #152]	; (8018c84 <etharp_find_entry+0x2e8>)
 8018bec:	4823      	ldr	r0, [pc, #140]	; (8018c7c <etharp_find_entry+0x2e0>)
 8018bee:	f003 f865 	bl	801bcbc <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8018bf2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018bf6:	491e      	ldr	r1, [pc, #120]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018bf8:	4613      	mov	r3, r2
 8018bfa:	005b      	lsls	r3, r3, #1
 8018bfc:	4413      	add	r3, r2
 8018bfe:	00db      	lsls	r3, r3, #3
 8018c00:	440b      	add	r3, r1
 8018c02:	3314      	adds	r3, #20
 8018c04:	781b      	ldrb	r3, [r3, #0]
 8018c06:	2b00      	cmp	r3, #0
 8018c08:	d006      	beq.n	8018c18 <etharp_find_entry+0x27c>
 8018c0a:	4b1a      	ldr	r3, [pc, #104]	; (8018c74 <etharp_find_entry+0x2d8>)
 8018c0c:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8018c10:	491d      	ldr	r1, [pc, #116]	; (8018c88 <etharp_find_entry+0x2ec>)
 8018c12:	481a      	ldr	r0, [pc, #104]	; (8018c7c <etharp_find_entry+0x2e0>)
 8018c14:	f003 f852 	bl	801bcbc <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8018c18:	68fb      	ldr	r3, [r7, #12]
 8018c1a:	2b00      	cmp	r3, #0
 8018c1c:	d00b      	beq.n	8018c36 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8018c1e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018c22:	68fb      	ldr	r3, [r7, #12]
 8018c24:	6819      	ldr	r1, [r3, #0]
 8018c26:	4812      	ldr	r0, [pc, #72]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018c28:	4613      	mov	r3, r2
 8018c2a:	005b      	lsls	r3, r3, #1
 8018c2c:	4413      	add	r3, r2
 8018c2e:	00db      	lsls	r3, r3, #3
 8018c30:	4403      	add	r3, r0
 8018c32:	3304      	adds	r3, #4
 8018c34:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8018c36:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018c3a:	490d      	ldr	r1, [pc, #52]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018c3c:	4613      	mov	r3, r2
 8018c3e:	005b      	lsls	r3, r3, #1
 8018c40:	4413      	add	r3, r2
 8018c42:	00db      	lsls	r3, r3, #3
 8018c44:	440b      	add	r3, r1
 8018c46:	3312      	adds	r3, #18
 8018c48:	2200      	movs	r2, #0
 8018c4a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8018c4c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018c50:	4907      	ldr	r1, [pc, #28]	; (8018c70 <etharp_find_entry+0x2d4>)
 8018c52:	4613      	mov	r3, r2
 8018c54:	005b      	lsls	r3, r3, #1
 8018c56:	4413      	add	r3, r2
 8018c58:	00db      	lsls	r3, r3, #3
 8018c5a:	440b      	add	r3, r1
 8018c5c:	3308      	adds	r3, #8
 8018c5e:	687a      	ldr	r2, [r7, #4]
 8018c60:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8018c62:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8018c66:	4618      	mov	r0, r3
 8018c68:	3728      	adds	r7, #40	; 0x28
 8018c6a:	46bd      	mov	sp, r7
 8018c6c:	bd80      	pop	{r7, pc}
 8018c6e:	bf00      	nop
 8018c70:	20004834 	.word	0x20004834
 8018c74:	08021478 	.word	0x08021478
 8018c78:	080214b0 	.word	0x080214b0
 8018c7c:	080214f0 	.word	0x080214f0
 8018c80:	08021518 	.word	0x08021518
 8018c84:	08021530 	.word	0x08021530
 8018c88:	08021544 	.word	0x08021544

08018c8c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8018c8c:	b580      	push	{r7, lr}
 8018c8e:	b088      	sub	sp, #32
 8018c90:	af02      	add	r7, sp, #8
 8018c92:	60f8      	str	r0, [r7, #12]
 8018c94:	60b9      	str	r1, [r7, #8]
 8018c96:	607a      	str	r2, [r7, #4]
 8018c98:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8018c9a:	68fb      	ldr	r3, [r7, #12]
 8018c9c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8018ca0:	2b06      	cmp	r3, #6
 8018ca2:	d006      	beq.n	8018cb2 <etharp_update_arp_entry+0x26>
 8018ca4:	4b48      	ldr	r3, [pc, #288]	; (8018dc8 <etharp_update_arp_entry+0x13c>)
 8018ca6:	f240 12a9 	movw	r2, #425	; 0x1a9
 8018caa:	4948      	ldr	r1, [pc, #288]	; (8018dcc <etharp_update_arp_entry+0x140>)
 8018cac:	4848      	ldr	r0, [pc, #288]	; (8018dd0 <etharp_update_arp_entry+0x144>)
 8018cae:	f003 f805 	bl	801bcbc <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8018cb2:	68bb      	ldr	r3, [r7, #8]
 8018cb4:	2b00      	cmp	r3, #0
 8018cb6:	d012      	beq.n	8018cde <etharp_update_arp_entry+0x52>
 8018cb8:	68bb      	ldr	r3, [r7, #8]
 8018cba:	681b      	ldr	r3, [r3, #0]
 8018cbc:	2b00      	cmp	r3, #0
 8018cbe:	d00e      	beq.n	8018cde <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018cc0:	68bb      	ldr	r3, [r7, #8]
 8018cc2:	681b      	ldr	r3, [r3, #0]
 8018cc4:	68f9      	ldr	r1, [r7, #12]
 8018cc6:	4618      	mov	r0, r3
 8018cc8:	f001 f8fe 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 8018ccc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8018cce:	2b00      	cmp	r3, #0
 8018cd0:	d105      	bne.n	8018cde <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8018cd2:	68bb      	ldr	r3, [r7, #8]
 8018cd4:	681b      	ldr	r3, [r3, #0]
 8018cd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018cda:	2be0      	cmp	r3, #224	; 0xe0
 8018cdc:	d102      	bne.n	8018ce4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018cde:	f06f 030f 	mvn.w	r3, #15
 8018ce2:	e06c      	b.n	8018dbe <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8018ce4:	78fb      	ldrb	r3, [r7, #3]
 8018ce6:	68fa      	ldr	r2, [r7, #12]
 8018ce8:	4619      	mov	r1, r3
 8018cea:	68b8      	ldr	r0, [r7, #8]
 8018cec:	f7ff fe56 	bl	801899c <etharp_find_entry>
 8018cf0:	4603      	mov	r3, r0
 8018cf2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8018cf4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8018cf8:	2b00      	cmp	r3, #0
 8018cfa:	da02      	bge.n	8018d02 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8018cfc:	8afb      	ldrh	r3, [r7, #22]
 8018cfe:	b25b      	sxtb	r3, r3
 8018d00:	e05d      	b.n	8018dbe <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8018d02:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018d06:	4933      	ldr	r1, [pc, #204]	; (8018dd4 <etharp_update_arp_entry+0x148>)
 8018d08:	4613      	mov	r3, r2
 8018d0a:	005b      	lsls	r3, r3, #1
 8018d0c:	4413      	add	r3, r2
 8018d0e:	00db      	lsls	r3, r3, #3
 8018d10:	440b      	add	r3, r1
 8018d12:	3314      	adds	r3, #20
 8018d14:	2202      	movs	r2, #2
 8018d16:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8018d18:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018d1c:	492d      	ldr	r1, [pc, #180]	; (8018dd4 <etharp_update_arp_entry+0x148>)
 8018d1e:	4613      	mov	r3, r2
 8018d20:	005b      	lsls	r3, r3, #1
 8018d22:	4413      	add	r3, r2
 8018d24:	00db      	lsls	r3, r3, #3
 8018d26:	440b      	add	r3, r1
 8018d28:	3308      	adds	r3, #8
 8018d2a:	68fa      	ldr	r2, [r7, #12]
 8018d2c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8018d2e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018d32:	4613      	mov	r3, r2
 8018d34:	005b      	lsls	r3, r3, #1
 8018d36:	4413      	add	r3, r2
 8018d38:	00db      	lsls	r3, r3, #3
 8018d3a:	3308      	adds	r3, #8
 8018d3c:	4a25      	ldr	r2, [pc, #148]	; (8018dd4 <etharp_update_arp_entry+0x148>)
 8018d3e:	4413      	add	r3, r2
 8018d40:	3304      	adds	r3, #4
 8018d42:	2206      	movs	r2, #6
 8018d44:	6879      	ldr	r1, [r7, #4]
 8018d46:	4618      	mov	r0, r3
 8018d48:	f002 fb60 	bl	801b40c <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8018d4c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018d50:	4920      	ldr	r1, [pc, #128]	; (8018dd4 <etharp_update_arp_entry+0x148>)
 8018d52:	4613      	mov	r3, r2
 8018d54:	005b      	lsls	r3, r3, #1
 8018d56:	4413      	add	r3, r2
 8018d58:	00db      	lsls	r3, r3, #3
 8018d5a:	440b      	add	r3, r1
 8018d5c:	3312      	adds	r3, #18
 8018d5e:	2200      	movs	r2, #0
 8018d60:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8018d62:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018d66:	491b      	ldr	r1, [pc, #108]	; (8018dd4 <etharp_update_arp_entry+0x148>)
 8018d68:	4613      	mov	r3, r2
 8018d6a:	005b      	lsls	r3, r3, #1
 8018d6c:	4413      	add	r3, r2
 8018d6e:	00db      	lsls	r3, r3, #3
 8018d70:	440b      	add	r3, r1
 8018d72:	681b      	ldr	r3, [r3, #0]
 8018d74:	2b00      	cmp	r3, #0
 8018d76:	d021      	beq.n	8018dbc <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8018d78:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018d7c:	4915      	ldr	r1, [pc, #84]	; (8018dd4 <etharp_update_arp_entry+0x148>)
 8018d7e:	4613      	mov	r3, r2
 8018d80:	005b      	lsls	r3, r3, #1
 8018d82:	4413      	add	r3, r2
 8018d84:	00db      	lsls	r3, r3, #3
 8018d86:	440b      	add	r3, r1
 8018d88:	681b      	ldr	r3, [r3, #0]
 8018d8a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8018d8c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018d90:	4910      	ldr	r1, [pc, #64]	; (8018dd4 <etharp_update_arp_entry+0x148>)
 8018d92:	4613      	mov	r3, r2
 8018d94:	005b      	lsls	r3, r3, #1
 8018d96:	4413      	add	r3, r2
 8018d98:	00db      	lsls	r3, r3, #3
 8018d9a:	440b      	add	r3, r1
 8018d9c:	2200      	movs	r2, #0
 8018d9e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8018da0:	68fb      	ldr	r3, [r7, #12]
 8018da2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8018da6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8018daa:	9300      	str	r3, [sp, #0]
 8018dac:	687b      	ldr	r3, [r7, #4]
 8018dae:	6939      	ldr	r1, [r7, #16]
 8018db0:	68f8      	ldr	r0, [r7, #12]
 8018db2:	f002 f8cf 	bl	801af54 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8018db6:	6938      	ldr	r0, [r7, #16]
 8018db8:	f7f8 fc50 	bl	801165c <pbuf_free>
  }
  return ERR_OK;
 8018dbc:	2300      	movs	r3, #0
}
 8018dbe:	4618      	mov	r0, r3
 8018dc0:	3718      	adds	r7, #24
 8018dc2:	46bd      	mov	sp, r7
 8018dc4:	bd80      	pop	{r7, pc}
 8018dc6:	bf00      	nop
 8018dc8:	08021478 	.word	0x08021478
 8018dcc:	08021570 	.word	0x08021570
 8018dd0:	080214f0 	.word	0x080214f0
 8018dd4:	20004834 	.word	0x20004834

08018dd8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8018dd8:	b580      	push	{r7, lr}
 8018dda:	b084      	sub	sp, #16
 8018ddc:	af00      	add	r7, sp, #0
 8018dde:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018de0:	2300      	movs	r3, #0
 8018de2:	60fb      	str	r3, [r7, #12]
 8018de4:	e01e      	b.n	8018e24 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8018de6:	4913      	ldr	r1, [pc, #76]	; (8018e34 <etharp_cleanup_netif+0x5c>)
 8018de8:	68fa      	ldr	r2, [r7, #12]
 8018dea:	4613      	mov	r3, r2
 8018dec:	005b      	lsls	r3, r3, #1
 8018dee:	4413      	add	r3, r2
 8018df0:	00db      	lsls	r3, r3, #3
 8018df2:	440b      	add	r3, r1
 8018df4:	3314      	adds	r3, #20
 8018df6:	781b      	ldrb	r3, [r3, #0]
 8018df8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8018dfa:	7afb      	ldrb	r3, [r7, #11]
 8018dfc:	2b00      	cmp	r3, #0
 8018dfe:	d00e      	beq.n	8018e1e <etharp_cleanup_netif+0x46>
 8018e00:	490c      	ldr	r1, [pc, #48]	; (8018e34 <etharp_cleanup_netif+0x5c>)
 8018e02:	68fa      	ldr	r2, [r7, #12]
 8018e04:	4613      	mov	r3, r2
 8018e06:	005b      	lsls	r3, r3, #1
 8018e08:	4413      	add	r3, r2
 8018e0a:	00db      	lsls	r3, r3, #3
 8018e0c:	440b      	add	r3, r1
 8018e0e:	3308      	adds	r3, #8
 8018e10:	681b      	ldr	r3, [r3, #0]
 8018e12:	687a      	ldr	r2, [r7, #4]
 8018e14:	429a      	cmp	r2, r3
 8018e16:	d102      	bne.n	8018e1e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8018e18:	68f8      	ldr	r0, [r7, #12]
 8018e1a:	f7ff fce5 	bl	80187e8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018e1e:	68fb      	ldr	r3, [r7, #12]
 8018e20:	3301      	adds	r3, #1
 8018e22:	60fb      	str	r3, [r7, #12]
 8018e24:	68fb      	ldr	r3, [r7, #12]
 8018e26:	2b09      	cmp	r3, #9
 8018e28:	dddd      	ble.n	8018de6 <etharp_cleanup_netif+0xe>
    }
  }
}
 8018e2a:	bf00      	nop
 8018e2c:	bf00      	nop
 8018e2e:	3710      	adds	r7, #16
 8018e30:	46bd      	mov	sp, r7
 8018e32:	bd80      	pop	{r7, pc}
 8018e34:	20004834 	.word	0x20004834

08018e38 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8018e38:	b5b0      	push	{r4, r5, r7, lr}
 8018e3a:	b08a      	sub	sp, #40	; 0x28
 8018e3c:	af04      	add	r7, sp, #16
 8018e3e:	6078      	str	r0, [r7, #4]
 8018e40:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8018e42:	683b      	ldr	r3, [r7, #0]
 8018e44:	2b00      	cmp	r3, #0
 8018e46:	d107      	bne.n	8018e58 <etharp_input+0x20>
 8018e48:	4b3d      	ldr	r3, [pc, #244]	; (8018f40 <etharp_input+0x108>)
 8018e4a:	f240 228a 	movw	r2, #650	; 0x28a
 8018e4e:	493d      	ldr	r1, [pc, #244]	; (8018f44 <etharp_input+0x10c>)
 8018e50:	483d      	ldr	r0, [pc, #244]	; (8018f48 <etharp_input+0x110>)
 8018e52:	f002 ff33 	bl	801bcbc <iprintf>
 8018e56:	e06f      	b.n	8018f38 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8018e58:	687b      	ldr	r3, [r7, #4]
 8018e5a:	685b      	ldr	r3, [r3, #4]
 8018e5c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8018e5e:	693b      	ldr	r3, [r7, #16]
 8018e60:	881b      	ldrh	r3, [r3, #0]
 8018e62:	b29b      	uxth	r3, r3
 8018e64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018e68:	d10c      	bne.n	8018e84 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018e6a:	693b      	ldr	r3, [r7, #16]
 8018e6c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8018e6e:	2b06      	cmp	r3, #6
 8018e70:	d108      	bne.n	8018e84 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8018e72:	693b      	ldr	r3, [r7, #16]
 8018e74:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018e76:	2b04      	cmp	r3, #4
 8018e78:	d104      	bne.n	8018e84 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8018e7a:	693b      	ldr	r3, [r7, #16]
 8018e7c:	885b      	ldrh	r3, [r3, #2]
 8018e7e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8018e80:	2b08      	cmp	r3, #8
 8018e82:	d003      	beq.n	8018e8c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8018e84:	6878      	ldr	r0, [r7, #4]
 8018e86:	f7f8 fbe9 	bl	801165c <pbuf_free>
    return;
 8018e8a:	e055      	b.n	8018f38 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8018e8c:	693b      	ldr	r3, [r7, #16]
 8018e8e:	330e      	adds	r3, #14
 8018e90:	681b      	ldr	r3, [r3, #0]
 8018e92:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8018e94:	693b      	ldr	r3, [r7, #16]
 8018e96:	3318      	adds	r3, #24
 8018e98:	681b      	ldr	r3, [r3, #0]
 8018e9a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018e9c:	683b      	ldr	r3, [r7, #0]
 8018e9e:	3304      	adds	r3, #4
 8018ea0:	681b      	ldr	r3, [r3, #0]
 8018ea2:	2b00      	cmp	r3, #0
 8018ea4:	d102      	bne.n	8018eac <etharp_input+0x74>
    for_us = 0;
 8018ea6:	2300      	movs	r3, #0
 8018ea8:	75fb      	strb	r3, [r7, #23]
 8018eaa:	e009      	b.n	8018ec0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8018eac:	68ba      	ldr	r2, [r7, #8]
 8018eae:	683b      	ldr	r3, [r7, #0]
 8018eb0:	3304      	adds	r3, #4
 8018eb2:	681b      	ldr	r3, [r3, #0]
 8018eb4:	429a      	cmp	r2, r3
 8018eb6:	bf0c      	ite	eq
 8018eb8:	2301      	moveq	r3, #1
 8018eba:	2300      	movne	r3, #0
 8018ebc:	b2db      	uxtb	r3, r3
 8018ebe:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8018ec0:	693b      	ldr	r3, [r7, #16]
 8018ec2:	f103 0208 	add.w	r2, r3, #8
 8018ec6:	7dfb      	ldrb	r3, [r7, #23]
 8018ec8:	2b00      	cmp	r3, #0
 8018eca:	d001      	beq.n	8018ed0 <etharp_input+0x98>
 8018ecc:	2301      	movs	r3, #1
 8018ece:	e000      	b.n	8018ed2 <etharp_input+0x9a>
 8018ed0:	2302      	movs	r3, #2
 8018ed2:	f107 010c 	add.w	r1, r7, #12
 8018ed6:	6838      	ldr	r0, [r7, #0]
 8018ed8:	f7ff fed8 	bl	8018c8c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8018edc:	693b      	ldr	r3, [r7, #16]
 8018ede:	88db      	ldrh	r3, [r3, #6]
 8018ee0:	b29b      	uxth	r3, r3
 8018ee2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018ee6:	d003      	beq.n	8018ef0 <etharp_input+0xb8>
 8018ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018eec:	d01e      	beq.n	8018f2c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8018eee:	e020      	b.n	8018f32 <etharp_input+0xfa>
      if (for_us) {
 8018ef0:	7dfb      	ldrb	r3, [r7, #23]
 8018ef2:	2b00      	cmp	r3, #0
 8018ef4:	d01c      	beq.n	8018f30 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8018ef6:	683b      	ldr	r3, [r7, #0]
 8018ef8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8018efc:	693b      	ldr	r3, [r7, #16]
 8018efe:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8018f02:	683b      	ldr	r3, [r7, #0]
 8018f04:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8018f08:	683b      	ldr	r3, [r7, #0]
 8018f0a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8018f0c:	693a      	ldr	r2, [r7, #16]
 8018f0e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8018f10:	2102      	movs	r1, #2
 8018f12:	9103      	str	r1, [sp, #12]
 8018f14:	f107 010c 	add.w	r1, r7, #12
 8018f18:	9102      	str	r1, [sp, #8]
 8018f1a:	9201      	str	r2, [sp, #4]
 8018f1c:	9300      	str	r3, [sp, #0]
 8018f1e:	462b      	mov	r3, r5
 8018f20:	4622      	mov	r2, r4
 8018f22:	4601      	mov	r1, r0
 8018f24:	6838      	ldr	r0, [r7, #0]
 8018f26:	f000 faeb 	bl	8019500 <etharp_raw>
      break;
 8018f2a:	e001      	b.n	8018f30 <etharp_input+0xf8>
      break;
 8018f2c:	bf00      	nop
 8018f2e:	e000      	b.n	8018f32 <etharp_input+0xfa>
      break;
 8018f30:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8018f32:	6878      	ldr	r0, [r7, #4]
 8018f34:	f7f8 fb92 	bl	801165c <pbuf_free>
}
 8018f38:	3718      	adds	r7, #24
 8018f3a:	46bd      	mov	sp, r7
 8018f3c:	bdb0      	pop	{r4, r5, r7, pc}
 8018f3e:	bf00      	nop
 8018f40:	08021478 	.word	0x08021478
 8018f44:	080215c8 	.word	0x080215c8
 8018f48:	080214f0 	.word	0x080214f0

08018f4c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8018f4c:	b580      	push	{r7, lr}
 8018f4e:	b086      	sub	sp, #24
 8018f50:	af02      	add	r7, sp, #8
 8018f52:	60f8      	str	r0, [r7, #12]
 8018f54:	60b9      	str	r1, [r7, #8]
 8018f56:	4613      	mov	r3, r2
 8018f58:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8018f5a:	79fa      	ldrb	r2, [r7, #7]
 8018f5c:	4944      	ldr	r1, [pc, #272]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8018f5e:	4613      	mov	r3, r2
 8018f60:	005b      	lsls	r3, r3, #1
 8018f62:	4413      	add	r3, r2
 8018f64:	00db      	lsls	r3, r3, #3
 8018f66:	440b      	add	r3, r1
 8018f68:	3314      	adds	r3, #20
 8018f6a:	781b      	ldrb	r3, [r3, #0]
 8018f6c:	2b01      	cmp	r3, #1
 8018f6e:	d806      	bhi.n	8018f7e <etharp_output_to_arp_index+0x32>
 8018f70:	4b40      	ldr	r3, [pc, #256]	; (8019074 <etharp_output_to_arp_index+0x128>)
 8018f72:	f240 22ee 	movw	r2, #750	; 0x2ee
 8018f76:	4940      	ldr	r1, [pc, #256]	; (8019078 <etharp_output_to_arp_index+0x12c>)
 8018f78:	4840      	ldr	r0, [pc, #256]	; (801907c <etharp_output_to_arp_index+0x130>)
 8018f7a:	f002 fe9f 	bl	801bcbc <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8018f7e:	79fa      	ldrb	r2, [r7, #7]
 8018f80:	493b      	ldr	r1, [pc, #236]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8018f82:	4613      	mov	r3, r2
 8018f84:	005b      	lsls	r3, r3, #1
 8018f86:	4413      	add	r3, r2
 8018f88:	00db      	lsls	r3, r3, #3
 8018f8a:	440b      	add	r3, r1
 8018f8c:	3314      	adds	r3, #20
 8018f8e:	781b      	ldrb	r3, [r3, #0]
 8018f90:	2b02      	cmp	r3, #2
 8018f92:	d153      	bne.n	801903c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8018f94:	79fa      	ldrb	r2, [r7, #7]
 8018f96:	4936      	ldr	r1, [pc, #216]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8018f98:	4613      	mov	r3, r2
 8018f9a:	005b      	lsls	r3, r3, #1
 8018f9c:	4413      	add	r3, r2
 8018f9e:	00db      	lsls	r3, r3, #3
 8018fa0:	440b      	add	r3, r1
 8018fa2:	3312      	adds	r3, #18
 8018fa4:	881b      	ldrh	r3, [r3, #0]
 8018fa6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8018faa:	d919      	bls.n	8018fe0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8018fac:	79fa      	ldrb	r2, [r7, #7]
 8018fae:	4613      	mov	r3, r2
 8018fb0:	005b      	lsls	r3, r3, #1
 8018fb2:	4413      	add	r3, r2
 8018fb4:	00db      	lsls	r3, r3, #3
 8018fb6:	4a2e      	ldr	r2, [pc, #184]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8018fb8:	4413      	add	r3, r2
 8018fba:	3304      	adds	r3, #4
 8018fbc:	4619      	mov	r1, r3
 8018fbe:	68f8      	ldr	r0, [r7, #12]
 8018fc0:	f000 fb4c 	bl	801965c <etharp_request>
 8018fc4:	4603      	mov	r3, r0
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d138      	bne.n	801903c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8018fca:	79fa      	ldrb	r2, [r7, #7]
 8018fcc:	4928      	ldr	r1, [pc, #160]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8018fce:	4613      	mov	r3, r2
 8018fd0:	005b      	lsls	r3, r3, #1
 8018fd2:	4413      	add	r3, r2
 8018fd4:	00db      	lsls	r3, r3, #3
 8018fd6:	440b      	add	r3, r1
 8018fd8:	3314      	adds	r3, #20
 8018fda:	2203      	movs	r2, #3
 8018fdc:	701a      	strb	r2, [r3, #0]
 8018fde:	e02d      	b.n	801903c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8018fe0:	79fa      	ldrb	r2, [r7, #7]
 8018fe2:	4923      	ldr	r1, [pc, #140]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8018fe4:	4613      	mov	r3, r2
 8018fe6:	005b      	lsls	r3, r3, #1
 8018fe8:	4413      	add	r3, r2
 8018fea:	00db      	lsls	r3, r3, #3
 8018fec:	440b      	add	r3, r1
 8018fee:	3312      	adds	r3, #18
 8018ff0:	881b      	ldrh	r3, [r3, #0]
 8018ff2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8018ff6:	d321      	bcc.n	801903c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8018ff8:	79fa      	ldrb	r2, [r7, #7]
 8018ffa:	4613      	mov	r3, r2
 8018ffc:	005b      	lsls	r3, r3, #1
 8018ffe:	4413      	add	r3, r2
 8019000:	00db      	lsls	r3, r3, #3
 8019002:	4a1b      	ldr	r2, [pc, #108]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8019004:	4413      	add	r3, r2
 8019006:	1d19      	adds	r1, r3, #4
 8019008:	79fa      	ldrb	r2, [r7, #7]
 801900a:	4613      	mov	r3, r2
 801900c:	005b      	lsls	r3, r3, #1
 801900e:	4413      	add	r3, r2
 8019010:	00db      	lsls	r3, r3, #3
 8019012:	3308      	adds	r3, #8
 8019014:	4a16      	ldr	r2, [pc, #88]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8019016:	4413      	add	r3, r2
 8019018:	3304      	adds	r3, #4
 801901a:	461a      	mov	r2, r3
 801901c:	68f8      	ldr	r0, [r7, #12]
 801901e:	f000 fafb 	bl	8019618 <etharp_request_dst>
 8019022:	4603      	mov	r3, r0
 8019024:	2b00      	cmp	r3, #0
 8019026:	d109      	bne.n	801903c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8019028:	79fa      	ldrb	r2, [r7, #7]
 801902a:	4911      	ldr	r1, [pc, #68]	; (8019070 <etharp_output_to_arp_index+0x124>)
 801902c:	4613      	mov	r3, r2
 801902e:	005b      	lsls	r3, r3, #1
 8019030:	4413      	add	r3, r2
 8019032:	00db      	lsls	r3, r3, #3
 8019034:	440b      	add	r3, r1
 8019036:	3314      	adds	r3, #20
 8019038:	2203      	movs	r2, #3
 801903a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801903c:	68fb      	ldr	r3, [r7, #12]
 801903e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8019042:	79fa      	ldrb	r2, [r7, #7]
 8019044:	4613      	mov	r3, r2
 8019046:	005b      	lsls	r3, r3, #1
 8019048:	4413      	add	r3, r2
 801904a:	00db      	lsls	r3, r3, #3
 801904c:	3308      	adds	r3, #8
 801904e:	4a08      	ldr	r2, [pc, #32]	; (8019070 <etharp_output_to_arp_index+0x124>)
 8019050:	4413      	add	r3, r2
 8019052:	3304      	adds	r3, #4
 8019054:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8019058:	9200      	str	r2, [sp, #0]
 801905a:	460a      	mov	r2, r1
 801905c:	68b9      	ldr	r1, [r7, #8]
 801905e:	68f8      	ldr	r0, [r7, #12]
 8019060:	f001 ff78 	bl	801af54 <ethernet_output>
 8019064:	4603      	mov	r3, r0
}
 8019066:	4618      	mov	r0, r3
 8019068:	3710      	adds	r7, #16
 801906a:	46bd      	mov	sp, r7
 801906c:	bd80      	pop	{r7, pc}
 801906e:	bf00      	nop
 8019070:	20004834 	.word	0x20004834
 8019074:	08021478 	.word	0x08021478
 8019078:	080215e8 	.word	0x080215e8
 801907c:	080214f0 	.word	0x080214f0

08019080 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8019080:	b580      	push	{r7, lr}
 8019082:	b08a      	sub	sp, #40	; 0x28
 8019084:	af02      	add	r7, sp, #8
 8019086:	60f8      	str	r0, [r7, #12]
 8019088:	60b9      	str	r1, [r7, #8]
 801908a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801908c:	687b      	ldr	r3, [r7, #4]
 801908e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019090:	68fb      	ldr	r3, [r7, #12]
 8019092:	2b00      	cmp	r3, #0
 8019094:	d106      	bne.n	80190a4 <etharp_output+0x24>
 8019096:	4b73      	ldr	r3, [pc, #460]	; (8019264 <etharp_output+0x1e4>)
 8019098:	f240 321e 	movw	r2, #798	; 0x31e
 801909c:	4972      	ldr	r1, [pc, #456]	; (8019268 <etharp_output+0x1e8>)
 801909e:	4873      	ldr	r0, [pc, #460]	; (801926c <etharp_output+0x1ec>)
 80190a0:	f002 fe0c 	bl	801bcbc <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80190a4:	68bb      	ldr	r3, [r7, #8]
 80190a6:	2b00      	cmp	r3, #0
 80190a8:	d106      	bne.n	80190b8 <etharp_output+0x38>
 80190aa:	4b6e      	ldr	r3, [pc, #440]	; (8019264 <etharp_output+0x1e4>)
 80190ac:	f240 321f 	movw	r2, #799	; 0x31f
 80190b0:	496f      	ldr	r1, [pc, #444]	; (8019270 <etharp_output+0x1f0>)
 80190b2:	486e      	ldr	r0, [pc, #440]	; (801926c <etharp_output+0x1ec>)
 80190b4:	f002 fe02 	bl	801bcbc <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80190b8:	687b      	ldr	r3, [r7, #4]
 80190ba:	2b00      	cmp	r3, #0
 80190bc:	d106      	bne.n	80190cc <etharp_output+0x4c>
 80190be:	4b69      	ldr	r3, [pc, #420]	; (8019264 <etharp_output+0x1e4>)
 80190c0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80190c4:	496b      	ldr	r1, [pc, #428]	; (8019274 <etharp_output+0x1f4>)
 80190c6:	4869      	ldr	r0, [pc, #420]	; (801926c <etharp_output+0x1ec>)
 80190c8:	f002 fdf8 	bl	801bcbc <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80190cc:	687b      	ldr	r3, [r7, #4]
 80190ce:	681b      	ldr	r3, [r3, #0]
 80190d0:	68f9      	ldr	r1, [r7, #12]
 80190d2:	4618      	mov	r0, r3
 80190d4:	f000 fef8 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 80190d8:	4603      	mov	r3, r0
 80190da:	2b00      	cmp	r3, #0
 80190dc:	d002      	beq.n	80190e4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80190de:	4b66      	ldr	r3, [pc, #408]	; (8019278 <etharp_output+0x1f8>)
 80190e0:	61fb      	str	r3, [r7, #28]
 80190e2:	e0af      	b.n	8019244 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80190e4:	687b      	ldr	r3, [r7, #4]
 80190e6:	681b      	ldr	r3, [r3, #0]
 80190e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80190ec:	2be0      	cmp	r3, #224	; 0xe0
 80190ee:	d118      	bne.n	8019122 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80190f0:	2301      	movs	r3, #1
 80190f2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80190f4:	2300      	movs	r3, #0
 80190f6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80190f8:	235e      	movs	r3, #94	; 0x5e
 80190fa:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80190fc:	687b      	ldr	r3, [r7, #4]
 80190fe:	3301      	adds	r3, #1
 8019100:	781b      	ldrb	r3, [r3, #0]
 8019102:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019106:	b2db      	uxtb	r3, r3
 8019108:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	3302      	adds	r3, #2
 801910e:	781b      	ldrb	r3, [r3, #0]
 8019110:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8019112:	687b      	ldr	r3, [r7, #4]
 8019114:	3303      	adds	r3, #3
 8019116:	781b      	ldrb	r3, [r3, #0]
 8019118:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801911a:	f107 0310 	add.w	r3, r7, #16
 801911e:	61fb      	str	r3, [r7, #28]
 8019120:	e090      	b.n	8019244 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8019122:	687b      	ldr	r3, [r7, #4]
 8019124:	681a      	ldr	r2, [r3, #0]
 8019126:	68fb      	ldr	r3, [r7, #12]
 8019128:	3304      	adds	r3, #4
 801912a:	681b      	ldr	r3, [r3, #0]
 801912c:	405a      	eors	r2, r3
 801912e:	68fb      	ldr	r3, [r7, #12]
 8019130:	3308      	adds	r3, #8
 8019132:	681b      	ldr	r3, [r3, #0]
 8019134:	4013      	ands	r3, r2
 8019136:	2b00      	cmp	r3, #0
 8019138:	d012      	beq.n	8019160 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801913a:	687b      	ldr	r3, [r7, #4]
 801913c:	681b      	ldr	r3, [r3, #0]
 801913e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8019140:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8019144:	4293      	cmp	r3, r2
 8019146:	d00b      	beq.n	8019160 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8019148:	68fb      	ldr	r3, [r7, #12]
 801914a:	330c      	adds	r3, #12
 801914c:	681b      	ldr	r3, [r3, #0]
 801914e:	2b00      	cmp	r3, #0
 8019150:	d003      	beq.n	801915a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8019152:	68fb      	ldr	r3, [r7, #12]
 8019154:	330c      	adds	r3, #12
 8019156:	61bb      	str	r3, [r7, #24]
 8019158:	e002      	b.n	8019160 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801915a:	f06f 0303 	mvn.w	r3, #3
 801915e:	e07d      	b.n	801925c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019160:	4b46      	ldr	r3, [pc, #280]	; (801927c <etharp_output+0x1fc>)
 8019162:	781b      	ldrb	r3, [r3, #0]
 8019164:	4619      	mov	r1, r3
 8019166:	4a46      	ldr	r2, [pc, #280]	; (8019280 <etharp_output+0x200>)
 8019168:	460b      	mov	r3, r1
 801916a:	005b      	lsls	r3, r3, #1
 801916c:	440b      	add	r3, r1
 801916e:	00db      	lsls	r3, r3, #3
 8019170:	4413      	add	r3, r2
 8019172:	3314      	adds	r3, #20
 8019174:	781b      	ldrb	r3, [r3, #0]
 8019176:	2b01      	cmp	r3, #1
 8019178:	d925      	bls.n	80191c6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801917a:	4b40      	ldr	r3, [pc, #256]	; (801927c <etharp_output+0x1fc>)
 801917c:	781b      	ldrb	r3, [r3, #0]
 801917e:	4619      	mov	r1, r3
 8019180:	4a3f      	ldr	r2, [pc, #252]	; (8019280 <etharp_output+0x200>)
 8019182:	460b      	mov	r3, r1
 8019184:	005b      	lsls	r3, r3, #1
 8019186:	440b      	add	r3, r1
 8019188:	00db      	lsls	r3, r3, #3
 801918a:	4413      	add	r3, r2
 801918c:	3308      	adds	r3, #8
 801918e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019190:	68fa      	ldr	r2, [r7, #12]
 8019192:	429a      	cmp	r2, r3
 8019194:	d117      	bne.n	80191c6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8019196:	69bb      	ldr	r3, [r7, #24]
 8019198:	681a      	ldr	r2, [r3, #0]
 801919a:	4b38      	ldr	r3, [pc, #224]	; (801927c <etharp_output+0x1fc>)
 801919c:	781b      	ldrb	r3, [r3, #0]
 801919e:	4618      	mov	r0, r3
 80191a0:	4937      	ldr	r1, [pc, #220]	; (8019280 <etharp_output+0x200>)
 80191a2:	4603      	mov	r3, r0
 80191a4:	005b      	lsls	r3, r3, #1
 80191a6:	4403      	add	r3, r0
 80191a8:	00db      	lsls	r3, r3, #3
 80191aa:	440b      	add	r3, r1
 80191ac:	3304      	adds	r3, #4
 80191ae:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80191b0:	429a      	cmp	r2, r3
 80191b2:	d108      	bne.n	80191c6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80191b4:	4b31      	ldr	r3, [pc, #196]	; (801927c <etharp_output+0x1fc>)
 80191b6:	781b      	ldrb	r3, [r3, #0]
 80191b8:	461a      	mov	r2, r3
 80191ba:	68b9      	ldr	r1, [r7, #8]
 80191bc:	68f8      	ldr	r0, [r7, #12]
 80191be:	f7ff fec5 	bl	8018f4c <etharp_output_to_arp_index>
 80191c2:	4603      	mov	r3, r0
 80191c4:	e04a      	b.n	801925c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80191c6:	2300      	movs	r3, #0
 80191c8:	75fb      	strb	r3, [r7, #23]
 80191ca:	e031      	b.n	8019230 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80191cc:	7dfa      	ldrb	r2, [r7, #23]
 80191ce:	492c      	ldr	r1, [pc, #176]	; (8019280 <etharp_output+0x200>)
 80191d0:	4613      	mov	r3, r2
 80191d2:	005b      	lsls	r3, r3, #1
 80191d4:	4413      	add	r3, r2
 80191d6:	00db      	lsls	r3, r3, #3
 80191d8:	440b      	add	r3, r1
 80191da:	3314      	adds	r3, #20
 80191dc:	781b      	ldrb	r3, [r3, #0]
 80191de:	2b01      	cmp	r3, #1
 80191e0:	d923      	bls.n	801922a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80191e2:	7dfa      	ldrb	r2, [r7, #23]
 80191e4:	4926      	ldr	r1, [pc, #152]	; (8019280 <etharp_output+0x200>)
 80191e6:	4613      	mov	r3, r2
 80191e8:	005b      	lsls	r3, r3, #1
 80191ea:	4413      	add	r3, r2
 80191ec:	00db      	lsls	r3, r3, #3
 80191ee:	440b      	add	r3, r1
 80191f0:	3308      	adds	r3, #8
 80191f2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80191f4:	68fa      	ldr	r2, [r7, #12]
 80191f6:	429a      	cmp	r2, r3
 80191f8:	d117      	bne.n	801922a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80191fa:	69bb      	ldr	r3, [r7, #24]
 80191fc:	6819      	ldr	r1, [r3, #0]
 80191fe:	7dfa      	ldrb	r2, [r7, #23]
 8019200:	481f      	ldr	r0, [pc, #124]	; (8019280 <etharp_output+0x200>)
 8019202:	4613      	mov	r3, r2
 8019204:	005b      	lsls	r3, r3, #1
 8019206:	4413      	add	r3, r2
 8019208:	00db      	lsls	r3, r3, #3
 801920a:	4403      	add	r3, r0
 801920c:	3304      	adds	r3, #4
 801920e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8019210:	4299      	cmp	r1, r3
 8019212:	d10a      	bne.n	801922a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8019214:	4a19      	ldr	r2, [pc, #100]	; (801927c <etharp_output+0x1fc>)
 8019216:	7dfb      	ldrb	r3, [r7, #23]
 8019218:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801921a:	7dfb      	ldrb	r3, [r7, #23]
 801921c:	461a      	mov	r2, r3
 801921e:	68b9      	ldr	r1, [r7, #8]
 8019220:	68f8      	ldr	r0, [r7, #12]
 8019222:	f7ff fe93 	bl	8018f4c <etharp_output_to_arp_index>
 8019226:	4603      	mov	r3, r0
 8019228:	e018      	b.n	801925c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801922a:	7dfb      	ldrb	r3, [r7, #23]
 801922c:	3301      	adds	r3, #1
 801922e:	75fb      	strb	r3, [r7, #23]
 8019230:	7dfb      	ldrb	r3, [r7, #23]
 8019232:	2b09      	cmp	r3, #9
 8019234:	d9ca      	bls.n	80191cc <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8019236:	68ba      	ldr	r2, [r7, #8]
 8019238:	69b9      	ldr	r1, [r7, #24]
 801923a:	68f8      	ldr	r0, [r7, #12]
 801923c:	f000 f822 	bl	8019284 <etharp_query>
 8019240:	4603      	mov	r3, r0
 8019242:	e00b      	b.n	801925c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8019244:	68fb      	ldr	r3, [r7, #12]
 8019246:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801924a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801924e:	9300      	str	r3, [sp, #0]
 8019250:	69fb      	ldr	r3, [r7, #28]
 8019252:	68b9      	ldr	r1, [r7, #8]
 8019254:	68f8      	ldr	r0, [r7, #12]
 8019256:	f001 fe7d 	bl	801af54 <ethernet_output>
 801925a:	4603      	mov	r3, r0
}
 801925c:	4618      	mov	r0, r3
 801925e:	3720      	adds	r7, #32
 8019260:	46bd      	mov	sp, r7
 8019262:	bd80      	pop	{r7, pc}
 8019264:	08021478 	.word	0x08021478
 8019268:	080215c8 	.word	0x080215c8
 801926c:	080214f0 	.word	0x080214f0
 8019270:	08021618 	.word	0x08021618
 8019274:	080215b8 	.word	0x080215b8
 8019278:	08021d28 	.word	0x08021d28
 801927c:	20004924 	.word	0x20004924
 8019280:	20004834 	.word	0x20004834

08019284 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8019284:	b580      	push	{r7, lr}
 8019286:	b08c      	sub	sp, #48	; 0x30
 8019288:	af02      	add	r7, sp, #8
 801928a:	60f8      	str	r0, [r7, #12]
 801928c:	60b9      	str	r1, [r7, #8]
 801928e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8019290:	68fb      	ldr	r3, [r7, #12]
 8019292:	3326      	adds	r3, #38	; 0x26
 8019294:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8019296:	23ff      	movs	r3, #255	; 0xff
 8019298:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801929c:	2300      	movs	r3, #0
 801929e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80192a0:	68bb      	ldr	r3, [r7, #8]
 80192a2:	681b      	ldr	r3, [r3, #0]
 80192a4:	68f9      	ldr	r1, [r7, #12]
 80192a6:	4618      	mov	r0, r3
 80192a8:	f000 fe0e 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 80192ac:	4603      	mov	r3, r0
 80192ae:	2b00      	cmp	r3, #0
 80192b0:	d10c      	bne.n	80192cc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80192b2:	68bb      	ldr	r3, [r7, #8]
 80192b4:	681b      	ldr	r3, [r3, #0]
 80192b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80192ba:	2be0      	cmp	r3, #224	; 0xe0
 80192bc:	d006      	beq.n	80192cc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80192be:	68bb      	ldr	r3, [r7, #8]
 80192c0:	2b00      	cmp	r3, #0
 80192c2:	d003      	beq.n	80192cc <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80192c4:	68bb      	ldr	r3, [r7, #8]
 80192c6:	681b      	ldr	r3, [r3, #0]
 80192c8:	2b00      	cmp	r3, #0
 80192ca:	d102      	bne.n	80192d2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80192cc:	f06f 030f 	mvn.w	r3, #15
 80192d0:	e101      	b.n	80194d6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80192d2:	68fa      	ldr	r2, [r7, #12]
 80192d4:	2101      	movs	r1, #1
 80192d6:	68b8      	ldr	r0, [r7, #8]
 80192d8:	f7ff fb60 	bl	801899c <etharp_find_entry>
 80192dc:	4603      	mov	r3, r0
 80192de:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80192e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80192e4:	2b00      	cmp	r3, #0
 80192e6:	da02      	bge.n	80192ee <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80192e8:	8a7b      	ldrh	r3, [r7, #18]
 80192ea:	b25b      	sxtb	r3, r3
 80192ec:	e0f3      	b.n	80194d6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80192ee:	8a7b      	ldrh	r3, [r7, #18]
 80192f0:	2b7e      	cmp	r3, #126	; 0x7e
 80192f2:	d906      	bls.n	8019302 <etharp_query+0x7e>
 80192f4:	4b7a      	ldr	r3, [pc, #488]	; (80194e0 <etharp_query+0x25c>)
 80192f6:	f240 32c1 	movw	r2, #961	; 0x3c1
 80192fa:	497a      	ldr	r1, [pc, #488]	; (80194e4 <etharp_query+0x260>)
 80192fc:	487a      	ldr	r0, [pc, #488]	; (80194e8 <etharp_query+0x264>)
 80192fe:	f002 fcdd 	bl	801bcbc <iprintf>
  i = (netif_addr_idx_t)i_err;
 8019302:	8a7b      	ldrh	r3, [r7, #18]
 8019304:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8019306:	7c7a      	ldrb	r2, [r7, #17]
 8019308:	4978      	ldr	r1, [pc, #480]	; (80194ec <etharp_query+0x268>)
 801930a:	4613      	mov	r3, r2
 801930c:	005b      	lsls	r3, r3, #1
 801930e:	4413      	add	r3, r2
 8019310:	00db      	lsls	r3, r3, #3
 8019312:	440b      	add	r3, r1
 8019314:	3314      	adds	r3, #20
 8019316:	781b      	ldrb	r3, [r3, #0]
 8019318:	2b00      	cmp	r3, #0
 801931a:	d115      	bne.n	8019348 <etharp_query+0xc4>
    is_new_entry = 1;
 801931c:	2301      	movs	r3, #1
 801931e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8019320:	7c7a      	ldrb	r2, [r7, #17]
 8019322:	4972      	ldr	r1, [pc, #456]	; (80194ec <etharp_query+0x268>)
 8019324:	4613      	mov	r3, r2
 8019326:	005b      	lsls	r3, r3, #1
 8019328:	4413      	add	r3, r2
 801932a:	00db      	lsls	r3, r3, #3
 801932c:	440b      	add	r3, r1
 801932e:	3314      	adds	r3, #20
 8019330:	2201      	movs	r2, #1
 8019332:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8019334:	7c7a      	ldrb	r2, [r7, #17]
 8019336:	496d      	ldr	r1, [pc, #436]	; (80194ec <etharp_query+0x268>)
 8019338:	4613      	mov	r3, r2
 801933a:	005b      	lsls	r3, r3, #1
 801933c:	4413      	add	r3, r2
 801933e:	00db      	lsls	r3, r3, #3
 8019340:	440b      	add	r3, r1
 8019342:	3308      	adds	r3, #8
 8019344:	68fa      	ldr	r2, [r7, #12]
 8019346:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8019348:	7c7a      	ldrb	r2, [r7, #17]
 801934a:	4968      	ldr	r1, [pc, #416]	; (80194ec <etharp_query+0x268>)
 801934c:	4613      	mov	r3, r2
 801934e:	005b      	lsls	r3, r3, #1
 8019350:	4413      	add	r3, r2
 8019352:	00db      	lsls	r3, r3, #3
 8019354:	440b      	add	r3, r1
 8019356:	3314      	adds	r3, #20
 8019358:	781b      	ldrb	r3, [r3, #0]
 801935a:	2b01      	cmp	r3, #1
 801935c:	d011      	beq.n	8019382 <etharp_query+0xfe>
 801935e:	7c7a      	ldrb	r2, [r7, #17]
 8019360:	4962      	ldr	r1, [pc, #392]	; (80194ec <etharp_query+0x268>)
 8019362:	4613      	mov	r3, r2
 8019364:	005b      	lsls	r3, r3, #1
 8019366:	4413      	add	r3, r2
 8019368:	00db      	lsls	r3, r3, #3
 801936a:	440b      	add	r3, r1
 801936c:	3314      	adds	r3, #20
 801936e:	781b      	ldrb	r3, [r3, #0]
 8019370:	2b01      	cmp	r3, #1
 8019372:	d806      	bhi.n	8019382 <etharp_query+0xfe>
 8019374:	4b5a      	ldr	r3, [pc, #360]	; (80194e0 <etharp_query+0x25c>)
 8019376:	f240 32cd 	movw	r2, #973	; 0x3cd
 801937a:	495d      	ldr	r1, [pc, #372]	; (80194f0 <etharp_query+0x26c>)
 801937c:	485a      	ldr	r0, [pc, #360]	; (80194e8 <etharp_query+0x264>)
 801937e:	f002 fc9d 	bl	801bcbc <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8019382:	6a3b      	ldr	r3, [r7, #32]
 8019384:	2b00      	cmp	r3, #0
 8019386:	d102      	bne.n	801938e <etharp_query+0x10a>
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	2b00      	cmp	r3, #0
 801938c:	d10c      	bne.n	80193a8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801938e:	68b9      	ldr	r1, [r7, #8]
 8019390:	68f8      	ldr	r0, [r7, #12]
 8019392:	f000 f963 	bl	801965c <etharp_request>
 8019396:	4603      	mov	r3, r0
 8019398:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801939c:	687b      	ldr	r3, [r7, #4]
 801939e:	2b00      	cmp	r3, #0
 80193a0:	d102      	bne.n	80193a8 <etharp_query+0x124>
      return result;
 80193a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80193a6:	e096      	b.n	80194d6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80193a8:	687b      	ldr	r3, [r7, #4]
 80193aa:	2b00      	cmp	r3, #0
 80193ac:	d106      	bne.n	80193bc <etharp_query+0x138>
 80193ae:	4b4c      	ldr	r3, [pc, #304]	; (80194e0 <etharp_query+0x25c>)
 80193b0:	f240 32e1 	movw	r2, #993	; 0x3e1
 80193b4:	494f      	ldr	r1, [pc, #316]	; (80194f4 <etharp_query+0x270>)
 80193b6:	484c      	ldr	r0, [pc, #304]	; (80194e8 <etharp_query+0x264>)
 80193b8:	f002 fc80 	bl	801bcbc <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80193bc:	7c7a      	ldrb	r2, [r7, #17]
 80193be:	494b      	ldr	r1, [pc, #300]	; (80194ec <etharp_query+0x268>)
 80193c0:	4613      	mov	r3, r2
 80193c2:	005b      	lsls	r3, r3, #1
 80193c4:	4413      	add	r3, r2
 80193c6:	00db      	lsls	r3, r3, #3
 80193c8:	440b      	add	r3, r1
 80193ca:	3314      	adds	r3, #20
 80193cc:	781b      	ldrb	r3, [r3, #0]
 80193ce:	2b01      	cmp	r3, #1
 80193d0:	d917      	bls.n	8019402 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80193d2:	4a49      	ldr	r2, [pc, #292]	; (80194f8 <etharp_query+0x274>)
 80193d4:	7c7b      	ldrb	r3, [r7, #17]
 80193d6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80193d8:	7c7a      	ldrb	r2, [r7, #17]
 80193da:	4613      	mov	r3, r2
 80193dc:	005b      	lsls	r3, r3, #1
 80193de:	4413      	add	r3, r2
 80193e0:	00db      	lsls	r3, r3, #3
 80193e2:	3308      	adds	r3, #8
 80193e4:	4a41      	ldr	r2, [pc, #260]	; (80194ec <etharp_query+0x268>)
 80193e6:	4413      	add	r3, r2
 80193e8:	3304      	adds	r3, #4
 80193ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80193ee:	9200      	str	r2, [sp, #0]
 80193f0:	697a      	ldr	r2, [r7, #20]
 80193f2:	6879      	ldr	r1, [r7, #4]
 80193f4:	68f8      	ldr	r0, [r7, #12]
 80193f6:	f001 fdad 	bl	801af54 <ethernet_output>
 80193fa:	4603      	mov	r3, r0
 80193fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019400:	e067      	b.n	80194d2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8019402:	7c7a      	ldrb	r2, [r7, #17]
 8019404:	4939      	ldr	r1, [pc, #228]	; (80194ec <etharp_query+0x268>)
 8019406:	4613      	mov	r3, r2
 8019408:	005b      	lsls	r3, r3, #1
 801940a:	4413      	add	r3, r2
 801940c:	00db      	lsls	r3, r3, #3
 801940e:	440b      	add	r3, r1
 8019410:	3314      	adds	r3, #20
 8019412:	781b      	ldrb	r3, [r3, #0]
 8019414:	2b01      	cmp	r3, #1
 8019416:	d15c      	bne.n	80194d2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8019418:	2300      	movs	r3, #0
 801941a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801941c:	687b      	ldr	r3, [r7, #4]
 801941e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8019420:	e01c      	b.n	801945c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8019422:	69fb      	ldr	r3, [r7, #28]
 8019424:	895a      	ldrh	r2, [r3, #10]
 8019426:	69fb      	ldr	r3, [r7, #28]
 8019428:	891b      	ldrh	r3, [r3, #8]
 801942a:	429a      	cmp	r2, r3
 801942c:	d10a      	bne.n	8019444 <etharp_query+0x1c0>
 801942e:	69fb      	ldr	r3, [r7, #28]
 8019430:	681b      	ldr	r3, [r3, #0]
 8019432:	2b00      	cmp	r3, #0
 8019434:	d006      	beq.n	8019444 <etharp_query+0x1c0>
 8019436:	4b2a      	ldr	r3, [pc, #168]	; (80194e0 <etharp_query+0x25c>)
 8019438:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801943c:	492f      	ldr	r1, [pc, #188]	; (80194fc <etharp_query+0x278>)
 801943e:	482a      	ldr	r0, [pc, #168]	; (80194e8 <etharp_query+0x264>)
 8019440:	f002 fc3c 	bl	801bcbc <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8019444:	69fb      	ldr	r3, [r7, #28]
 8019446:	7b1b      	ldrb	r3, [r3, #12]
 8019448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801944c:	2b00      	cmp	r3, #0
 801944e:	d002      	beq.n	8019456 <etharp_query+0x1d2>
        copy_needed = 1;
 8019450:	2301      	movs	r3, #1
 8019452:	61bb      	str	r3, [r7, #24]
        break;
 8019454:	e005      	b.n	8019462 <etharp_query+0x1de>
      }
      p = p->next;
 8019456:	69fb      	ldr	r3, [r7, #28]
 8019458:	681b      	ldr	r3, [r3, #0]
 801945a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801945c:	69fb      	ldr	r3, [r7, #28]
 801945e:	2b00      	cmp	r3, #0
 8019460:	d1df      	bne.n	8019422 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8019462:	69bb      	ldr	r3, [r7, #24]
 8019464:	2b00      	cmp	r3, #0
 8019466:	d007      	beq.n	8019478 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8019468:	687a      	ldr	r2, [r7, #4]
 801946a:	f44f 7120 	mov.w	r1, #640	; 0x280
 801946e:	200e      	movs	r0, #14
 8019470:	f7f8 fb6c 	bl	8011b4c <pbuf_clone>
 8019474:	61f8      	str	r0, [r7, #28]
 8019476:	e004      	b.n	8019482 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8019478:	687b      	ldr	r3, [r7, #4]
 801947a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801947c:	69f8      	ldr	r0, [r7, #28]
 801947e:	f7f8 f993 	bl	80117a8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8019482:	69fb      	ldr	r3, [r7, #28]
 8019484:	2b00      	cmp	r3, #0
 8019486:	d021      	beq.n	80194cc <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8019488:	7c7a      	ldrb	r2, [r7, #17]
 801948a:	4918      	ldr	r1, [pc, #96]	; (80194ec <etharp_query+0x268>)
 801948c:	4613      	mov	r3, r2
 801948e:	005b      	lsls	r3, r3, #1
 8019490:	4413      	add	r3, r2
 8019492:	00db      	lsls	r3, r3, #3
 8019494:	440b      	add	r3, r1
 8019496:	681b      	ldr	r3, [r3, #0]
 8019498:	2b00      	cmp	r3, #0
 801949a:	d00a      	beq.n	80194b2 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801949c:	7c7a      	ldrb	r2, [r7, #17]
 801949e:	4913      	ldr	r1, [pc, #76]	; (80194ec <etharp_query+0x268>)
 80194a0:	4613      	mov	r3, r2
 80194a2:	005b      	lsls	r3, r3, #1
 80194a4:	4413      	add	r3, r2
 80194a6:	00db      	lsls	r3, r3, #3
 80194a8:	440b      	add	r3, r1
 80194aa:	681b      	ldr	r3, [r3, #0]
 80194ac:	4618      	mov	r0, r3
 80194ae:	f7f8 f8d5 	bl	801165c <pbuf_free>
      }
      arp_table[i].q = p;
 80194b2:	7c7a      	ldrb	r2, [r7, #17]
 80194b4:	490d      	ldr	r1, [pc, #52]	; (80194ec <etharp_query+0x268>)
 80194b6:	4613      	mov	r3, r2
 80194b8:	005b      	lsls	r3, r3, #1
 80194ba:	4413      	add	r3, r2
 80194bc:	00db      	lsls	r3, r3, #3
 80194be:	440b      	add	r3, r1
 80194c0:	69fa      	ldr	r2, [r7, #28]
 80194c2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80194c4:	2300      	movs	r3, #0
 80194c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80194ca:	e002      	b.n	80194d2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80194cc:	23ff      	movs	r3, #255	; 0xff
 80194ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80194d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80194d6:	4618      	mov	r0, r3
 80194d8:	3728      	adds	r7, #40	; 0x28
 80194da:	46bd      	mov	sp, r7
 80194dc:	bd80      	pop	{r7, pc}
 80194de:	bf00      	nop
 80194e0:	08021478 	.word	0x08021478
 80194e4:	08021624 	.word	0x08021624
 80194e8:	080214f0 	.word	0x080214f0
 80194ec:	20004834 	.word	0x20004834
 80194f0:	08021634 	.word	0x08021634
 80194f4:	08021618 	.word	0x08021618
 80194f8:	20004924 	.word	0x20004924
 80194fc:	0802165c 	.word	0x0802165c

08019500 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8019500:	b580      	push	{r7, lr}
 8019502:	b08a      	sub	sp, #40	; 0x28
 8019504:	af02      	add	r7, sp, #8
 8019506:	60f8      	str	r0, [r7, #12]
 8019508:	60b9      	str	r1, [r7, #8]
 801950a:	607a      	str	r2, [r7, #4]
 801950c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801950e:	2300      	movs	r3, #0
 8019510:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019512:	68fb      	ldr	r3, [r7, #12]
 8019514:	2b00      	cmp	r3, #0
 8019516:	d106      	bne.n	8019526 <etharp_raw+0x26>
 8019518:	4b3a      	ldr	r3, [pc, #232]	; (8019604 <etharp_raw+0x104>)
 801951a:	f240 4257 	movw	r2, #1111	; 0x457
 801951e:	493a      	ldr	r1, [pc, #232]	; (8019608 <etharp_raw+0x108>)
 8019520:	483a      	ldr	r0, [pc, #232]	; (801960c <etharp_raw+0x10c>)
 8019522:	f002 fbcb 	bl	801bcbc <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8019526:	f44f 7220 	mov.w	r2, #640	; 0x280
 801952a:	211c      	movs	r1, #28
 801952c:	200e      	movs	r0, #14
 801952e:	f7f7 fd7f 	bl	8011030 <pbuf_alloc>
 8019532:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8019534:	69bb      	ldr	r3, [r7, #24]
 8019536:	2b00      	cmp	r3, #0
 8019538:	d102      	bne.n	8019540 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801953a:	f04f 33ff 	mov.w	r3, #4294967295
 801953e:	e05d      	b.n	80195fc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8019540:	69bb      	ldr	r3, [r7, #24]
 8019542:	895b      	ldrh	r3, [r3, #10]
 8019544:	2b1b      	cmp	r3, #27
 8019546:	d806      	bhi.n	8019556 <etharp_raw+0x56>
 8019548:	4b2e      	ldr	r3, [pc, #184]	; (8019604 <etharp_raw+0x104>)
 801954a:	f240 4262 	movw	r2, #1122	; 0x462
 801954e:	4930      	ldr	r1, [pc, #192]	; (8019610 <etharp_raw+0x110>)
 8019550:	482e      	ldr	r0, [pc, #184]	; (801960c <etharp_raw+0x10c>)
 8019552:	f002 fbb3 	bl	801bcbc <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8019556:	69bb      	ldr	r3, [r7, #24]
 8019558:	685b      	ldr	r3, [r3, #4]
 801955a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801955c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801955e:	4618      	mov	r0, r3
 8019560:	f7f6 fc9e 	bl	800fea0 <lwip_htons>
 8019564:	4603      	mov	r3, r0
 8019566:	461a      	mov	r2, r3
 8019568:	697b      	ldr	r3, [r7, #20]
 801956a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801956c:	68fb      	ldr	r3, [r7, #12]
 801956e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019572:	2b06      	cmp	r3, #6
 8019574:	d006      	beq.n	8019584 <etharp_raw+0x84>
 8019576:	4b23      	ldr	r3, [pc, #140]	; (8019604 <etharp_raw+0x104>)
 8019578:	f240 4269 	movw	r2, #1129	; 0x469
 801957c:	4925      	ldr	r1, [pc, #148]	; (8019614 <etharp_raw+0x114>)
 801957e:	4823      	ldr	r0, [pc, #140]	; (801960c <etharp_raw+0x10c>)
 8019580:	f002 fb9c 	bl	801bcbc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8019584:	697b      	ldr	r3, [r7, #20]
 8019586:	3308      	adds	r3, #8
 8019588:	2206      	movs	r2, #6
 801958a:	6839      	ldr	r1, [r7, #0]
 801958c:	4618      	mov	r0, r3
 801958e:	f001 ff3d 	bl	801b40c <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8019592:	697b      	ldr	r3, [r7, #20]
 8019594:	3312      	adds	r3, #18
 8019596:	2206      	movs	r2, #6
 8019598:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801959a:	4618      	mov	r0, r3
 801959c:	f001 ff36 	bl	801b40c <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80195a0:	697b      	ldr	r3, [r7, #20]
 80195a2:	330e      	adds	r3, #14
 80195a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80195a6:	6812      	ldr	r2, [r2, #0]
 80195a8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80195aa:	697b      	ldr	r3, [r7, #20]
 80195ac:	3318      	adds	r3, #24
 80195ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80195b0:	6812      	ldr	r2, [r2, #0]
 80195b2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80195b4:	697b      	ldr	r3, [r7, #20]
 80195b6:	2200      	movs	r2, #0
 80195b8:	701a      	strb	r2, [r3, #0]
 80195ba:	2200      	movs	r2, #0
 80195bc:	f042 0201 	orr.w	r2, r2, #1
 80195c0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80195c2:	697b      	ldr	r3, [r7, #20]
 80195c4:	2200      	movs	r2, #0
 80195c6:	f042 0208 	orr.w	r2, r2, #8
 80195ca:	709a      	strb	r2, [r3, #2]
 80195cc:	2200      	movs	r2, #0
 80195ce:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80195d0:	697b      	ldr	r3, [r7, #20]
 80195d2:	2206      	movs	r2, #6
 80195d4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80195d6:	697b      	ldr	r3, [r7, #20]
 80195d8:	2204      	movs	r2, #4
 80195da:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80195dc:	f640 0306 	movw	r3, #2054	; 0x806
 80195e0:	9300      	str	r3, [sp, #0]
 80195e2:	687b      	ldr	r3, [r7, #4]
 80195e4:	68ba      	ldr	r2, [r7, #8]
 80195e6:	69b9      	ldr	r1, [r7, #24]
 80195e8:	68f8      	ldr	r0, [r7, #12]
 80195ea:	f001 fcb3 	bl	801af54 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80195ee:	69b8      	ldr	r0, [r7, #24]
 80195f0:	f7f8 f834 	bl	801165c <pbuf_free>
  p = NULL;
 80195f4:	2300      	movs	r3, #0
 80195f6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80195f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80195fc:	4618      	mov	r0, r3
 80195fe:	3720      	adds	r7, #32
 8019600:	46bd      	mov	sp, r7
 8019602:	bd80      	pop	{r7, pc}
 8019604:	08021478 	.word	0x08021478
 8019608:	080215c8 	.word	0x080215c8
 801960c:	080214f0 	.word	0x080214f0
 8019610:	08021678 	.word	0x08021678
 8019614:	080216ac 	.word	0x080216ac

08019618 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8019618:	b580      	push	{r7, lr}
 801961a:	b088      	sub	sp, #32
 801961c:	af04      	add	r7, sp, #16
 801961e:	60f8      	str	r0, [r7, #12]
 8019620:	60b9      	str	r1, [r7, #8]
 8019622:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019624:	68fb      	ldr	r3, [r7, #12]
 8019626:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801962a:	68fb      	ldr	r3, [r7, #12]
 801962c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8019630:	68fb      	ldr	r3, [r7, #12]
 8019632:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019634:	2201      	movs	r2, #1
 8019636:	9203      	str	r2, [sp, #12]
 8019638:	68ba      	ldr	r2, [r7, #8]
 801963a:	9202      	str	r2, [sp, #8]
 801963c:	4a06      	ldr	r2, [pc, #24]	; (8019658 <etharp_request_dst+0x40>)
 801963e:	9201      	str	r2, [sp, #4]
 8019640:	9300      	str	r3, [sp, #0]
 8019642:	4603      	mov	r3, r0
 8019644:	687a      	ldr	r2, [r7, #4]
 8019646:	68f8      	ldr	r0, [r7, #12]
 8019648:	f7ff ff5a 	bl	8019500 <etharp_raw>
 801964c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801964e:	4618      	mov	r0, r3
 8019650:	3710      	adds	r7, #16
 8019652:	46bd      	mov	sp, r7
 8019654:	bd80      	pop	{r7, pc}
 8019656:	bf00      	nop
 8019658:	08021d30 	.word	0x08021d30

0801965c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801965c:	b580      	push	{r7, lr}
 801965e:	b082      	sub	sp, #8
 8019660:	af00      	add	r7, sp, #0
 8019662:	6078      	str	r0, [r7, #4]
 8019664:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8019666:	4a05      	ldr	r2, [pc, #20]	; (801967c <etharp_request+0x20>)
 8019668:	6839      	ldr	r1, [r7, #0]
 801966a:	6878      	ldr	r0, [r7, #4]
 801966c:	f7ff ffd4 	bl	8019618 <etharp_request_dst>
 8019670:	4603      	mov	r3, r0
}
 8019672:	4618      	mov	r0, r3
 8019674:	3708      	adds	r7, #8
 8019676:	46bd      	mov	sp, r7
 8019678:	bd80      	pop	{r7, pc}
 801967a:	bf00      	nop
 801967c:	08021d28 	.word	0x08021d28

08019680 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8019680:	b580      	push	{r7, lr}
 8019682:	b08e      	sub	sp, #56	; 0x38
 8019684:	af04      	add	r7, sp, #16
 8019686:	6078      	str	r0, [r7, #4]
 8019688:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801968a:	4b79      	ldr	r3, [pc, #484]	; (8019870 <icmp_input+0x1f0>)
 801968c:	689b      	ldr	r3, [r3, #8]
 801968e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8019690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019692:	781b      	ldrb	r3, [r3, #0]
 8019694:	f003 030f 	and.w	r3, r3, #15
 8019698:	b2db      	uxtb	r3, r3
 801969a:	009b      	lsls	r3, r3, #2
 801969c:	b2db      	uxtb	r3, r3
 801969e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80196a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80196a2:	2b13      	cmp	r3, #19
 80196a4:	f240 80cd 	bls.w	8019842 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80196a8:	687b      	ldr	r3, [r7, #4]
 80196aa:	895b      	ldrh	r3, [r3, #10]
 80196ac:	2b03      	cmp	r3, #3
 80196ae:	f240 80ca 	bls.w	8019846 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	685b      	ldr	r3, [r3, #4]
 80196b6:	781b      	ldrb	r3, [r3, #0]
 80196b8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80196bc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80196c0:	2b00      	cmp	r3, #0
 80196c2:	f000 80b7 	beq.w	8019834 <icmp_input+0x1b4>
 80196c6:	2b08      	cmp	r3, #8
 80196c8:	f040 80b7 	bne.w	801983a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80196cc:	4b69      	ldr	r3, [pc, #420]	; (8019874 <icmp_input+0x1f4>)
 80196ce:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80196d0:	4b67      	ldr	r3, [pc, #412]	; (8019870 <icmp_input+0x1f0>)
 80196d2:	695b      	ldr	r3, [r3, #20]
 80196d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80196d8:	2be0      	cmp	r3, #224	; 0xe0
 80196da:	f000 80bb 	beq.w	8019854 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80196de:	4b64      	ldr	r3, [pc, #400]	; (8019870 <icmp_input+0x1f0>)
 80196e0:	695b      	ldr	r3, [r3, #20]
 80196e2:	4a63      	ldr	r2, [pc, #396]	; (8019870 <icmp_input+0x1f0>)
 80196e4:	6812      	ldr	r2, [r2, #0]
 80196e6:	4611      	mov	r1, r2
 80196e8:	4618      	mov	r0, r3
 80196ea:	f000 fbed 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 80196ee:	4603      	mov	r3, r0
 80196f0:	2b00      	cmp	r3, #0
 80196f2:	f040 80b1 	bne.w	8019858 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80196f6:	687b      	ldr	r3, [r7, #4]
 80196f8:	891b      	ldrh	r3, [r3, #8]
 80196fa:	2b07      	cmp	r3, #7
 80196fc:	f240 80a5 	bls.w	801984a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8019700:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019702:	330e      	adds	r3, #14
 8019704:	4619      	mov	r1, r3
 8019706:	6878      	ldr	r0, [r7, #4]
 8019708:	f7f7 fee0 	bl	80114cc <pbuf_add_header>
 801970c:	4603      	mov	r3, r0
 801970e:	2b00      	cmp	r3, #0
 8019710:	d04b      	beq.n	80197aa <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	891a      	ldrh	r2, [r3, #8]
 8019716:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019718:	4413      	add	r3, r2
 801971a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801971c:	687b      	ldr	r3, [r7, #4]
 801971e:	891b      	ldrh	r3, [r3, #8]
 8019720:	8b7a      	ldrh	r2, [r7, #26]
 8019722:	429a      	cmp	r2, r3
 8019724:	f0c0 809a 	bcc.w	801985c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8019728:	8b7b      	ldrh	r3, [r7, #26]
 801972a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801972e:	4619      	mov	r1, r3
 8019730:	200e      	movs	r0, #14
 8019732:	f7f7 fc7d 	bl	8011030 <pbuf_alloc>
 8019736:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8019738:	697b      	ldr	r3, [r7, #20]
 801973a:	2b00      	cmp	r3, #0
 801973c:	f000 8090 	beq.w	8019860 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8019740:	697b      	ldr	r3, [r7, #20]
 8019742:	895b      	ldrh	r3, [r3, #10]
 8019744:	461a      	mov	r2, r3
 8019746:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019748:	3308      	adds	r3, #8
 801974a:	429a      	cmp	r2, r3
 801974c:	d203      	bcs.n	8019756 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801974e:	6978      	ldr	r0, [r7, #20]
 8019750:	f7f7 ff84 	bl	801165c <pbuf_free>
          goto icmperr;
 8019754:	e085      	b.n	8019862 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8019756:	697b      	ldr	r3, [r7, #20]
 8019758:	685b      	ldr	r3, [r3, #4]
 801975a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801975c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801975e:	4618      	mov	r0, r3
 8019760:	f001 fe54 	bl	801b40c <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8019764:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019766:	4619      	mov	r1, r3
 8019768:	6978      	ldr	r0, [r7, #20]
 801976a:	f7f7 febf 	bl	80114ec <pbuf_remove_header>
 801976e:	4603      	mov	r3, r0
 8019770:	2b00      	cmp	r3, #0
 8019772:	d009      	beq.n	8019788 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8019774:	4b40      	ldr	r3, [pc, #256]	; (8019878 <icmp_input+0x1f8>)
 8019776:	22b6      	movs	r2, #182	; 0xb6
 8019778:	4940      	ldr	r1, [pc, #256]	; (801987c <icmp_input+0x1fc>)
 801977a:	4841      	ldr	r0, [pc, #260]	; (8019880 <icmp_input+0x200>)
 801977c:	f002 fa9e 	bl	801bcbc <iprintf>
          pbuf_free(r);
 8019780:	6978      	ldr	r0, [r7, #20]
 8019782:	f7f7 ff6b 	bl	801165c <pbuf_free>
          goto icmperr;
 8019786:	e06c      	b.n	8019862 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8019788:	6879      	ldr	r1, [r7, #4]
 801978a:	6978      	ldr	r0, [r7, #20]
 801978c:	f7f8 f89a 	bl	80118c4 <pbuf_copy>
 8019790:	4603      	mov	r3, r0
 8019792:	2b00      	cmp	r3, #0
 8019794:	d003      	beq.n	801979e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8019796:	6978      	ldr	r0, [r7, #20]
 8019798:	f7f7 ff60 	bl	801165c <pbuf_free>
          goto icmperr;
 801979c:	e061      	b.n	8019862 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801979e:	6878      	ldr	r0, [r7, #4]
 80197a0:	f7f7 ff5c 	bl	801165c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80197a4:	697b      	ldr	r3, [r7, #20]
 80197a6:	607b      	str	r3, [r7, #4]
 80197a8:	e00f      	b.n	80197ca <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80197aa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80197ac:	330e      	adds	r3, #14
 80197ae:	4619      	mov	r1, r3
 80197b0:	6878      	ldr	r0, [r7, #4]
 80197b2:	f7f7 fe9b 	bl	80114ec <pbuf_remove_header>
 80197b6:	4603      	mov	r3, r0
 80197b8:	2b00      	cmp	r3, #0
 80197ba:	d006      	beq.n	80197ca <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80197bc:	4b2e      	ldr	r3, [pc, #184]	; (8019878 <icmp_input+0x1f8>)
 80197be:	22c7      	movs	r2, #199	; 0xc7
 80197c0:	4930      	ldr	r1, [pc, #192]	; (8019884 <icmp_input+0x204>)
 80197c2:	482f      	ldr	r0, [pc, #188]	; (8019880 <icmp_input+0x200>)
 80197c4:	f002 fa7a 	bl	801bcbc <iprintf>
          goto icmperr;
 80197c8:	e04b      	b.n	8019862 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80197ca:	687b      	ldr	r3, [r7, #4]
 80197cc:	685b      	ldr	r3, [r3, #4]
 80197ce:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80197d0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80197d2:	4619      	mov	r1, r3
 80197d4:	6878      	ldr	r0, [r7, #4]
 80197d6:	f7f7 fe79 	bl	80114cc <pbuf_add_header>
 80197da:	4603      	mov	r3, r0
 80197dc:	2b00      	cmp	r3, #0
 80197de:	d12b      	bne.n	8019838 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80197e0:	687b      	ldr	r3, [r7, #4]
 80197e2:	685b      	ldr	r3, [r3, #4]
 80197e4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80197e6:	69fb      	ldr	r3, [r7, #28]
 80197e8:	681a      	ldr	r2, [r3, #0]
 80197ea:	68fb      	ldr	r3, [r7, #12]
 80197ec:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80197ee:	4b20      	ldr	r3, [pc, #128]	; (8019870 <icmp_input+0x1f0>)
 80197f0:	691a      	ldr	r2, [r3, #16]
 80197f2:	68fb      	ldr	r3, [r7, #12]
 80197f4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80197f6:	693b      	ldr	r3, [r7, #16]
 80197f8:	2200      	movs	r2, #0
 80197fa:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80197fc:	693b      	ldr	r3, [r7, #16]
 80197fe:	2200      	movs	r2, #0
 8019800:	709a      	strb	r2, [r3, #2]
 8019802:	2200      	movs	r2, #0
 8019804:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8019806:	68fb      	ldr	r3, [r7, #12]
 8019808:	22ff      	movs	r2, #255	; 0xff
 801980a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801980c:	68fb      	ldr	r3, [r7, #12]
 801980e:	2200      	movs	r2, #0
 8019810:	729a      	strb	r2, [r3, #10]
 8019812:	2200      	movs	r2, #0
 8019814:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8019816:	683b      	ldr	r3, [r7, #0]
 8019818:	9302      	str	r3, [sp, #8]
 801981a:	2301      	movs	r3, #1
 801981c:	9301      	str	r3, [sp, #4]
 801981e:	2300      	movs	r3, #0
 8019820:	9300      	str	r3, [sp, #0]
 8019822:	23ff      	movs	r3, #255	; 0xff
 8019824:	2200      	movs	r2, #0
 8019826:	69f9      	ldr	r1, [r7, #28]
 8019828:	6878      	ldr	r0, [r7, #4]
 801982a:	f000 fa75 	bl	8019d18 <ip4_output_if>
 801982e:	4603      	mov	r3, r0
 8019830:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8019832:	e001      	b.n	8019838 <icmp_input+0x1b8>
      break;
 8019834:	bf00      	nop
 8019836:	e000      	b.n	801983a <icmp_input+0x1ba>
      break;
 8019838:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801983a:	6878      	ldr	r0, [r7, #4]
 801983c:	f7f7 ff0e 	bl	801165c <pbuf_free>
  return;
 8019840:	e013      	b.n	801986a <icmp_input+0x1ea>
    goto lenerr;
 8019842:	bf00      	nop
 8019844:	e002      	b.n	801984c <icmp_input+0x1cc>
    goto lenerr;
 8019846:	bf00      	nop
 8019848:	e000      	b.n	801984c <icmp_input+0x1cc>
        goto lenerr;
 801984a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801984c:	6878      	ldr	r0, [r7, #4]
 801984e:	f7f7 ff05 	bl	801165c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019852:	e00a      	b.n	801986a <icmp_input+0x1ea>
        goto icmperr;
 8019854:	bf00      	nop
 8019856:	e004      	b.n	8019862 <icmp_input+0x1e2>
        goto icmperr;
 8019858:	bf00      	nop
 801985a:	e002      	b.n	8019862 <icmp_input+0x1e2>
          goto icmperr;
 801985c:	bf00      	nop
 801985e:	e000      	b.n	8019862 <icmp_input+0x1e2>
          goto icmperr;
 8019860:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8019862:	6878      	ldr	r0, [r7, #4]
 8019864:	f7f7 fefa 	bl	801165c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019868:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801986a:	3728      	adds	r7, #40	; 0x28
 801986c:	46bd      	mov	sp, r7
 801986e:	bd80      	pop	{r7, pc}
 8019870:	2000a0a8 	.word	0x2000a0a8
 8019874:	2000a0bc 	.word	0x2000a0bc
 8019878:	080216f0 	.word	0x080216f0
 801987c:	08021728 	.word	0x08021728
 8019880:	08021760 	.word	0x08021760
 8019884:	08021788 	.word	0x08021788

08019888 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8019888:	b580      	push	{r7, lr}
 801988a:	b082      	sub	sp, #8
 801988c:	af00      	add	r7, sp, #0
 801988e:	6078      	str	r0, [r7, #4]
 8019890:	460b      	mov	r3, r1
 8019892:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8019894:	78fb      	ldrb	r3, [r7, #3]
 8019896:	461a      	mov	r2, r3
 8019898:	2103      	movs	r1, #3
 801989a:	6878      	ldr	r0, [r7, #4]
 801989c:	f000 f814 	bl	80198c8 <icmp_send_response>
}
 80198a0:	bf00      	nop
 80198a2:	3708      	adds	r7, #8
 80198a4:	46bd      	mov	sp, r7
 80198a6:	bd80      	pop	{r7, pc}

080198a8 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80198a8:	b580      	push	{r7, lr}
 80198aa:	b082      	sub	sp, #8
 80198ac:	af00      	add	r7, sp, #0
 80198ae:	6078      	str	r0, [r7, #4]
 80198b0:	460b      	mov	r3, r1
 80198b2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80198b4:	78fb      	ldrb	r3, [r7, #3]
 80198b6:	461a      	mov	r2, r3
 80198b8:	210b      	movs	r1, #11
 80198ba:	6878      	ldr	r0, [r7, #4]
 80198bc:	f000 f804 	bl	80198c8 <icmp_send_response>
}
 80198c0:	bf00      	nop
 80198c2:	3708      	adds	r7, #8
 80198c4:	46bd      	mov	sp, r7
 80198c6:	bd80      	pop	{r7, pc}

080198c8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80198c8:	b580      	push	{r7, lr}
 80198ca:	b08c      	sub	sp, #48	; 0x30
 80198cc:	af04      	add	r7, sp, #16
 80198ce:	6078      	str	r0, [r7, #4]
 80198d0:	460b      	mov	r3, r1
 80198d2:	70fb      	strb	r3, [r7, #3]
 80198d4:	4613      	mov	r3, r2
 80198d6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80198d8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80198dc:	2124      	movs	r1, #36	; 0x24
 80198de:	2022      	movs	r0, #34	; 0x22
 80198e0:	f7f7 fba6 	bl	8011030 <pbuf_alloc>
 80198e4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80198e6:	69fb      	ldr	r3, [r7, #28]
 80198e8:	2b00      	cmp	r3, #0
 80198ea:	d04c      	beq.n	8019986 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80198ec:	69fb      	ldr	r3, [r7, #28]
 80198ee:	895b      	ldrh	r3, [r3, #10]
 80198f0:	2b23      	cmp	r3, #35	; 0x23
 80198f2:	d806      	bhi.n	8019902 <icmp_send_response+0x3a>
 80198f4:	4b26      	ldr	r3, [pc, #152]	; (8019990 <icmp_send_response+0xc8>)
 80198f6:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80198fa:	4926      	ldr	r1, [pc, #152]	; (8019994 <icmp_send_response+0xcc>)
 80198fc:	4826      	ldr	r0, [pc, #152]	; (8019998 <icmp_send_response+0xd0>)
 80198fe:	f002 f9dd 	bl	801bcbc <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8019902:	687b      	ldr	r3, [r7, #4]
 8019904:	685b      	ldr	r3, [r3, #4]
 8019906:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8019908:	69fb      	ldr	r3, [r7, #28]
 801990a:	685b      	ldr	r3, [r3, #4]
 801990c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801990e:	697b      	ldr	r3, [r7, #20]
 8019910:	78fa      	ldrb	r2, [r7, #3]
 8019912:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8019914:	697b      	ldr	r3, [r7, #20]
 8019916:	78ba      	ldrb	r2, [r7, #2]
 8019918:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801991a:	697b      	ldr	r3, [r7, #20]
 801991c:	2200      	movs	r2, #0
 801991e:	711a      	strb	r2, [r3, #4]
 8019920:	2200      	movs	r2, #0
 8019922:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8019924:	697b      	ldr	r3, [r7, #20]
 8019926:	2200      	movs	r2, #0
 8019928:	719a      	strb	r2, [r3, #6]
 801992a:	2200      	movs	r2, #0
 801992c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801992e:	69fb      	ldr	r3, [r7, #28]
 8019930:	685b      	ldr	r3, [r3, #4]
 8019932:	f103 0008 	add.w	r0, r3, #8
 8019936:	687b      	ldr	r3, [r7, #4]
 8019938:	685b      	ldr	r3, [r3, #4]
 801993a:	221c      	movs	r2, #28
 801993c:	4619      	mov	r1, r3
 801993e:	f001 fd65 	bl	801b40c <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8019942:	69bb      	ldr	r3, [r7, #24]
 8019944:	68db      	ldr	r3, [r3, #12]
 8019946:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8019948:	f107 030c 	add.w	r3, r7, #12
 801994c:	4618      	mov	r0, r3
 801994e:	f000 f825 	bl	801999c <ip4_route>
 8019952:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8019954:	693b      	ldr	r3, [r7, #16]
 8019956:	2b00      	cmp	r3, #0
 8019958:	d011      	beq.n	801997e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801995a:	697b      	ldr	r3, [r7, #20]
 801995c:	2200      	movs	r2, #0
 801995e:	709a      	strb	r2, [r3, #2]
 8019960:	2200      	movs	r2, #0
 8019962:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8019964:	f107 020c 	add.w	r2, r7, #12
 8019968:	693b      	ldr	r3, [r7, #16]
 801996a:	9302      	str	r3, [sp, #8]
 801996c:	2301      	movs	r3, #1
 801996e:	9301      	str	r3, [sp, #4]
 8019970:	2300      	movs	r3, #0
 8019972:	9300      	str	r3, [sp, #0]
 8019974:	23ff      	movs	r3, #255	; 0xff
 8019976:	2100      	movs	r1, #0
 8019978:	69f8      	ldr	r0, [r7, #28]
 801997a:	f000 f9cd 	bl	8019d18 <ip4_output_if>
  }
  pbuf_free(q);
 801997e:	69f8      	ldr	r0, [r7, #28]
 8019980:	f7f7 fe6c 	bl	801165c <pbuf_free>
 8019984:	e000      	b.n	8019988 <icmp_send_response+0xc0>
    return;
 8019986:	bf00      	nop
}
 8019988:	3720      	adds	r7, #32
 801998a:	46bd      	mov	sp, r7
 801998c:	bd80      	pop	{r7, pc}
 801998e:	bf00      	nop
 8019990:	080216f0 	.word	0x080216f0
 8019994:	080217bc 	.word	0x080217bc
 8019998:	08021760 	.word	0x08021760

0801999c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801999c:	b480      	push	{r7}
 801999e:	b085      	sub	sp, #20
 80199a0:	af00      	add	r7, sp, #0
 80199a2:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80199a4:	4b33      	ldr	r3, [pc, #204]	; (8019a74 <ip4_route+0xd8>)
 80199a6:	681b      	ldr	r3, [r3, #0]
 80199a8:	60fb      	str	r3, [r7, #12]
 80199aa:	e036      	b.n	8019a1a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80199ac:	68fb      	ldr	r3, [r7, #12]
 80199ae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80199b2:	f003 0301 	and.w	r3, r3, #1
 80199b6:	b2db      	uxtb	r3, r3
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d02b      	beq.n	8019a14 <ip4_route+0x78>
 80199bc:	68fb      	ldr	r3, [r7, #12]
 80199be:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80199c2:	089b      	lsrs	r3, r3, #2
 80199c4:	f003 0301 	and.w	r3, r3, #1
 80199c8:	b2db      	uxtb	r3, r3
 80199ca:	2b00      	cmp	r3, #0
 80199cc:	d022      	beq.n	8019a14 <ip4_route+0x78>
 80199ce:	68fb      	ldr	r3, [r7, #12]
 80199d0:	3304      	adds	r3, #4
 80199d2:	681b      	ldr	r3, [r3, #0]
 80199d4:	2b00      	cmp	r3, #0
 80199d6:	d01d      	beq.n	8019a14 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80199d8:	687b      	ldr	r3, [r7, #4]
 80199da:	681a      	ldr	r2, [r3, #0]
 80199dc:	68fb      	ldr	r3, [r7, #12]
 80199de:	3304      	adds	r3, #4
 80199e0:	681b      	ldr	r3, [r3, #0]
 80199e2:	405a      	eors	r2, r3
 80199e4:	68fb      	ldr	r3, [r7, #12]
 80199e6:	3308      	adds	r3, #8
 80199e8:	681b      	ldr	r3, [r3, #0]
 80199ea:	4013      	ands	r3, r2
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	d101      	bne.n	80199f4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80199f0:	68fb      	ldr	r3, [r7, #12]
 80199f2:	e038      	b.n	8019a66 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80199f4:	68fb      	ldr	r3, [r7, #12]
 80199f6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80199fa:	f003 0302 	and.w	r3, r3, #2
 80199fe:	2b00      	cmp	r3, #0
 8019a00:	d108      	bne.n	8019a14 <ip4_route+0x78>
 8019a02:	687b      	ldr	r3, [r7, #4]
 8019a04:	681a      	ldr	r2, [r3, #0]
 8019a06:	68fb      	ldr	r3, [r7, #12]
 8019a08:	330c      	adds	r3, #12
 8019a0a:	681b      	ldr	r3, [r3, #0]
 8019a0c:	429a      	cmp	r2, r3
 8019a0e:	d101      	bne.n	8019a14 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8019a10:	68fb      	ldr	r3, [r7, #12]
 8019a12:	e028      	b.n	8019a66 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8019a14:	68fb      	ldr	r3, [r7, #12]
 8019a16:	681b      	ldr	r3, [r3, #0]
 8019a18:	60fb      	str	r3, [r7, #12]
 8019a1a:	68fb      	ldr	r3, [r7, #12]
 8019a1c:	2b00      	cmp	r3, #0
 8019a1e:	d1c5      	bne.n	80199ac <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019a20:	4b15      	ldr	r3, [pc, #84]	; (8019a78 <ip4_route+0xdc>)
 8019a22:	681b      	ldr	r3, [r3, #0]
 8019a24:	2b00      	cmp	r3, #0
 8019a26:	d01a      	beq.n	8019a5e <ip4_route+0xc2>
 8019a28:	4b13      	ldr	r3, [pc, #76]	; (8019a78 <ip4_route+0xdc>)
 8019a2a:	681b      	ldr	r3, [r3, #0]
 8019a2c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019a30:	f003 0301 	and.w	r3, r3, #1
 8019a34:	2b00      	cmp	r3, #0
 8019a36:	d012      	beq.n	8019a5e <ip4_route+0xc2>
 8019a38:	4b0f      	ldr	r3, [pc, #60]	; (8019a78 <ip4_route+0xdc>)
 8019a3a:	681b      	ldr	r3, [r3, #0]
 8019a3c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019a40:	f003 0304 	and.w	r3, r3, #4
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	d00a      	beq.n	8019a5e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8019a48:	4b0b      	ldr	r3, [pc, #44]	; (8019a78 <ip4_route+0xdc>)
 8019a4a:	681b      	ldr	r3, [r3, #0]
 8019a4c:	3304      	adds	r3, #4
 8019a4e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019a50:	2b00      	cmp	r3, #0
 8019a52:	d004      	beq.n	8019a5e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8019a54:	687b      	ldr	r3, [r7, #4]
 8019a56:	681b      	ldr	r3, [r3, #0]
 8019a58:	b2db      	uxtb	r3, r3
 8019a5a:	2b7f      	cmp	r3, #127	; 0x7f
 8019a5c:	d101      	bne.n	8019a62 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8019a5e:	2300      	movs	r3, #0
 8019a60:	e001      	b.n	8019a66 <ip4_route+0xca>
  }

  return netif_default;
 8019a62:	4b05      	ldr	r3, [pc, #20]	; (8019a78 <ip4_route+0xdc>)
 8019a64:	681b      	ldr	r3, [r3, #0]
}
 8019a66:	4618      	mov	r0, r3
 8019a68:	3714      	adds	r7, #20
 8019a6a:	46bd      	mov	sp, r7
 8019a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a70:	4770      	bx	lr
 8019a72:	bf00      	nop
 8019a74:	2000d7ac 	.word	0x2000d7ac
 8019a78:	2000d7b0 	.word	0x2000d7b0

08019a7c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8019a7c:	b580      	push	{r7, lr}
 8019a7e:	b082      	sub	sp, #8
 8019a80:	af00      	add	r7, sp, #0
 8019a82:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8019a84:	687b      	ldr	r3, [r7, #4]
 8019a86:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019a8a:	f003 0301 	and.w	r3, r3, #1
 8019a8e:	b2db      	uxtb	r3, r3
 8019a90:	2b00      	cmp	r3, #0
 8019a92:	d016      	beq.n	8019ac2 <ip4_input_accept+0x46>
 8019a94:	687b      	ldr	r3, [r7, #4]
 8019a96:	3304      	adds	r3, #4
 8019a98:	681b      	ldr	r3, [r3, #0]
 8019a9a:	2b00      	cmp	r3, #0
 8019a9c:	d011      	beq.n	8019ac2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019a9e:	4b0b      	ldr	r3, [pc, #44]	; (8019acc <ip4_input_accept+0x50>)
 8019aa0:	695a      	ldr	r2, [r3, #20]
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	3304      	adds	r3, #4
 8019aa6:	681b      	ldr	r3, [r3, #0]
 8019aa8:	429a      	cmp	r2, r3
 8019aaa:	d008      	beq.n	8019abe <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8019aac:	4b07      	ldr	r3, [pc, #28]	; (8019acc <ip4_input_accept+0x50>)
 8019aae:	695b      	ldr	r3, [r3, #20]
 8019ab0:	6879      	ldr	r1, [r7, #4]
 8019ab2:	4618      	mov	r0, r3
 8019ab4:	f000 fa08 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 8019ab8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019aba:	2b00      	cmp	r3, #0
 8019abc:	d001      	beq.n	8019ac2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8019abe:	2301      	movs	r3, #1
 8019ac0:	e000      	b.n	8019ac4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8019ac2:	2300      	movs	r3, #0
}
 8019ac4:	4618      	mov	r0, r3
 8019ac6:	3708      	adds	r7, #8
 8019ac8:	46bd      	mov	sp, r7
 8019aca:	bd80      	pop	{r7, pc}
 8019acc:	2000a0a8 	.word	0x2000a0a8

08019ad0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8019ad0:	b580      	push	{r7, lr}
 8019ad2:	b086      	sub	sp, #24
 8019ad4:	af00      	add	r7, sp, #0
 8019ad6:	6078      	str	r0, [r7, #4]
 8019ad8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	685b      	ldr	r3, [r3, #4]
 8019ade:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8019ae0:	697b      	ldr	r3, [r7, #20]
 8019ae2:	781b      	ldrb	r3, [r3, #0]
 8019ae4:	091b      	lsrs	r3, r3, #4
 8019ae6:	b2db      	uxtb	r3, r3
 8019ae8:	2b04      	cmp	r3, #4
 8019aea:	d004      	beq.n	8019af6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8019aec:	6878      	ldr	r0, [r7, #4]
 8019aee:	f7f7 fdb5 	bl	801165c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8019af2:	2300      	movs	r3, #0
 8019af4:	e107      	b.n	8019d06 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8019af6:	697b      	ldr	r3, [r7, #20]
 8019af8:	781b      	ldrb	r3, [r3, #0]
 8019afa:	f003 030f 	and.w	r3, r3, #15
 8019afe:	b2db      	uxtb	r3, r3
 8019b00:	009b      	lsls	r3, r3, #2
 8019b02:	b2db      	uxtb	r3, r3
 8019b04:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8019b06:	697b      	ldr	r3, [r7, #20]
 8019b08:	885b      	ldrh	r3, [r3, #2]
 8019b0a:	b29b      	uxth	r3, r3
 8019b0c:	4618      	mov	r0, r3
 8019b0e:	f7f6 f9c7 	bl	800fea0 <lwip_htons>
 8019b12:	4603      	mov	r3, r0
 8019b14:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8019b16:	687b      	ldr	r3, [r7, #4]
 8019b18:	891b      	ldrh	r3, [r3, #8]
 8019b1a:	89ba      	ldrh	r2, [r7, #12]
 8019b1c:	429a      	cmp	r2, r3
 8019b1e:	d204      	bcs.n	8019b2a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8019b20:	89bb      	ldrh	r3, [r7, #12]
 8019b22:	4619      	mov	r1, r3
 8019b24:	6878      	ldr	r0, [r7, #4]
 8019b26:	f7f7 fbe1 	bl	80112ec <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8019b2a:	687b      	ldr	r3, [r7, #4]
 8019b2c:	895b      	ldrh	r3, [r3, #10]
 8019b2e:	89fa      	ldrh	r2, [r7, #14]
 8019b30:	429a      	cmp	r2, r3
 8019b32:	d807      	bhi.n	8019b44 <ip4_input+0x74>
 8019b34:	687b      	ldr	r3, [r7, #4]
 8019b36:	891b      	ldrh	r3, [r3, #8]
 8019b38:	89ba      	ldrh	r2, [r7, #12]
 8019b3a:	429a      	cmp	r2, r3
 8019b3c:	d802      	bhi.n	8019b44 <ip4_input+0x74>
 8019b3e:	89fb      	ldrh	r3, [r7, #14]
 8019b40:	2b13      	cmp	r3, #19
 8019b42:	d804      	bhi.n	8019b4e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8019b44:	6878      	ldr	r0, [r7, #4]
 8019b46:	f7f7 fd89 	bl	801165c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8019b4a:	2300      	movs	r3, #0
 8019b4c:	e0db      	b.n	8019d06 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8019b4e:	697b      	ldr	r3, [r7, #20]
 8019b50:	691b      	ldr	r3, [r3, #16]
 8019b52:	4a6f      	ldr	r2, [pc, #444]	; (8019d10 <ip4_input+0x240>)
 8019b54:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8019b56:	697b      	ldr	r3, [r7, #20]
 8019b58:	68db      	ldr	r3, [r3, #12]
 8019b5a:	4a6d      	ldr	r2, [pc, #436]	; (8019d10 <ip4_input+0x240>)
 8019b5c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019b5e:	4b6c      	ldr	r3, [pc, #432]	; (8019d10 <ip4_input+0x240>)
 8019b60:	695b      	ldr	r3, [r3, #20]
 8019b62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019b66:	2be0      	cmp	r3, #224	; 0xe0
 8019b68:	d112      	bne.n	8019b90 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8019b6a:	683b      	ldr	r3, [r7, #0]
 8019b6c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019b70:	f003 0301 	and.w	r3, r3, #1
 8019b74:	b2db      	uxtb	r3, r3
 8019b76:	2b00      	cmp	r3, #0
 8019b78:	d007      	beq.n	8019b8a <ip4_input+0xba>
 8019b7a:	683b      	ldr	r3, [r7, #0]
 8019b7c:	3304      	adds	r3, #4
 8019b7e:	681b      	ldr	r3, [r3, #0]
 8019b80:	2b00      	cmp	r3, #0
 8019b82:	d002      	beq.n	8019b8a <ip4_input+0xba>
      netif = inp;
 8019b84:	683b      	ldr	r3, [r7, #0]
 8019b86:	613b      	str	r3, [r7, #16]
 8019b88:	e02a      	b.n	8019be0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8019b8a:	2300      	movs	r3, #0
 8019b8c:	613b      	str	r3, [r7, #16]
 8019b8e:	e027      	b.n	8019be0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8019b90:	6838      	ldr	r0, [r7, #0]
 8019b92:	f7ff ff73 	bl	8019a7c <ip4_input_accept>
 8019b96:	4603      	mov	r3, r0
 8019b98:	2b00      	cmp	r3, #0
 8019b9a:	d002      	beq.n	8019ba2 <ip4_input+0xd2>
      netif = inp;
 8019b9c:	683b      	ldr	r3, [r7, #0]
 8019b9e:	613b      	str	r3, [r7, #16]
 8019ba0:	e01e      	b.n	8019be0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8019ba2:	2300      	movs	r3, #0
 8019ba4:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8019ba6:	4b5a      	ldr	r3, [pc, #360]	; (8019d10 <ip4_input+0x240>)
 8019ba8:	695b      	ldr	r3, [r3, #20]
 8019baa:	b2db      	uxtb	r3, r3
 8019bac:	2b7f      	cmp	r3, #127	; 0x7f
 8019bae:	d017      	beq.n	8019be0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8019bb0:	4b58      	ldr	r3, [pc, #352]	; (8019d14 <ip4_input+0x244>)
 8019bb2:	681b      	ldr	r3, [r3, #0]
 8019bb4:	613b      	str	r3, [r7, #16]
 8019bb6:	e00e      	b.n	8019bd6 <ip4_input+0x106>
          if (netif == inp) {
 8019bb8:	693a      	ldr	r2, [r7, #16]
 8019bba:	683b      	ldr	r3, [r7, #0]
 8019bbc:	429a      	cmp	r2, r3
 8019bbe:	d006      	beq.n	8019bce <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8019bc0:	6938      	ldr	r0, [r7, #16]
 8019bc2:	f7ff ff5b 	bl	8019a7c <ip4_input_accept>
 8019bc6:	4603      	mov	r3, r0
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	d108      	bne.n	8019bde <ip4_input+0x10e>
 8019bcc:	e000      	b.n	8019bd0 <ip4_input+0x100>
            continue;
 8019bce:	bf00      	nop
        NETIF_FOREACH(netif) {
 8019bd0:	693b      	ldr	r3, [r7, #16]
 8019bd2:	681b      	ldr	r3, [r3, #0]
 8019bd4:	613b      	str	r3, [r7, #16]
 8019bd6:	693b      	ldr	r3, [r7, #16]
 8019bd8:	2b00      	cmp	r3, #0
 8019bda:	d1ed      	bne.n	8019bb8 <ip4_input+0xe8>
 8019bdc:	e000      	b.n	8019be0 <ip4_input+0x110>
            break;
 8019bde:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8019be0:	4b4b      	ldr	r3, [pc, #300]	; (8019d10 <ip4_input+0x240>)
 8019be2:	691b      	ldr	r3, [r3, #16]
 8019be4:	6839      	ldr	r1, [r7, #0]
 8019be6:	4618      	mov	r0, r3
 8019be8:	f000 f96e 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 8019bec:	4603      	mov	r3, r0
 8019bee:	2b00      	cmp	r3, #0
 8019bf0:	d105      	bne.n	8019bfe <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8019bf2:	4b47      	ldr	r3, [pc, #284]	; (8019d10 <ip4_input+0x240>)
 8019bf4:	691b      	ldr	r3, [r3, #16]
 8019bf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8019bfa:	2be0      	cmp	r3, #224	; 0xe0
 8019bfc:	d104      	bne.n	8019c08 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8019bfe:	6878      	ldr	r0, [r7, #4]
 8019c00:	f7f7 fd2c 	bl	801165c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8019c04:	2300      	movs	r3, #0
 8019c06:	e07e      	b.n	8019d06 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8019c08:	693b      	ldr	r3, [r7, #16]
 8019c0a:	2b00      	cmp	r3, #0
 8019c0c:	d104      	bne.n	8019c18 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8019c0e:	6878      	ldr	r0, [r7, #4]
 8019c10:	f7f7 fd24 	bl	801165c <pbuf_free>
    return ERR_OK;
 8019c14:	2300      	movs	r3, #0
 8019c16:	e076      	b.n	8019d06 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8019c18:	697b      	ldr	r3, [r7, #20]
 8019c1a:	88db      	ldrh	r3, [r3, #6]
 8019c1c:	b29b      	uxth	r3, r3
 8019c1e:	461a      	mov	r2, r3
 8019c20:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8019c24:	4013      	ands	r3, r2
 8019c26:	2b00      	cmp	r3, #0
 8019c28:	d00b      	beq.n	8019c42 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8019c2a:	6878      	ldr	r0, [r7, #4]
 8019c2c:	f000 fdd0 	bl	801a7d0 <ip4_reass>
 8019c30:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8019c32:	687b      	ldr	r3, [r7, #4]
 8019c34:	2b00      	cmp	r3, #0
 8019c36:	d101      	bne.n	8019c3c <ip4_input+0x16c>
      return ERR_OK;
 8019c38:	2300      	movs	r3, #0
 8019c3a:	e064      	b.n	8019d06 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8019c3c:	687b      	ldr	r3, [r7, #4]
 8019c3e:	685b      	ldr	r3, [r3, #4]
 8019c40:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8019c42:	4a33      	ldr	r2, [pc, #204]	; (8019d10 <ip4_input+0x240>)
 8019c44:	693b      	ldr	r3, [r7, #16]
 8019c46:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8019c48:	4a31      	ldr	r2, [pc, #196]	; (8019d10 <ip4_input+0x240>)
 8019c4a:	683b      	ldr	r3, [r7, #0]
 8019c4c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8019c4e:	4a30      	ldr	r2, [pc, #192]	; (8019d10 <ip4_input+0x240>)
 8019c50:	697b      	ldr	r3, [r7, #20]
 8019c52:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8019c54:	697b      	ldr	r3, [r7, #20]
 8019c56:	781b      	ldrb	r3, [r3, #0]
 8019c58:	f003 030f 	and.w	r3, r3, #15
 8019c5c:	b2db      	uxtb	r3, r3
 8019c5e:	009b      	lsls	r3, r3, #2
 8019c60:	b2db      	uxtb	r3, r3
 8019c62:	b29a      	uxth	r2, r3
 8019c64:	4b2a      	ldr	r3, [pc, #168]	; (8019d10 <ip4_input+0x240>)
 8019c66:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8019c68:	89fb      	ldrh	r3, [r7, #14]
 8019c6a:	4619      	mov	r1, r3
 8019c6c:	6878      	ldr	r0, [r7, #4]
 8019c6e:	f7f7 fc3d 	bl	80114ec <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8019c72:	697b      	ldr	r3, [r7, #20]
 8019c74:	7a5b      	ldrb	r3, [r3, #9]
 8019c76:	2b11      	cmp	r3, #17
 8019c78:	d006      	beq.n	8019c88 <ip4_input+0x1b8>
 8019c7a:	2b11      	cmp	r3, #17
 8019c7c:	dc13      	bgt.n	8019ca6 <ip4_input+0x1d6>
 8019c7e:	2b01      	cmp	r3, #1
 8019c80:	d00c      	beq.n	8019c9c <ip4_input+0x1cc>
 8019c82:	2b06      	cmp	r3, #6
 8019c84:	d005      	beq.n	8019c92 <ip4_input+0x1c2>
 8019c86:	e00e      	b.n	8019ca6 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8019c88:	6839      	ldr	r1, [r7, #0]
 8019c8a:	6878      	ldr	r0, [r7, #4]
 8019c8c:	f7fe f970 	bl	8017f70 <udp_input>
        break;
 8019c90:	e026      	b.n	8019ce0 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8019c92:	6839      	ldr	r1, [r7, #0]
 8019c94:	6878      	ldr	r0, [r7, #4]
 8019c96:	f7f9 fd2d 	bl	80136f4 <tcp_input>
        break;
 8019c9a:	e021      	b.n	8019ce0 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8019c9c:	6839      	ldr	r1, [r7, #0]
 8019c9e:	6878      	ldr	r0, [r7, #4]
 8019ca0:	f7ff fcee 	bl	8019680 <icmp_input>
        break;
 8019ca4:	e01c      	b.n	8019ce0 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8019ca6:	4b1a      	ldr	r3, [pc, #104]	; (8019d10 <ip4_input+0x240>)
 8019ca8:	695b      	ldr	r3, [r3, #20]
 8019caa:	6939      	ldr	r1, [r7, #16]
 8019cac:	4618      	mov	r0, r3
 8019cae:	f000 f90b 	bl	8019ec8 <ip4_addr_isbroadcast_u32>
 8019cb2:	4603      	mov	r3, r0
 8019cb4:	2b00      	cmp	r3, #0
 8019cb6:	d10f      	bne.n	8019cd8 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019cb8:	4b15      	ldr	r3, [pc, #84]	; (8019d10 <ip4_input+0x240>)
 8019cba:	695b      	ldr	r3, [r3, #20]
 8019cbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8019cc0:	2be0      	cmp	r3, #224	; 0xe0
 8019cc2:	d009      	beq.n	8019cd8 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8019cc4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8019cc8:	4619      	mov	r1, r3
 8019cca:	6878      	ldr	r0, [r7, #4]
 8019ccc:	f7f7 fc81 	bl	80115d2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8019cd0:	2102      	movs	r1, #2
 8019cd2:	6878      	ldr	r0, [r7, #4]
 8019cd4:	f7ff fdd8 	bl	8019888 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8019cd8:	6878      	ldr	r0, [r7, #4]
 8019cda:	f7f7 fcbf 	bl	801165c <pbuf_free>
        break;
 8019cde:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8019ce0:	4b0b      	ldr	r3, [pc, #44]	; (8019d10 <ip4_input+0x240>)
 8019ce2:	2200      	movs	r2, #0
 8019ce4:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8019ce6:	4b0a      	ldr	r3, [pc, #40]	; (8019d10 <ip4_input+0x240>)
 8019ce8:	2200      	movs	r2, #0
 8019cea:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8019cec:	4b08      	ldr	r3, [pc, #32]	; (8019d10 <ip4_input+0x240>)
 8019cee:	2200      	movs	r2, #0
 8019cf0:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8019cf2:	4b07      	ldr	r3, [pc, #28]	; (8019d10 <ip4_input+0x240>)
 8019cf4:	2200      	movs	r2, #0
 8019cf6:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8019cf8:	4b05      	ldr	r3, [pc, #20]	; (8019d10 <ip4_input+0x240>)
 8019cfa:	2200      	movs	r2, #0
 8019cfc:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8019cfe:	4b04      	ldr	r3, [pc, #16]	; (8019d10 <ip4_input+0x240>)
 8019d00:	2200      	movs	r2, #0
 8019d02:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8019d04:	2300      	movs	r3, #0
}
 8019d06:	4618      	mov	r0, r3
 8019d08:	3718      	adds	r7, #24
 8019d0a:	46bd      	mov	sp, r7
 8019d0c:	bd80      	pop	{r7, pc}
 8019d0e:	bf00      	nop
 8019d10:	2000a0a8 	.word	0x2000a0a8
 8019d14:	2000d7ac 	.word	0x2000d7ac

08019d18 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8019d18:	b580      	push	{r7, lr}
 8019d1a:	b08a      	sub	sp, #40	; 0x28
 8019d1c:	af04      	add	r7, sp, #16
 8019d1e:	60f8      	str	r0, [r7, #12]
 8019d20:	60b9      	str	r1, [r7, #8]
 8019d22:	607a      	str	r2, [r7, #4]
 8019d24:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8019d26:	68bb      	ldr	r3, [r7, #8]
 8019d28:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8019d2a:	687b      	ldr	r3, [r7, #4]
 8019d2c:	2b00      	cmp	r3, #0
 8019d2e:	d009      	beq.n	8019d44 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8019d30:	68bb      	ldr	r3, [r7, #8]
 8019d32:	2b00      	cmp	r3, #0
 8019d34:	d003      	beq.n	8019d3e <ip4_output_if+0x26>
 8019d36:	68bb      	ldr	r3, [r7, #8]
 8019d38:	681b      	ldr	r3, [r3, #0]
 8019d3a:	2b00      	cmp	r3, #0
 8019d3c:	d102      	bne.n	8019d44 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8019d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d40:	3304      	adds	r3, #4
 8019d42:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8019d44:	78fa      	ldrb	r2, [r7, #3]
 8019d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d48:	9302      	str	r3, [sp, #8]
 8019d4a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019d4e:	9301      	str	r3, [sp, #4]
 8019d50:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019d54:	9300      	str	r3, [sp, #0]
 8019d56:	4613      	mov	r3, r2
 8019d58:	687a      	ldr	r2, [r7, #4]
 8019d5a:	6979      	ldr	r1, [r7, #20]
 8019d5c:	68f8      	ldr	r0, [r7, #12]
 8019d5e:	f000 f805 	bl	8019d6c <ip4_output_if_src>
 8019d62:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8019d64:	4618      	mov	r0, r3
 8019d66:	3718      	adds	r7, #24
 8019d68:	46bd      	mov	sp, r7
 8019d6a:	bd80      	pop	{r7, pc}

08019d6c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8019d6c:	b580      	push	{r7, lr}
 8019d6e:	b088      	sub	sp, #32
 8019d70:	af00      	add	r7, sp, #0
 8019d72:	60f8      	str	r0, [r7, #12]
 8019d74:	60b9      	str	r1, [r7, #8]
 8019d76:	607a      	str	r2, [r7, #4]
 8019d78:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8019d7a:	68fb      	ldr	r3, [r7, #12]
 8019d7c:	7b9b      	ldrb	r3, [r3, #14]
 8019d7e:	2b01      	cmp	r3, #1
 8019d80:	d006      	beq.n	8019d90 <ip4_output_if_src+0x24>
 8019d82:	4b4b      	ldr	r3, [pc, #300]	; (8019eb0 <ip4_output_if_src+0x144>)
 8019d84:	f44f 7255 	mov.w	r2, #852	; 0x354
 8019d88:	494a      	ldr	r1, [pc, #296]	; (8019eb4 <ip4_output_if_src+0x148>)
 8019d8a:	484b      	ldr	r0, [pc, #300]	; (8019eb8 <ip4_output_if_src+0x14c>)
 8019d8c:	f001 ff96 	bl	801bcbc <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8019d90:	687b      	ldr	r3, [r7, #4]
 8019d92:	2b00      	cmp	r3, #0
 8019d94:	d060      	beq.n	8019e58 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8019d96:	2314      	movs	r3, #20
 8019d98:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8019d9a:	2114      	movs	r1, #20
 8019d9c:	68f8      	ldr	r0, [r7, #12]
 8019d9e:	f7f7 fb95 	bl	80114cc <pbuf_add_header>
 8019da2:	4603      	mov	r3, r0
 8019da4:	2b00      	cmp	r3, #0
 8019da6:	d002      	beq.n	8019dae <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8019da8:	f06f 0301 	mvn.w	r3, #1
 8019dac:	e07c      	b.n	8019ea8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8019dae:	68fb      	ldr	r3, [r7, #12]
 8019db0:	685b      	ldr	r3, [r3, #4]
 8019db2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8019db4:	68fb      	ldr	r3, [r7, #12]
 8019db6:	895b      	ldrh	r3, [r3, #10]
 8019db8:	2b13      	cmp	r3, #19
 8019dba:	d806      	bhi.n	8019dca <ip4_output_if_src+0x5e>
 8019dbc:	4b3c      	ldr	r3, [pc, #240]	; (8019eb0 <ip4_output_if_src+0x144>)
 8019dbe:	f44f 7262 	mov.w	r2, #904	; 0x388
 8019dc2:	493e      	ldr	r1, [pc, #248]	; (8019ebc <ip4_output_if_src+0x150>)
 8019dc4:	483c      	ldr	r0, [pc, #240]	; (8019eb8 <ip4_output_if_src+0x14c>)
 8019dc6:	f001 ff79 	bl	801bcbc <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8019dca:	69fb      	ldr	r3, [r7, #28]
 8019dcc:	78fa      	ldrb	r2, [r7, #3]
 8019dce:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8019dd0:	69fb      	ldr	r3, [r7, #28]
 8019dd2:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8019dd6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8019dd8:	687b      	ldr	r3, [r7, #4]
 8019dda:	681a      	ldr	r2, [r3, #0]
 8019ddc:	69fb      	ldr	r3, [r7, #28]
 8019dde:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8019de0:	8b7b      	ldrh	r3, [r7, #26]
 8019de2:	089b      	lsrs	r3, r3, #2
 8019de4:	b29b      	uxth	r3, r3
 8019de6:	b2db      	uxtb	r3, r3
 8019de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019dec:	b2da      	uxtb	r2, r3
 8019dee:	69fb      	ldr	r3, [r7, #28]
 8019df0:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8019df2:	69fb      	ldr	r3, [r7, #28]
 8019df4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8019df8:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8019dfa:	68fb      	ldr	r3, [r7, #12]
 8019dfc:	891b      	ldrh	r3, [r3, #8]
 8019dfe:	4618      	mov	r0, r3
 8019e00:	f7f6 f84e 	bl	800fea0 <lwip_htons>
 8019e04:	4603      	mov	r3, r0
 8019e06:	461a      	mov	r2, r3
 8019e08:	69fb      	ldr	r3, [r7, #28]
 8019e0a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8019e0c:	69fb      	ldr	r3, [r7, #28]
 8019e0e:	2200      	movs	r2, #0
 8019e10:	719a      	strb	r2, [r3, #6]
 8019e12:	2200      	movs	r2, #0
 8019e14:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8019e16:	4b2a      	ldr	r3, [pc, #168]	; (8019ec0 <ip4_output_if_src+0x154>)
 8019e18:	881b      	ldrh	r3, [r3, #0]
 8019e1a:	4618      	mov	r0, r3
 8019e1c:	f7f6 f840 	bl	800fea0 <lwip_htons>
 8019e20:	4603      	mov	r3, r0
 8019e22:	461a      	mov	r2, r3
 8019e24:	69fb      	ldr	r3, [r7, #28]
 8019e26:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8019e28:	4b25      	ldr	r3, [pc, #148]	; (8019ec0 <ip4_output_if_src+0x154>)
 8019e2a:	881b      	ldrh	r3, [r3, #0]
 8019e2c:	3301      	adds	r3, #1
 8019e2e:	b29a      	uxth	r2, r3
 8019e30:	4b23      	ldr	r3, [pc, #140]	; (8019ec0 <ip4_output_if_src+0x154>)
 8019e32:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8019e34:	68bb      	ldr	r3, [r7, #8]
 8019e36:	2b00      	cmp	r3, #0
 8019e38:	d104      	bne.n	8019e44 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8019e3a:	4b22      	ldr	r3, [pc, #136]	; (8019ec4 <ip4_output_if_src+0x158>)
 8019e3c:	681a      	ldr	r2, [r3, #0]
 8019e3e:	69fb      	ldr	r3, [r7, #28]
 8019e40:	60da      	str	r2, [r3, #12]
 8019e42:	e003      	b.n	8019e4c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8019e44:	68bb      	ldr	r3, [r7, #8]
 8019e46:	681a      	ldr	r2, [r3, #0]
 8019e48:	69fb      	ldr	r3, [r7, #28]
 8019e4a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8019e4c:	69fb      	ldr	r3, [r7, #28]
 8019e4e:	2200      	movs	r2, #0
 8019e50:	729a      	strb	r2, [r3, #10]
 8019e52:	2200      	movs	r2, #0
 8019e54:	72da      	strb	r2, [r3, #11]
 8019e56:	e00f      	b.n	8019e78 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8019e58:	68fb      	ldr	r3, [r7, #12]
 8019e5a:	895b      	ldrh	r3, [r3, #10]
 8019e5c:	2b13      	cmp	r3, #19
 8019e5e:	d802      	bhi.n	8019e66 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8019e60:	f06f 0301 	mvn.w	r3, #1
 8019e64:	e020      	b.n	8019ea8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8019e66:	68fb      	ldr	r3, [r7, #12]
 8019e68:	685b      	ldr	r3, [r3, #4]
 8019e6a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8019e6c:	69fb      	ldr	r3, [r7, #28]
 8019e6e:	691b      	ldr	r3, [r3, #16]
 8019e70:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8019e72:	f107 0314 	add.w	r3, r7, #20
 8019e76:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8019e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019e7a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019e7c:	2b00      	cmp	r3, #0
 8019e7e:	d00c      	beq.n	8019e9a <ip4_output_if_src+0x12e>
 8019e80:	68fb      	ldr	r3, [r7, #12]
 8019e82:	891a      	ldrh	r2, [r3, #8]
 8019e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019e86:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019e88:	429a      	cmp	r2, r3
 8019e8a:	d906      	bls.n	8019e9a <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8019e8c:	687a      	ldr	r2, [r7, #4]
 8019e8e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8019e90:	68f8      	ldr	r0, [r7, #12]
 8019e92:	f000 fe8b 	bl	801abac <ip4_frag>
 8019e96:	4603      	mov	r3, r0
 8019e98:	e006      	b.n	8019ea8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8019e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019e9c:	695b      	ldr	r3, [r3, #20]
 8019e9e:	687a      	ldr	r2, [r7, #4]
 8019ea0:	68f9      	ldr	r1, [r7, #12]
 8019ea2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019ea4:	4798      	blx	r3
 8019ea6:	4603      	mov	r3, r0
}
 8019ea8:	4618      	mov	r0, r3
 8019eaa:	3720      	adds	r7, #32
 8019eac:	46bd      	mov	sp, r7
 8019eae:	bd80      	pop	{r7, pc}
 8019eb0:	080217e8 	.word	0x080217e8
 8019eb4:	0802181c 	.word	0x0802181c
 8019eb8:	08021828 	.word	0x08021828
 8019ebc:	08021850 	.word	0x08021850
 8019ec0:	20004926 	.word	0x20004926
 8019ec4:	08021d24 	.word	0x08021d24

08019ec8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8019ec8:	b480      	push	{r7}
 8019eca:	b085      	sub	sp, #20
 8019ecc:	af00      	add	r7, sp, #0
 8019ece:	6078      	str	r0, [r7, #4]
 8019ed0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8019ed2:	687b      	ldr	r3, [r7, #4]
 8019ed4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8019ed6:	687b      	ldr	r3, [r7, #4]
 8019ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019edc:	d002      	beq.n	8019ee4 <ip4_addr_isbroadcast_u32+0x1c>
 8019ede:	687b      	ldr	r3, [r7, #4]
 8019ee0:	2b00      	cmp	r3, #0
 8019ee2:	d101      	bne.n	8019ee8 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8019ee4:	2301      	movs	r3, #1
 8019ee6:	e02a      	b.n	8019f3e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8019ee8:	683b      	ldr	r3, [r7, #0]
 8019eea:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019eee:	f003 0302 	and.w	r3, r3, #2
 8019ef2:	2b00      	cmp	r3, #0
 8019ef4:	d101      	bne.n	8019efa <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8019ef6:	2300      	movs	r3, #0
 8019ef8:	e021      	b.n	8019f3e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8019efa:	683b      	ldr	r3, [r7, #0]
 8019efc:	3304      	adds	r3, #4
 8019efe:	681b      	ldr	r3, [r3, #0]
 8019f00:	687a      	ldr	r2, [r7, #4]
 8019f02:	429a      	cmp	r2, r3
 8019f04:	d101      	bne.n	8019f0a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8019f06:	2300      	movs	r3, #0
 8019f08:	e019      	b.n	8019f3e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8019f0a:	68fa      	ldr	r2, [r7, #12]
 8019f0c:	683b      	ldr	r3, [r7, #0]
 8019f0e:	3304      	adds	r3, #4
 8019f10:	681b      	ldr	r3, [r3, #0]
 8019f12:	405a      	eors	r2, r3
 8019f14:	683b      	ldr	r3, [r7, #0]
 8019f16:	3308      	adds	r3, #8
 8019f18:	681b      	ldr	r3, [r3, #0]
 8019f1a:	4013      	ands	r3, r2
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d10d      	bne.n	8019f3c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8019f20:	683b      	ldr	r3, [r7, #0]
 8019f22:	3308      	adds	r3, #8
 8019f24:	681b      	ldr	r3, [r3, #0]
 8019f26:	43da      	mvns	r2, r3
 8019f28:	687b      	ldr	r3, [r7, #4]
 8019f2a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8019f2c:	683b      	ldr	r3, [r7, #0]
 8019f2e:	3308      	adds	r3, #8
 8019f30:	681b      	ldr	r3, [r3, #0]
 8019f32:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8019f34:	429a      	cmp	r2, r3
 8019f36:	d101      	bne.n	8019f3c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8019f38:	2301      	movs	r3, #1
 8019f3a:	e000      	b.n	8019f3e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8019f3c:	2300      	movs	r3, #0
  }
}
 8019f3e:	4618      	mov	r0, r3
 8019f40:	3714      	adds	r7, #20
 8019f42:	46bd      	mov	sp, r7
 8019f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f48:	4770      	bx	lr

08019f4a <ipaddr_addr>:
 * @param cp IP address in ascii representation (e.g. "127.0.0.1")
 * @return ip address in network order
 */
u32_t
ipaddr_addr(const char *cp)
{
 8019f4a:	b580      	push	{r7, lr}
 8019f4c:	b084      	sub	sp, #16
 8019f4e:	af00      	add	r7, sp, #0
 8019f50:	6078      	str	r0, [r7, #4]
  ip4_addr_t val;

  if (ip4addr_aton(cp, &val)) {
 8019f52:	f107 030c 	add.w	r3, r7, #12
 8019f56:	4619      	mov	r1, r3
 8019f58:	6878      	ldr	r0, [r7, #4]
 8019f5a:	f000 f80b 	bl	8019f74 <ip4addr_aton>
 8019f5e:	4603      	mov	r3, r0
 8019f60:	2b00      	cmp	r3, #0
 8019f62:	d001      	beq.n	8019f68 <ipaddr_addr+0x1e>
    return ip4_addr_get_u32(&val);
 8019f64:	68fb      	ldr	r3, [r7, #12]
 8019f66:	e001      	b.n	8019f6c <ipaddr_addr+0x22>
  }
  return (IPADDR_NONE);
 8019f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019f6c:	4618      	mov	r0, r3
 8019f6e:	3710      	adds	r7, #16
 8019f70:	46bd      	mov	sp, r7
 8019f72:	bd80      	pop	{r7, pc}

08019f74 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 8019f74:	b580      	push	{r7, lr}
 8019f76:	b08a      	sub	sp, #40	; 0x28
 8019f78:	af00      	add	r7, sp, #0
 8019f7a:	6078      	str	r0, [r7, #4]
 8019f7c:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 8019f7e:	f107 030c 	add.w	r3, r7, #12
 8019f82:	61fb      	str	r3, [r7, #28]

  c = *cp;
 8019f84:	687b      	ldr	r3, [r7, #4]
 8019f86:	781b      	ldrb	r3, [r3, #0]
 8019f88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 8019f8c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019f90:	3301      	adds	r3, #1
 8019f92:	4a89      	ldr	r2, [pc, #548]	; (801a1b8 <ip4addr_aton+0x244>)
 8019f94:	4413      	add	r3, r2
 8019f96:	781b      	ldrb	r3, [r3, #0]
 8019f98:	f003 0304 	and.w	r3, r3, #4
 8019f9c:	2b00      	cmp	r3, #0
 8019f9e:	d101      	bne.n	8019fa4 <ip4addr_aton+0x30>
      return 0;
 8019fa0:	2300      	movs	r3, #0
 8019fa2:	e105      	b.n	801a1b0 <ip4addr_aton+0x23c>
    }
    val = 0;
 8019fa4:	2300      	movs	r3, #0
 8019fa6:	627b      	str	r3, [r7, #36]	; 0x24
    base = 10;
 8019fa8:	230a      	movs	r3, #10
 8019faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (c == '0') {
 8019fae:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019fb2:	2b30      	cmp	r3, #48	; 0x30
 8019fb4:	d11c      	bne.n	8019ff0 <ip4addr_aton+0x7c>
      c = *++cp;
 8019fb6:	687b      	ldr	r3, [r7, #4]
 8019fb8:	3301      	adds	r3, #1
 8019fba:	607b      	str	r3, [r7, #4]
 8019fbc:	687b      	ldr	r3, [r7, #4]
 8019fbe:	781b      	ldrb	r3, [r3, #0]
 8019fc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (c == 'x' || c == 'X') {
 8019fc4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019fc8:	2b78      	cmp	r3, #120	; 0x78
 8019fca:	d003      	beq.n	8019fd4 <ip4addr_aton+0x60>
 8019fcc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019fd0:	2b58      	cmp	r3, #88	; 0x58
 8019fd2:	d10a      	bne.n	8019fea <ip4addr_aton+0x76>
        base = 16;
 8019fd4:	2310      	movs	r3, #16
 8019fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        c = *++cp;
 8019fda:	687b      	ldr	r3, [r7, #4]
 8019fdc:	3301      	adds	r3, #1
 8019fde:	607b      	str	r3, [r7, #4]
 8019fe0:	687b      	ldr	r3, [r7, #4]
 8019fe2:	781b      	ldrb	r3, [r3, #0]
 8019fe4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8019fe8:	e002      	b.n	8019ff0 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 8019fea:	2308      	movs	r3, #8
 8019fec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 8019ff0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019ff4:	3301      	adds	r3, #1
 8019ff6:	4a70      	ldr	r2, [pc, #448]	; (801a1b8 <ip4addr_aton+0x244>)
 8019ff8:	4413      	add	r3, r2
 8019ffa:	781b      	ldrb	r3, [r3, #0]
 8019ffc:	f003 0304 	and.w	r3, r3, #4
 801a000:	2b00      	cmp	r3, #0
 801a002:	d011      	beq.n	801a028 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 801a004:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a008:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a00a:	fb02 f203 	mul.w	r2, r2, r3
 801a00e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a012:	4413      	add	r3, r2
 801a014:	3b30      	subs	r3, #48	; 0x30
 801a016:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801a018:	687b      	ldr	r3, [r7, #4]
 801a01a:	3301      	adds	r3, #1
 801a01c:	607b      	str	r3, [r7, #4]
 801a01e:	687b      	ldr	r3, [r7, #4]
 801a020:	781b      	ldrb	r3, [r3, #0]
 801a022:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801a026:	e7e3      	b.n	8019ff0 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801a028:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a02c:	2b10      	cmp	r3, #16
 801a02e:	d127      	bne.n	801a080 <ip4addr_aton+0x10c>
 801a030:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a034:	3301      	adds	r3, #1
 801a036:	4a60      	ldr	r2, [pc, #384]	; (801a1b8 <ip4addr_aton+0x244>)
 801a038:	4413      	add	r3, r2
 801a03a:	781b      	ldrb	r3, [r3, #0]
 801a03c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801a040:	2b00      	cmp	r3, #0
 801a042:	d01d      	beq.n	801a080 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801a044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a046:	011b      	lsls	r3, r3, #4
 801a048:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801a04c:	f102 010a 	add.w	r1, r2, #10
 801a050:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801a054:	3201      	adds	r2, #1
 801a056:	4858      	ldr	r0, [pc, #352]	; (801a1b8 <ip4addr_aton+0x244>)
 801a058:	4402      	add	r2, r0
 801a05a:	7812      	ldrb	r2, [r2, #0]
 801a05c:	f002 0203 	and.w	r2, r2, #3
 801a060:	2a02      	cmp	r2, #2
 801a062:	d101      	bne.n	801a068 <ip4addr_aton+0xf4>
 801a064:	2261      	movs	r2, #97	; 0x61
 801a066:	e000      	b.n	801a06a <ip4addr_aton+0xf6>
 801a068:	2241      	movs	r2, #65	; 0x41
 801a06a:	1a8a      	subs	r2, r1, r2
 801a06c:	4313      	orrs	r3, r2
 801a06e:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801a070:	687b      	ldr	r3, [r7, #4]
 801a072:	3301      	adds	r3, #1
 801a074:	607b      	str	r3, [r7, #4]
 801a076:	687b      	ldr	r3, [r7, #4]
 801a078:	781b      	ldrb	r3, [r3, #0]
 801a07a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (lwip_isdigit(c)) {
 801a07e:	e7b7      	b.n	8019ff0 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 801a080:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a084:	2b2e      	cmp	r3, #46	; 0x2e
 801a086:	d114      	bne.n	801a0b2 <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801a088:	f107 030c 	add.w	r3, r7, #12
 801a08c:	330c      	adds	r3, #12
 801a08e:	69fa      	ldr	r2, [r7, #28]
 801a090:	429a      	cmp	r2, r3
 801a092:	d301      	bcc.n	801a098 <ip4addr_aton+0x124>
        return 0;
 801a094:	2300      	movs	r3, #0
 801a096:	e08b      	b.n	801a1b0 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 801a098:	69fb      	ldr	r3, [r7, #28]
 801a09a:	1d1a      	adds	r2, r3, #4
 801a09c:	61fa      	str	r2, [r7, #28]
 801a09e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a0a0:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801a0a2:	687b      	ldr	r3, [r7, #4]
 801a0a4:	3301      	adds	r3, #1
 801a0a6:	607b      	str	r3, [r7, #4]
 801a0a8:	687b      	ldr	r3, [r7, #4]
 801a0aa:	781b      	ldrb	r3, [r3, #0]
 801a0ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    if (!lwip_isdigit(c)) {
 801a0b0:	e76c      	b.n	8019f8c <ip4addr_aton+0x18>
    } else {
      break;
 801a0b2:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 801a0b4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a0b8:	2b00      	cmp	r3, #0
 801a0ba:	d00b      	beq.n	801a0d4 <ip4addr_aton+0x160>
 801a0bc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801a0c0:	3301      	adds	r3, #1
 801a0c2:	4a3d      	ldr	r2, [pc, #244]	; (801a1b8 <ip4addr_aton+0x244>)
 801a0c4:	4413      	add	r3, r2
 801a0c6:	781b      	ldrb	r3, [r3, #0]
 801a0c8:	f003 0308 	and.w	r3, r3, #8
 801a0cc:	2b00      	cmp	r3, #0
 801a0ce:	d101      	bne.n	801a0d4 <ip4addr_aton+0x160>
    return 0;
 801a0d0:	2300      	movs	r3, #0
 801a0d2:	e06d      	b.n	801a1b0 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801a0d4:	f107 030c 	add.w	r3, r7, #12
 801a0d8:	69fa      	ldr	r2, [r7, #28]
 801a0da:	1ad3      	subs	r3, r2, r3
 801a0dc:	109b      	asrs	r3, r3, #2
 801a0de:	3301      	adds	r3, #1
 801a0e0:	2b04      	cmp	r3, #4
 801a0e2:	d853      	bhi.n	801a18c <ip4addr_aton+0x218>
 801a0e4:	a201      	add	r2, pc, #4	; (adr r2, 801a0ec <ip4addr_aton+0x178>)
 801a0e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a0ea:	bf00      	nop
 801a0ec:	0801a101 	.word	0x0801a101
 801a0f0:	0801a19b 	.word	0x0801a19b
 801a0f4:	0801a105 	.word	0x0801a105
 801a0f8:	0801a127 	.word	0x0801a127
 801a0fc:	0801a155 	.word	0x0801a155

    case 0:
      return 0;       /* initial nondigit */
 801a100:	2300      	movs	r3, #0
 801a102:	e055      	b.n	801a1b0 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 801a104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a106:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 801a10a:	d301      	bcc.n	801a110 <ip4addr_aton+0x19c>
        return 0;
 801a10c:	2300      	movs	r3, #0
 801a10e:	e04f      	b.n	801a1b0 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 801a110:	68fb      	ldr	r3, [r7, #12]
 801a112:	2bff      	cmp	r3, #255	; 0xff
 801a114:	d901      	bls.n	801a11a <ip4addr_aton+0x1a6>
        return 0;
 801a116:	2300      	movs	r3, #0
 801a118:	e04a      	b.n	801a1b0 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801a11a:	68fb      	ldr	r3, [r7, #12]
 801a11c:	061b      	lsls	r3, r3, #24
 801a11e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a120:	4313      	orrs	r3, r2
 801a122:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801a124:	e03a      	b.n	801a19c <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801a126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a128:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a12c:	d301      	bcc.n	801a132 <ip4addr_aton+0x1be>
        return 0;
 801a12e:	2300      	movs	r3, #0
 801a130:	e03e      	b.n	801a1b0 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801a132:	68fb      	ldr	r3, [r7, #12]
 801a134:	2bff      	cmp	r3, #255	; 0xff
 801a136:	d802      	bhi.n	801a13e <ip4addr_aton+0x1ca>
 801a138:	693b      	ldr	r3, [r7, #16]
 801a13a:	2bff      	cmp	r3, #255	; 0xff
 801a13c:	d901      	bls.n	801a142 <ip4addr_aton+0x1ce>
        return 0;
 801a13e:	2300      	movs	r3, #0
 801a140:	e036      	b.n	801a1b0 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 801a142:	68fb      	ldr	r3, [r7, #12]
 801a144:	061a      	lsls	r2, r3, #24
 801a146:	693b      	ldr	r3, [r7, #16]
 801a148:	041b      	lsls	r3, r3, #16
 801a14a:	4313      	orrs	r3, r2
 801a14c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a14e:	4313      	orrs	r3, r2
 801a150:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801a152:	e023      	b.n	801a19c <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 801a154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a156:	2bff      	cmp	r3, #255	; 0xff
 801a158:	d901      	bls.n	801a15e <ip4addr_aton+0x1ea>
        return 0;
 801a15a:	2300      	movs	r3, #0
 801a15c:	e028      	b.n	801a1b0 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801a15e:	68fb      	ldr	r3, [r7, #12]
 801a160:	2bff      	cmp	r3, #255	; 0xff
 801a162:	d805      	bhi.n	801a170 <ip4addr_aton+0x1fc>
 801a164:	693b      	ldr	r3, [r7, #16]
 801a166:	2bff      	cmp	r3, #255	; 0xff
 801a168:	d802      	bhi.n	801a170 <ip4addr_aton+0x1fc>
 801a16a:	697b      	ldr	r3, [r7, #20]
 801a16c:	2bff      	cmp	r3, #255	; 0xff
 801a16e:	d901      	bls.n	801a174 <ip4addr_aton+0x200>
        return 0;
 801a170:	2300      	movs	r3, #0
 801a172:	e01d      	b.n	801a1b0 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801a174:	68fb      	ldr	r3, [r7, #12]
 801a176:	061a      	lsls	r2, r3, #24
 801a178:	693b      	ldr	r3, [r7, #16]
 801a17a:	041b      	lsls	r3, r3, #16
 801a17c:	431a      	orrs	r2, r3
 801a17e:	697b      	ldr	r3, [r7, #20]
 801a180:	021b      	lsls	r3, r3, #8
 801a182:	4313      	orrs	r3, r2
 801a184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a186:	4313      	orrs	r3, r2
 801a188:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801a18a:	e007      	b.n	801a19c <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 801a18c:	4b0b      	ldr	r3, [pc, #44]	; (801a1bc <ip4addr_aton+0x248>)
 801a18e:	22f9      	movs	r2, #249	; 0xf9
 801a190:	490b      	ldr	r1, [pc, #44]	; (801a1c0 <ip4addr_aton+0x24c>)
 801a192:	480c      	ldr	r0, [pc, #48]	; (801a1c4 <ip4addr_aton+0x250>)
 801a194:	f001 fd92 	bl	801bcbc <iprintf>
      break;
 801a198:	e000      	b.n	801a19c <ip4addr_aton+0x228>
      break;
 801a19a:	bf00      	nop
  }
  if (addr) {
 801a19c:	683b      	ldr	r3, [r7, #0]
 801a19e:	2b00      	cmp	r3, #0
 801a1a0:	d005      	beq.n	801a1ae <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801a1a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a1a4:	f7f5 fe91 	bl	800feca <lwip_htonl>
 801a1a8:	4602      	mov	r2, r0
 801a1aa:	683b      	ldr	r3, [r7, #0]
 801a1ac:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801a1ae:	2301      	movs	r3, #1
}
 801a1b0:	4618      	mov	r0, r3
 801a1b2:	3728      	adds	r7, #40	; 0x28
 801a1b4:	46bd      	mov	sp, r7
 801a1b6:	bd80      	pop	{r7, pc}
 801a1b8:	08021d40 	.word	0x08021d40
 801a1bc:	08021880 	.word	0x08021880
 801a1c0:	080218bc 	.word	0x080218bc
 801a1c4:	080218c8 	.word	0x080218c8

0801a1c8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801a1c8:	b580      	push	{r7, lr}
 801a1ca:	b084      	sub	sp, #16
 801a1cc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801a1ce:	2300      	movs	r3, #0
 801a1d0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801a1d2:	4b12      	ldr	r3, [pc, #72]	; (801a21c <ip_reass_tmr+0x54>)
 801a1d4:	681b      	ldr	r3, [r3, #0]
 801a1d6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801a1d8:	e018      	b.n	801a20c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801a1da:	68fb      	ldr	r3, [r7, #12]
 801a1dc:	7fdb      	ldrb	r3, [r3, #31]
 801a1de:	2b00      	cmp	r3, #0
 801a1e0:	d00b      	beq.n	801a1fa <ip_reass_tmr+0x32>
      r->timer--;
 801a1e2:	68fb      	ldr	r3, [r7, #12]
 801a1e4:	7fdb      	ldrb	r3, [r3, #31]
 801a1e6:	3b01      	subs	r3, #1
 801a1e8:	b2da      	uxtb	r2, r3
 801a1ea:	68fb      	ldr	r3, [r7, #12]
 801a1ec:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801a1ee:	68fb      	ldr	r3, [r7, #12]
 801a1f0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801a1f2:	68fb      	ldr	r3, [r7, #12]
 801a1f4:	681b      	ldr	r3, [r3, #0]
 801a1f6:	60fb      	str	r3, [r7, #12]
 801a1f8:	e008      	b.n	801a20c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801a1fa:	68fb      	ldr	r3, [r7, #12]
 801a1fc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801a1fe:	68fb      	ldr	r3, [r7, #12]
 801a200:	681b      	ldr	r3, [r3, #0]
 801a202:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801a204:	68b9      	ldr	r1, [r7, #8]
 801a206:	6878      	ldr	r0, [r7, #4]
 801a208:	f000 f80a 	bl	801a220 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801a20c:	68fb      	ldr	r3, [r7, #12]
 801a20e:	2b00      	cmp	r3, #0
 801a210:	d1e3      	bne.n	801a1da <ip_reass_tmr+0x12>
    }
  }
}
 801a212:	bf00      	nop
 801a214:	bf00      	nop
 801a216:	3710      	adds	r7, #16
 801a218:	46bd      	mov	sp, r7
 801a21a:	bd80      	pop	{r7, pc}
 801a21c:	20004928 	.word	0x20004928

0801a220 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a220:	b580      	push	{r7, lr}
 801a222:	b088      	sub	sp, #32
 801a224:	af00      	add	r7, sp, #0
 801a226:	6078      	str	r0, [r7, #4]
 801a228:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801a22a:	2300      	movs	r3, #0
 801a22c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801a22e:	683a      	ldr	r2, [r7, #0]
 801a230:	687b      	ldr	r3, [r7, #4]
 801a232:	429a      	cmp	r2, r3
 801a234:	d105      	bne.n	801a242 <ip_reass_free_complete_datagram+0x22>
 801a236:	4b45      	ldr	r3, [pc, #276]	; (801a34c <ip_reass_free_complete_datagram+0x12c>)
 801a238:	22ab      	movs	r2, #171	; 0xab
 801a23a:	4945      	ldr	r1, [pc, #276]	; (801a350 <ip_reass_free_complete_datagram+0x130>)
 801a23c:	4845      	ldr	r0, [pc, #276]	; (801a354 <ip_reass_free_complete_datagram+0x134>)
 801a23e:	f001 fd3d 	bl	801bcbc <iprintf>
  if (prev != NULL) {
 801a242:	683b      	ldr	r3, [r7, #0]
 801a244:	2b00      	cmp	r3, #0
 801a246:	d00a      	beq.n	801a25e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801a248:	683b      	ldr	r3, [r7, #0]
 801a24a:	681b      	ldr	r3, [r3, #0]
 801a24c:	687a      	ldr	r2, [r7, #4]
 801a24e:	429a      	cmp	r2, r3
 801a250:	d005      	beq.n	801a25e <ip_reass_free_complete_datagram+0x3e>
 801a252:	4b3e      	ldr	r3, [pc, #248]	; (801a34c <ip_reass_free_complete_datagram+0x12c>)
 801a254:	22ad      	movs	r2, #173	; 0xad
 801a256:	4940      	ldr	r1, [pc, #256]	; (801a358 <ip_reass_free_complete_datagram+0x138>)
 801a258:	483e      	ldr	r0, [pc, #248]	; (801a354 <ip_reass_free_complete_datagram+0x134>)
 801a25a:	f001 fd2f 	bl	801bcbc <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801a25e:	687b      	ldr	r3, [r7, #4]
 801a260:	685b      	ldr	r3, [r3, #4]
 801a262:	685b      	ldr	r3, [r3, #4]
 801a264:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801a266:	697b      	ldr	r3, [r7, #20]
 801a268:	889b      	ldrh	r3, [r3, #4]
 801a26a:	b29b      	uxth	r3, r3
 801a26c:	2b00      	cmp	r3, #0
 801a26e:	d12a      	bne.n	801a2c6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801a270:	687b      	ldr	r3, [r7, #4]
 801a272:	685b      	ldr	r3, [r3, #4]
 801a274:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801a276:	697b      	ldr	r3, [r7, #20]
 801a278:	681a      	ldr	r2, [r3, #0]
 801a27a:	687b      	ldr	r3, [r7, #4]
 801a27c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801a27e:	69bb      	ldr	r3, [r7, #24]
 801a280:	6858      	ldr	r0, [r3, #4]
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	3308      	adds	r3, #8
 801a286:	2214      	movs	r2, #20
 801a288:	4619      	mov	r1, r3
 801a28a:	f001 f8bf 	bl	801b40c <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801a28e:	2101      	movs	r1, #1
 801a290:	69b8      	ldr	r0, [r7, #24]
 801a292:	f7ff fb09 	bl	80198a8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801a296:	69b8      	ldr	r0, [r7, #24]
 801a298:	f7f7 fa6e 	bl	8011778 <pbuf_clen>
 801a29c:	4603      	mov	r3, r0
 801a29e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a2a0:	8bfa      	ldrh	r2, [r7, #30]
 801a2a2:	8a7b      	ldrh	r3, [r7, #18]
 801a2a4:	4413      	add	r3, r2
 801a2a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a2aa:	db05      	blt.n	801a2b8 <ip_reass_free_complete_datagram+0x98>
 801a2ac:	4b27      	ldr	r3, [pc, #156]	; (801a34c <ip_reass_free_complete_datagram+0x12c>)
 801a2ae:	22bc      	movs	r2, #188	; 0xbc
 801a2b0:	492a      	ldr	r1, [pc, #168]	; (801a35c <ip_reass_free_complete_datagram+0x13c>)
 801a2b2:	4828      	ldr	r0, [pc, #160]	; (801a354 <ip_reass_free_complete_datagram+0x134>)
 801a2b4:	f001 fd02 	bl	801bcbc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801a2b8:	8bfa      	ldrh	r2, [r7, #30]
 801a2ba:	8a7b      	ldrh	r3, [r7, #18]
 801a2bc:	4413      	add	r3, r2
 801a2be:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801a2c0:	69b8      	ldr	r0, [r7, #24]
 801a2c2:	f7f7 f9cb 	bl	801165c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801a2c6:	687b      	ldr	r3, [r7, #4]
 801a2c8:	685b      	ldr	r3, [r3, #4]
 801a2ca:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801a2cc:	e01f      	b.n	801a30e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801a2ce:	69bb      	ldr	r3, [r7, #24]
 801a2d0:	685b      	ldr	r3, [r3, #4]
 801a2d2:	617b      	str	r3, [r7, #20]
    pcur = p;
 801a2d4:	69bb      	ldr	r3, [r7, #24]
 801a2d6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801a2d8:	697b      	ldr	r3, [r7, #20]
 801a2da:	681b      	ldr	r3, [r3, #0]
 801a2dc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801a2de:	68f8      	ldr	r0, [r7, #12]
 801a2e0:	f7f7 fa4a 	bl	8011778 <pbuf_clen>
 801a2e4:	4603      	mov	r3, r0
 801a2e6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a2e8:	8bfa      	ldrh	r2, [r7, #30]
 801a2ea:	8a7b      	ldrh	r3, [r7, #18]
 801a2ec:	4413      	add	r3, r2
 801a2ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a2f2:	db05      	blt.n	801a300 <ip_reass_free_complete_datagram+0xe0>
 801a2f4:	4b15      	ldr	r3, [pc, #84]	; (801a34c <ip_reass_free_complete_datagram+0x12c>)
 801a2f6:	22cc      	movs	r2, #204	; 0xcc
 801a2f8:	4918      	ldr	r1, [pc, #96]	; (801a35c <ip_reass_free_complete_datagram+0x13c>)
 801a2fa:	4816      	ldr	r0, [pc, #88]	; (801a354 <ip_reass_free_complete_datagram+0x134>)
 801a2fc:	f001 fcde 	bl	801bcbc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801a300:	8bfa      	ldrh	r2, [r7, #30]
 801a302:	8a7b      	ldrh	r3, [r7, #18]
 801a304:	4413      	add	r3, r2
 801a306:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801a308:	68f8      	ldr	r0, [r7, #12]
 801a30a:	f7f7 f9a7 	bl	801165c <pbuf_free>
  while (p != NULL) {
 801a30e:	69bb      	ldr	r3, [r7, #24]
 801a310:	2b00      	cmp	r3, #0
 801a312:	d1dc      	bne.n	801a2ce <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801a314:	6839      	ldr	r1, [r7, #0]
 801a316:	6878      	ldr	r0, [r7, #4]
 801a318:	f000 f8c2 	bl	801a4a0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801a31c:	4b10      	ldr	r3, [pc, #64]	; (801a360 <ip_reass_free_complete_datagram+0x140>)
 801a31e:	881b      	ldrh	r3, [r3, #0]
 801a320:	8bfa      	ldrh	r2, [r7, #30]
 801a322:	429a      	cmp	r2, r3
 801a324:	d905      	bls.n	801a332 <ip_reass_free_complete_datagram+0x112>
 801a326:	4b09      	ldr	r3, [pc, #36]	; (801a34c <ip_reass_free_complete_datagram+0x12c>)
 801a328:	22d2      	movs	r2, #210	; 0xd2
 801a32a:	490e      	ldr	r1, [pc, #56]	; (801a364 <ip_reass_free_complete_datagram+0x144>)
 801a32c:	4809      	ldr	r0, [pc, #36]	; (801a354 <ip_reass_free_complete_datagram+0x134>)
 801a32e:	f001 fcc5 	bl	801bcbc <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801a332:	4b0b      	ldr	r3, [pc, #44]	; (801a360 <ip_reass_free_complete_datagram+0x140>)
 801a334:	881a      	ldrh	r2, [r3, #0]
 801a336:	8bfb      	ldrh	r3, [r7, #30]
 801a338:	1ad3      	subs	r3, r2, r3
 801a33a:	b29a      	uxth	r2, r3
 801a33c:	4b08      	ldr	r3, [pc, #32]	; (801a360 <ip_reass_free_complete_datagram+0x140>)
 801a33e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801a340:	8bfb      	ldrh	r3, [r7, #30]
}
 801a342:	4618      	mov	r0, r3
 801a344:	3720      	adds	r7, #32
 801a346:	46bd      	mov	sp, r7
 801a348:	bd80      	pop	{r7, pc}
 801a34a:	bf00      	nop
 801a34c:	080218f0 	.word	0x080218f0
 801a350:	0802192c 	.word	0x0802192c
 801a354:	08021938 	.word	0x08021938
 801a358:	08021960 	.word	0x08021960
 801a35c:	08021974 	.word	0x08021974
 801a360:	2000492c 	.word	0x2000492c
 801a364:	08021994 	.word	0x08021994

0801a368 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801a368:	b580      	push	{r7, lr}
 801a36a:	b08a      	sub	sp, #40	; 0x28
 801a36c:	af00      	add	r7, sp, #0
 801a36e:	6078      	str	r0, [r7, #4]
 801a370:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801a372:	2300      	movs	r3, #0
 801a374:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801a376:	2300      	movs	r3, #0
 801a378:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801a37a:	2300      	movs	r3, #0
 801a37c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801a37e:	2300      	movs	r3, #0
 801a380:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801a382:	2300      	movs	r3, #0
 801a384:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801a386:	4b28      	ldr	r3, [pc, #160]	; (801a428 <ip_reass_remove_oldest_datagram+0xc0>)
 801a388:	681b      	ldr	r3, [r3, #0]
 801a38a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a38c:	e030      	b.n	801a3f0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801a38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a390:	695a      	ldr	r2, [r3, #20]
 801a392:	687b      	ldr	r3, [r7, #4]
 801a394:	68db      	ldr	r3, [r3, #12]
 801a396:	429a      	cmp	r2, r3
 801a398:	d10c      	bne.n	801a3b4 <ip_reass_remove_oldest_datagram+0x4c>
 801a39a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a39c:	699a      	ldr	r2, [r3, #24]
 801a39e:	687b      	ldr	r3, [r7, #4]
 801a3a0:	691b      	ldr	r3, [r3, #16]
 801a3a2:	429a      	cmp	r2, r3
 801a3a4:	d106      	bne.n	801a3b4 <ip_reass_remove_oldest_datagram+0x4c>
 801a3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3a8:	899a      	ldrh	r2, [r3, #12]
 801a3aa:	687b      	ldr	r3, [r7, #4]
 801a3ac:	889b      	ldrh	r3, [r3, #4]
 801a3ae:	b29b      	uxth	r3, r3
 801a3b0:	429a      	cmp	r2, r3
 801a3b2:	d014      	beq.n	801a3de <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801a3b4:	693b      	ldr	r3, [r7, #16]
 801a3b6:	3301      	adds	r3, #1
 801a3b8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801a3ba:	6a3b      	ldr	r3, [r7, #32]
 801a3bc:	2b00      	cmp	r3, #0
 801a3be:	d104      	bne.n	801a3ca <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801a3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3c2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a3c4:	69fb      	ldr	r3, [r7, #28]
 801a3c6:	61bb      	str	r3, [r7, #24]
 801a3c8:	e009      	b.n	801a3de <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801a3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3cc:	7fda      	ldrb	r2, [r3, #31]
 801a3ce:	6a3b      	ldr	r3, [r7, #32]
 801a3d0:	7fdb      	ldrb	r3, [r3, #31]
 801a3d2:	429a      	cmp	r2, r3
 801a3d4:	d803      	bhi.n	801a3de <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801a3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3d8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a3da:	69fb      	ldr	r3, [r7, #28]
 801a3dc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801a3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3e0:	681b      	ldr	r3, [r3, #0]
 801a3e2:	2b00      	cmp	r3, #0
 801a3e4:	d001      	beq.n	801a3ea <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801a3e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3e8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801a3ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3ec:	681b      	ldr	r3, [r3, #0]
 801a3ee:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3f2:	2b00      	cmp	r3, #0
 801a3f4:	d1cb      	bne.n	801a38e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801a3f6:	6a3b      	ldr	r3, [r7, #32]
 801a3f8:	2b00      	cmp	r3, #0
 801a3fa:	d008      	beq.n	801a40e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801a3fc:	69b9      	ldr	r1, [r7, #24]
 801a3fe:	6a38      	ldr	r0, [r7, #32]
 801a400:	f7ff ff0e 	bl	801a220 <ip_reass_free_complete_datagram>
 801a404:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801a406:	697a      	ldr	r2, [r7, #20]
 801a408:	68fb      	ldr	r3, [r7, #12]
 801a40a:	4413      	add	r3, r2
 801a40c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801a40e:	697a      	ldr	r2, [r7, #20]
 801a410:	683b      	ldr	r3, [r7, #0]
 801a412:	429a      	cmp	r2, r3
 801a414:	da02      	bge.n	801a41c <ip_reass_remove_oldest_datagram+0xb4>
 801a416:	693b      	ldr	r3, [r7, #16]
 801a418:	2b01      	cmp	r3, #1
 801a41a:	dcac      	bgt.n	801a376 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801a41c:	697b      	ldr	r3, [r7, #20]
}
 801a41e:	4618      	mov	r0, r3
 801a420:	3728      	adds	r7, #40	; 0x28
 801a422:	46bd      	mov	sp, r7
 801a424:	bd80      	pop	{r7, pc}
 801a426:	bf00      	nop
 801a428:	20004928 	.word	0x20004928

0801a42c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801a42c:	b580      	push	{r7, lr}
 801a42e:	b084      	sub	sp, #16
 801a430:	af00      	add	r7, sp, #0
 801a432:	6078      	str	r0, [r7, #4]
 801a434:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a436:	2004      	movs	r0, #4
 801a438:	f7f6 f9e8 	bl	801080c <memp_malloc>
 801a43c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801a43e:	68fb      	ldr	r3, [r7, #12]
 801a440:	2b00      	cmp	r3, #0
 801a442:	d110      	bne.n	801a466 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801a444:	6839      	ldr	r1, [r7, #0]
 801a446:	6878      	ldr	r0, [r7, #4]
 801a448:	f7ff ff8e 	bl	801a368 <ip_reass_remove_oldest_datagram>
 801a44c:	4602      	mov	r2, r0
 801a44e:	683b      	ldr	r3, [r7, #0]
 801a450:	4293      	cmp	r3, r2
 801a452:	dc03      	bgt.n	801a45c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a454:	2004      	movs	r0, #4
 801a456:	f7f6 f9d9 	bl	801080c <memp_malloc>
 801a45a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801a45c:	68fb      	ldr	r3, [r7, #12]
 801a45e:	2b00      	cmp	r3, #0
 801a460:	d101      	bne.n	801a466 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801a462:	2300      	movs	r3, #0
 801a464:	e016      	b.n	801a494 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801a466:	2220      	movs	r2, #32
 801a468:	2100      	movs	r1, #0
 801a46a:	68f8      	ldr	r0, [r7, #12]
 801a46c:	f000 ffdc 	bl	801b428 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801a470:	68fb      	ldr	r3, [r7, #12]
 801a472:	220f      	movs	r2, #15
 801a474:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801a476:	4b09      	ldr	r3, [pc, #36]	; (801a49c <ip_reass_enqueue_new_datagram+0x70>)
 801a478:	681a      	ldr	r2, [r3, #0]
 801a47a:	68fb      	ldr	r3, [r7, #12]
 801a47c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801a47e:	4a07      	ldr	r2, [pc, #28]	; (801a49c <ip_reass_enqueue_new_datagram+0x70>)
 801a480:	68fb      	ldr	r3, [r7, #12]
 801a482:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801a484:	68fb      	ldr	r3, [r7, #12]
 801a486:	3308      	adds	r3, #8
 801a488:	2214      	movs	r2, #20
 801a48a:	6879      	ldr	r1, [r7, #4]
 801a48c:	4618      	mov	r0, r3
 801a48e:	f000 ffbd 	bl	801b40c <memcpy>
  return ipr;
 801a492:	68fb      	ldr	r3, [r7, #12]
}
 801a494:	4618      	mov	r0, r3
 801a496:	3710      	adds	r7, #16
 801a498:	46bd      	mov	sp, r7
 801a49a:	bd80      	pop	{r7, pc}
 801a49c:	20004928 	.word	0x20004928

0801a4a0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a4a0:	b580      	push	{r7, lr}
 801a4a2:	b082      	sub	sp, #8
 801a4a4:	af00      	add	r7, sp, #0
 801a4a6:	6078      	str	r0, [r7, #4]
 801a4a8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801a4aa:	4b10      	ldr	r3, [pc, #64]	; (801a4ec <ip_reass_dequeue_datagram+0x4c>)
 801a4ac:	681b      	ldr	r3, [r3, #0]
 801a4ae:	687a      	ldr	r2, [r7, #4]
 801a4b0:	429a      	cmp	r2, r3
 801a4b2:	d104      	bne.n	801a4be <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801a4b4:	687b      	ldr	r3, [r7, #4]
 801a4b6:	681b      	ldr	r3, [r3, #0]
 801a4b8:	4a0c      	ldr	r2, [pc, #48]	; (801a4ec <ip_reass_dequeue_datagram+0x4c>)
 801a4ba:	6013      	str	r3, [r2, #0]
 801a4bc:	e00d      	b.n	801a4da <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801a4be:	683b      	ldr	r3, [r7, #0]
 801a4c0:	2b00      	cmp	r3, #0
 801a4c2:	d106      	bne.n	801a4d2 <ip_reass_dequeue_datagram+0x32>
 801a4c4:	4b0a      	ldr	r3, [pc, #40]	; (801a4f0 <ip_reass_dequeue_datagram+0x50>)
 801a4c6:	f240 1245 	movw	r2, #325	; 0x145
 801a4ca:	490a      	ldr	r1, [pc, #40]	; (801a4f4 <ip_reass_dequeue_datagram+0x54>)
 801a4cc:	480a      	ldr	r0, [pc, #40]	; (801a4f8 <ip_reass_dequeue_datagram+0x58>)
 801a4ce:	f001 fbf5 	bl	801bcbc <iprintf>
    prev->next = ipr->next;
 801a4d2:	687b      	ldr	r3, [r7, #4]
 801a4d4:	681a      	ldr	r2, [r3, #0]
 801a4d6:	683b      	ldr	r3, [r7, #0]
 801a4d8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801a4da:	6879      	ldr	r1, [r7, #4]
 801a4dc:	2004      	movs	r0, #4
 801a4de:	f7f6 f9e7 	bl	80108b0 <memp_free>
}
 801a4e2:	bf00      	nop
 801a4e4:	3708      	adds	r7, #8
 801a4e6:	46bd      	mov	sp, r7
 801a4e8:	bd80      	pop	{r7, pc}
 801a4ea:	bf00      	nop
 801a4ec:	20004928 	.word	0x20004928
 801a4f0:	080218f0 	.word	0x080218f0
 801a4f4:	080219b8 	.word	0x080219b8
 801a4f8:	08021938 	.word	0x08021938

0801a4fc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801a4fc:	b580      	push	{r7, lr}
 801a4fe:	b08c      	sub	sp, #48	; 0x30
 801a500:	af00      	add	r7, sp, #0
 801a502:	60f8      	str	r0, [r7, #12]
 801a504:	60b9      	str	r1, [r7, #8]
 801a506:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801a508:	2300      	movs	r3, #0
 801a50a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801a50c:	2301      	movs	r3, #1
 801a50e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801a510:	68bb      	ldr	r3, [r7, #8]
 801a512:	685b      	ldr	r3, [r3, #4]
 801a514:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801a516:	69fb      	ldr	r3, [r7, #28]
 801a518:	885b      	ldrh	r3, [r3, #2]
 801a51a:	b29b      	uxth	r3, r3
 801a51c:	4618      	mov	r0, r3
 801a51e:	f7f5 fcbf 	bl	800fea0 <lwip_htons>
 801a522:	4603      	mov	r3, r0
 801a524:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801a526:	69fb      	ldr	r3, [r7, #28]
 801a528:	781b      	ldrb	r3, [r3, #0]
 801a52a:	f003 030f 	and.w	r3, r3, #15
 801a52e:	b2db      	uxtb	r3, r3
 801a530:	009b      	lsls	r3, r3, #2
 801a532:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801a534:	7e7b      	ldrb	r3, [r7, #25]
 801a536:	b29b      	uxth	r3, r3
 801a538:	8b7a      	ldrh	r2, [r7, #26]
 801a53a:	429a      	cmp	r2, r3
 801a53c:	d202      	bcs.n	801a544 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a53e:	f04f 33ff 	mov.w	r3, #4294967295
 801a542:	e135      	b.n	801a7b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801a544:	7e7b      	ldrb	r3, [r7, #25]
 801a546:	b29b      	uxth	r3, r3
 801a548:	8b7a      	ldrh	r2, [r7, #26]
 801a54a:	1ad3      	subs	r3, r2, r3
 801a54c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801a54e:	69fb      	ldr	r3, [r7, #28]
 801a550:	88db      	ldrh	r3, [r3, #6]
 801a552:	b29b      	uxth	r3, r3
 801a554:	4618      	mov	r0, r3
 801a556:	f7f5 fca3 	bl	800fea0 <lwip_htons>
 801a55a:	4603      	mov	r3, r0
 801a55c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a560:	b29b      	uxth	r3, r3
 801a562:	00db      	lsls	r3, r3, #3
 801a564:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801a566:	68bb      	ldr	r3, [r7, #8]
 801a568:	685b      	ldr	r3, [r3, #4]
 801a56a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801a56c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a56e:	2200      	movs	r2, #0
 801a570:	701a      	strb	r2, [r3, #0]
 801a572:	2200      	movs	r2, #0
 801a574:	705a      	strb	r2, [r3, #1]
 801a576:	2200      	movs	r2, #0
 801a578:	709a      	strb	r2, [r3, #2]
 801a57a:	2200      	movs	r2, #0
 801a57c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801a57e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a580:	8afa      	ldrh	r2, [r7, #22]
 801a582:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801a584:	8afa      	ldrh	r2, [r7, #22]
 801a586:	8b7b      	ldrh	r3, [r7, #26]
 801a588:	4413      	add	r3, r2
 801a58a:	b29a      	uxth	r2, r3
 801a58c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a58e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801a590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a592:	88db      	ldrh	r3, [r3, #6]
 801a594:	b29b      	uxth	r3, r3
 801a596:	8afa      	ldrh	r2, [r7, #22]
 801a598:	429a      	cmp	r2, r3
 801a59a:	d902      	bls.n	801a5a2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a59c:	f04f 33ff 	mov.w	r3, #4294967295
 801a5a0:	e106      	b.n	801a7b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801a5a2:	68fb      	ldr	r3, [r7, #12]
 801a5a4:	685b      	ldr	r3, [r3, #4]
 801a5a6:	627b      	str	r3, [r7, #36]	; 0x24
 801a5a8:	e068      	b.n	801a67c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801a5aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5ac:	685b      	ldr	r3, [r3, #4]
 801a5ae:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801a5b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a5b2:	889b      	ldrh	r3, [r3, #4]
 801a5b4:	b29a      	uxth	r2, r3
 801a5b6:	693b      	ldr	r3, [r7, #16]
 801a5b8:	889b      	ldrh	r3, [r3, #4]
 801a5ba:	b29b      	uxth	r3, r3
 801a5bc:	429a      	cmp	r2, r3
 801a5be:	d235      	bcs.n	801a62c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801a5c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a5c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a5c4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801a5c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a5c8:	2b00      	cmp	r3, #0
 801a5ca:	d020      	beq.n	801a60e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801a5cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a5ce:	889b      	ldrh	r3, [r3, #4]
 801a5d0:	b29a      	uxth	r2, r3
 801a5d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a5d4:	88db      	ldrh	r3, [r3, #6]
 801a5d6:	b29b      	uxth	r3, r3
 801a5d8:	429a      	cmp	r2, r3
 801a5da:	d307      	bcc.n	801a5ec <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801a5dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a5de:	88db      	ldrh	r3, [r3, #6]
 801a5e0:	b29a      	uxth	r2, r3
 801a5e2:	693b      	ldr	r3, [r7, #16]
 801a5e4:	889b      	ldrh	r3, [r3, #4]
 801a5e6:	b29b      	uxth	r3, r3
 801a5e8:	429a      	cmp	r2, r3
 801a5ea:	d902      	bls.n	801a5f2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a5ec:	f04f 33ff 	mov.w	r3, #4294967295
 801a5f0:	e0de      	b.n	801a7b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801a5f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a5f4:	68ba      	ldr	r2, [r7, #8]
 801a5f6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801a5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a5fa:	88db      	ldrh	r3, [r3, #6]
 801a5fc:	b29a      	uxth	r2, r3
 801a5fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a600:	889b      	ldrh	r3, [r3, #4]
 801a602:	b29b      	uxth	r3, r3
 801a604:	429a      	cmp	r2, r3
 801a606:	d03d      	beq.n	801a684 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a608:	2300      	movs	r3, #0
 801a60a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801a60c:	e03a      	b.n	801a684 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801a60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a610:	88db      	ldrh	r3, [r3, #6]
 801a612:	b29a      	uxth	r2, r3
 801a614:	693b      	ldr	r3, [r7, #16]
 801a616:	889b      	ldrh	r3, [r3, #4]
 801a618:	b29b      	uxth	r3, r3
 801a61a:	429a      	cmp	r2, r3
 801a61c:	d902      	bls.n	801a624 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a61e:	f04f 33ff 	mov.w	r3, #4294967295
 801a622:	e0c5      	b.n	801a7b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801a624:	68fb      	ldr	r3, [r7, #12]
 801a626:	68ba      	ldr	r2, [r7, #8]
 801a628:	605a      	str	r2, [r3, #4]
      break;
 801a62a:	e02b      	b.n	801a684 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801a62c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a62e:	889b      	ldrh	r3, [r3, #4]
 801a630:	b29a      	uxth	r2, r3
 801a632:	693b      	ldr	r3, [r7, #16]
 801a634:	889b      	ldrh	r3, [r3, #4]
 801a636:	b29b      	uxth	r3, r3
 801a638:	429a      	cmp	r2, r3
 801a63a:	d102      	bne.n	801a642 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a63c:	f04f 33ff 	mov.w	r3, #4294967295
 801a640:	e0b6      	b.n	801a7b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801a642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a644:	889b      	ldrh	r3, [r3, #4]
 801a646:	b29a      	uxth	r2, r3
 801a648:	693b      	ldr	r3, [r7, #16]
 801a64a:	88db      	ldrh	r3, [r3, #6]
 801a64c:	b29b      	uxth	r3, r3
 801a64e:	429a      	cmp	r2, r3
 801a650:	d202      	bcs.n	801a658 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a652:	f04f 33ff 	mov.w	r3, #4294967295
 801a656:	e0ab      	b.n	801a7b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801a658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a65a:	2b00      	cmp	r3, #0
 801a65c:	d009      	beq.n	801a672 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801a65e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a660:	88db      	ldrh	r3, [r3, #6]
 801a662:	b29a      	uxth	r2, r3
 801a664:	693b      	ldr	r3, [r7, #16]
 801a666:	889b      	ldrh	r3, [r3, #4]
 801a668:	b29b      	uxth	r3, r3
 801a66a:	429a      	cmp	r2, r3
 801a66c:	d001      	beq.n	801a672 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a66e:	2300      	movs	r3, #0
 801a670:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801a672:	693b      	ldr	r3, [r7, #16]
 801a674:	681b      	ldr	r3, [r3, #0]
 801a676:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801a678:	693b      	ldr	r3, [r7, #16]
 801a67a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801a67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a67e:	2b00      	cmp	r3, #0
 801a680:	d193      	bne.n	801a5aa <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801a682:	e000      	b.n	801a686 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801a684:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801a686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a688:	2b00      	cmp	r3, #0
 801a68a:	d12d      	bne.n	801a6e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801a68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a68e:	2b00      	cmp	r3, #0
 801a690:	d01c      	beq.n	801a6cc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801a692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a694:	88db      	ldrh	r3, [r3, #6]
 801a696:	b29a      	uxth	r2, r3
 801a698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a69a:	889b      	ldrh	r3, [r3, #4]
 801a69c:	b29b      	uxth	r3, r3
 801a69e:	429a      	cmp	r2, r3
 801a6a0:	d906      	bls.n	801a6b0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801a6a2:	4b45      	ldr	r3, [pc, #276]	; (801a7b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a6a4:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801a6a8:	4944      	ldr	r1, [pc, #272]	; (801a7bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801a6aa:	4845      	ldr	r0, [pc, #276]	; (801a7c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a6ac:	f001 fb06 	bl	801bcbc <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801a6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a6b2:	68ba      	ldr	r2, [r7, #8]
 801a6b4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801a6b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a6b8:	88db      	ldrh	r3, [r3, #6]
 801a6ba:	b29a      	uxth	r2, r3
 801a6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a6be:	889b      	ldrh	r3, [r3, #4]
 801a6c0:	b29b      	uxth	r3, r3
 801a6c2:	429a      	cmp	r2, r3
 801a6c4:	d010      	beq.n	801a6e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801a6c6:	2300      	movs	r3, #0
 801a6c8:	623b      	str	r3, [r7, #32]
 801a6ca:	e00d      	b.n	801a6e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801a6cc:	68fb      	ldr	r3, [r7, #12]
 801a6ce:	685b      	ldr	r3, [r3, #4]
 801a6d0:	2b00      	cmp	r3, #0
 801a6d2:	d006      	beq.n	801a6e2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801a6d4:	4b38      	ldr	r3, [pc, #224]	; (801a7b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a6d6:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801a6da:	493a      	ldr	r1, [pc, #232]	; (801a7c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801a6dc:	4838      	ldr	r0, [pc, #224]	; (801a7c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a6de:	f001 faed 	bl	801bcbc <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801a6e2:	68fb      	ldr	r3, [r7, #12]
 801a6e4:	68ba      	ldr	r2, [r7, #8]
 801a6e6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801a6e8:	687b      	ldr	r3, [r7, #4]
 801a6ea:	2b00      	cmp	r3, #0
 801a6ec:	d105      	bne.n	801a6fa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801a6ee:	68fb      	ldr	r3, [r7, #12]
 801a6f0:	7f9b      	ldrb	r3, [r3, #30]
 801a6f2:	f003 0301 	and.w	r3, r3, #1
 801a6f6:	2b00      	cmp	r3, #0
 801a6f8:	d059      	beq.n	801a7ae <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801a6fa:	6a3b      	ldr	r3, [r7, #32]
 801a6fc:	2b00      	cmp	r3, #0
 801a6fe:	d04f      	beq.n	801a7a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801a700:	68fb      	ldr	r3, [r7, #12]
 801a702:	685b      	ldr	r3, [r3, #4]
 801a704:	2b00      	cmp	r3, #0
 801a706:	d006      	beq.n	801a716 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801a708:	68fb      	ldr	r3, [r7, #12]
 801a70a:	685b      	ldr	r3, [r3, #4]
 801a70c:	685b      	ldr	r3, [r3, #4]
 801a70e:	889b      	ldrh	r3, [r3, #4]
 801a710:	b29b      	uxth	r3, r3
 801a712:	2b00      	cmp	r3, #0
 801a714:	d002      	beq.n	801a71c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801a716:	2300      	movs	r3, #0
 801a718:	623b      	str	r3, [r7, #32]
 801a71a:	e041      	b.n	801a7a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801a71c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a71e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801a720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a722:	681b      	ldr	r3, [r3, #0]
 801a724:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a726:	e012      	b.n	801a74e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801a728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a72a:	685b      	ldr	r3, [r3, #4]
 801a72c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801a72e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a730:	88db      	ldrh	r3, [r3, #6]
 801a732:	b29a      	uxth	r2, r3
 801a734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a736:	889b      	ldrh	r3, [r3, #4]
 801a738:	b29b      	uxth	r3, r3
 801a73a:	429a      	cmp	r2, r3
 801a73c:	d002      	beq.n	801a744 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801a73e:	2300      	movs	r3, #0
 801a740:	623b      	str	r3, [r7, #32]
            break;
 801a742:	e007      	b.n	801a754 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801a744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a746:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801a748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a74a:	681b      	ldr	r3, [r3, #0]
 801a74c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a74e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a750:	2b00      	cmp	r3, #0
 801a752:	d1e9      	bne.n	801a728 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801a754:	6a3b      	ldr	r3, [r7, #32]
 801a756:	2b00      	cmp	r3, #0
 801a758:	d022      	beq.n	801a7a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801a75a:	68fb      	ldr	r3, [r7, #12]
 801a75c:	685b      	ldr	r3, [r3, #4]
 801a75e:	2b00      	cmp	r3, #0
 801a760:	d106      	bne.n	801a770 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801a762:	4b15      	ldr	r3, [pc, #84]	; (801a7b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a764:	f240 12df 	movw	r2, #479	; 0x1df
 801a768:	4917      	ldr	r1, [pc, #92]	; (801a7c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a76a:	4815      	ldr	r0, [pc, #84]	; (801a7c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a76c:	f001 faa6 	bl	801bcbc <iprintf>
          LWIP_ASSERT("sanity check",
 801a770:	68fb      	ldr	r3, [r7, #12]
 801a772:	685b      	ldr	r3, [r3, #4]
 801a774:	685b      	ldr	r3, [r3, #4]
 801a776:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a778:	429a      	cmp	r2, r3
 801a77a:	d106      	bne.n	801a78a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801a77c:	4b0e      	ldr	r3, [pc, #56]	; (801a7b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a77e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801a782:	4911      	ldr	r1, [pc, #68]	; (801a7c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a784:	480e      	ldr	r0, [pc, #56]	; (801a7c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a786:	f001 fa99 	bl	801bcbc <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801a78a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a78c:	681b      	ldr	r3, [r3, #0]
 801a78e:	2b00      	cmp	r3, #0
 801a790:	d006      	beq.n	801a7a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801a792:	4b09      	ldr	r3, [pc, #36]	; (801a7b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a794:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801a798:	490c      	ldr	r1, [pc, #48]	; (801a7cc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801a79a:	4809      	ldr	r0, [pc, #36]	; (801a7c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a79c:	f001 fa8e 	bl	801bcbc <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801a7a0:	6a3b      	ldr	r3, [r7, #32]
 801a7a2:	2b00      	cmp	r3, #0
 801a7a4:	bf14      	ite	ne
 801a7a6:	2301      	movne	r3, #1
 801a7a8:	2300      	moveq	r3, #0
 801a7aa:	b2db      	uxtb	r3, r3
 801a7ac:	e000      	b.n	801a7b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801a7ae:	2300      	movs	r3, #0
}
 801a7b0:	4618      	mov	r0, r3
 801a7b2:	3730      	adds	r7, #48	; 0x30
 801a7b4:	46bd      	mov	sp, r7
 801a7b6:	bd80      	pop	{r7, pc}
 801a7b8:	080218f0 	.word	0x080218f0
 801a7bc:	080219d4 	.word	0x080219d4
 801a7c0:	08021938 	.word	0x08021938
 801a7c4:	080219f4 	.word	0x080219f4
 801a7c8:	08021a2c 	.word	0x08021a2c
 801a7cc:	08021a3c 	.word	0x08021a3c

0801a7d0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801a7d0:	b580      	push	{r7, lr}
 801a7d2:	b08e      	sub	sp, #56	; 0x38
 801a7d4:	af00      	add	r7, sp, #0
 801a7d6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801a7d8:	687b      	ldr	r3, [r7, #4]
 801a7da:	685b      	ldr	r3, [r3, #4]
 801a7dc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801a7de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a7e0:	781b      	ldrb	r3, [r3, #0]
 801a7e2:	f003 030f 	and.w	r3, r3, #15
 801a7e6:	b2db      	uxtb	r3, r3
 801a7e8:	009b      	lsls	r3, r3, #2
 801a7ea:	b2db      	uxtb	r3, r3
 801a7ec:	2b14      	cmp	r3, #20
 801a7ee:	f040 8167 	bne.w	801aac0 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801a7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a7f4:	88db      	ldrh	r3, [r3, #6]
 801a7f6:	b29b      	uxth	r3, r3
 801a7f8:	4618      	mov	r0, r3
 801a7fa:	f7f5 fb51 	bl	800fea0 <lwip_htons>
 801a7fe:	4603      	mov	r3, r0
 801a800:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a804:	b29b      	uxth	r3, r3
 801a806:	00db      	lsls	r3, r3, #3
 801a808:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801a80a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a80c:	885b      	ldrh	r3, [r3, #2]
 801a80e:	b29b      	uxth	r3, r3
 801a810:	4618      	mov	r0, r3
 801a812:	f7f5 fb45 	bl	800fea0 <lwip_htons>
 801a816:	4603      	mov	r3, r0
 801a818:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801a81a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a81c:	781b      	ldrb	r3, [r3, #0]
 801a81e:	f003 030f 	and.w	r3, r3, #15
 801a822:	b2db      	uxtb	r3, r3
 801a824:	009b      	lsls	r3, r3, #2
 801a826:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801a82a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a82e:	b29b      	uxth	r3, r3
 801a830:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a832:	429a      	cmp	r2, r3
 801a834:	f0c0 8146 	bcc.w	801aac4 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801a838:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a83c:	b29b      	uxth	r3, r3
 801a83e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a840:	1ad3      	subs	r3, r2, r3
 801a842:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801a844:	6878      	ldr	r0, [r7, #4]
 801a846:	f7f6 ff97 	bl	8011778 <pbuf_clen>
 801a84a:	4603      	mov	r3, r0
 801a84c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801a84e:	4b9f      	ldr	r3, [pc, #636]	; (801aacc <ip4_reass+0x2fc>)
 801a850:	881b      	ldrh	r3, [r3, #0]
 801a852:	461a      	mov	r2, r3
 801a854:	8c3b      	ldrh	r3, [r7, #32]
 801a856:	4413      	add	r3, r2
 801a858:	2b0a      	cmp	r3, #10
 801a85a:	dd10      	ble.n	801a87e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801a85c:	8c3b      	ldrh	r3, [r7, #32]
 801a85e:	4619      	mov	r1, r3
 801a860:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a862:	f7ff fd81 	bl	801a368 <ip_reass_remove_oldest_datagram>
 801a866:	4603      	mov	r3, r0
 801a868:	2b00      	cmp	r3, #0
 801a86a:	f000 812d 	beq.w	801aac8 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801a86e:	4b97      	ldr	r3, [pc, #604]	; (801aacc <ip4_reass+0x2fc>)
 801a870:	881b      	ldrh	r3, [r3, #0]
 801a872:	461a      	mov	r2, r3
 801a874:	8c3b      	ldrh	r3, [r7, #32]
 801a876:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801a878:	2b0a      	cmp	r3, #10
 801a87a:	f300 8125 	bgt.w	801aac8 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801a87e:	4b94      	ldr	r3, [pc, #592]	; (801aad0 <ip4_reass+0x300>)
 801a880:	681b      	ldr	r3, [r3, #0]
 801a882:	633b      	str	r3, [r7, #48]	; 0x30
 801a884:	e015      	b.n	801a8b2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801a886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a888:	695a      	ldr	r2, [r3, #20]
 801a88a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a88c:	68db      	ldr	r3, [r3, #12]
 801a88e:	429a      	cmp	r2, r3
 801a890:	d10c      	bne.n	801a8ac <ip4_reass+0xdc>
 801a892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a894:	699a      	ldr	r2, [r3, #24]
 801a896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a898:	691b      	ldr	r3, [r3, #16]
 801a89a:	429a      	cmp	r2, r3
 801a89c:	d106      	bne.n	801a8ac <ip4_reass+0xdc>
 801a89e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a8a0:	899a      	ldrh	r2, [r3, #12]
 801a8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8a4:	889b      	ldrh	r3, [r3, #4]
 801a8a6:	b29b      	uxth	r3, r3
 801a8a8:	429a      	cmp	r2, r3
 801a8aa:	d006      	beq.n	801a8ba <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801a8ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a8ae:	681b      	ldr	r3, [r3, #0]
 801a8b0:	633b      	str	r3, [r7, #48]	; 0x30
 801a8b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a8b4:	2b00      	cmp	r3, #0
 801a8b6:	d1e6      	bne.n	801a886 <ip4_reass+0xb6>
 801a8b8:	e000      	b.n	801a8bc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801a8ba:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801a8bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a8be:	2b00      	cmp	r3, #0
 801a8c0:	d109      	bne.n	801a8d6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801a8c2:	8c3b      	ldrh	r3, [r7, #32]
 801a8c4:	4619      	mov	r1, r3
 801a8c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a8c8:	f7ff fdb0 	bl	801a42c <ip_reass_enqueue_new_datagram>
 801a8cc:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801a8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a8d0:	2b00      	cmp	r3, #0
 801a8d2:	d11c      	bne.n	801a90e <ip4_reass+0x13e>
      goto nullreturn;
 801a8d4:	e109      	b.n	801aaea <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801a8d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8d8:	88db      	ldrh	r3, [r3, #6]
 801a8da:	b29b      	uxth	r3, r3
 801a8dc:	4618      	mov	r0, r3
 801a8de:	f7f5 fadf 	bl	800fea0 <lwip_htons>
 801a8e2:	4603      	mov	r3, r0
 801a8e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a8e8:	2b00      	cmp	r3, #0
 801a8ea:	d110      	bne.n	801a90e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801a8ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a8ee:	89db      	ldrh	r3, [r3, #14]
 801a8f0:	4618      	mov	r0, r3
 801a8f2:	f7f5 fad5 	bl	800fea0 <lwip_htons>
 801a8f6:	4603      	mov	r3, r0
 801a8f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801a8fc:	2b00      	cmp	r3, #0
 801a8fe:	d006      	beq.n	801a90e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801a900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a902:	3308      	adds	r3, #8
 801a904:	2214      	movs	r2, #20
 801a906:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801a908:	4618      	mov	r0, r3
 801a90a:	f000 fd7f 	bl	801b40c <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801a90e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a910:	88db      	ldrh	r3, [r3, #6]
 801a912:	b29b      	uxth	r3, r3
 801a914:	f003 0320 	and.w	r3, r3, #32
 801a918:	2b00      	cmp	r3, #0
 801a91a:	bf0c      	ite	eq
 801a91c:	2301      	moveq	r3, #1
 801a91e:	2300      	movne	r3, #0
 801a920:	b2db      	uxtb	r3, r3
 801a922:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801a924:	69fb      	ldr	r3, [r7, #28]
 801a926:	2b00      	cmp	r3, #0
 801a928:	d00e      	beq.n	801a948 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801a92a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801a92c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a92e:	4413      	add	r3, r2
 801a930:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801a932:	8b7a      	ldrh	r2, [r7, #26]
 801a934:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801a936:	429a      	cmp	r2, r3
 801a938:	f0c0 80a0 	bcc.w	801aa7c <ip4_reass+0x2ac>
 801a93c:	8b7b      	ldrh	r3, [r7, #26]
 801a93e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801a942:	4293      	cmp	r3, r2
 801a944:	f200 809a 	bhi.w	801aa7c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801a948:	69fa      	ldr	r2, [r7, #28]
 801a94a:	6879      	ldr	r1, [r7, #4]
 801a94c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a94e:	f7ff fdd5 	bl	801a4fc <ip_reass_chain_frag_into_datagram_and_validate>
 801a952:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801a954:	697b      	ldr	r3, [r7, #20]
 801a956:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a95a:	f000 8091 	beq.w	801aa80 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801a95e:	4b5b      	ldr	r3, [pc, #364]	; (801aacc <ip4_reass+0x2fc>)
 801a960:	881a      	ldrh	r2, [r3, #0]
 801a962:	8c3b      	ldrh	r3, [r7, #32]
 801a964:	4413      	add	r3, r2
 801a966:	b29a      	uxth	r2, r3
 801a968:	4b58      	ldr	r3, [pc, #352]	; (801aacc <ip4_reass+0x2fc>)
 801a96a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801a96c:	69fb      	ldr	r3, [r7, #28]
 801a96e:	2b00      	cmp	r3, #0
 801a970:	d00d      	beq.n	801a98e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801a972:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801a974:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a976:	4413      	add	r3, r2
 801a978:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801a97a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a97c:	8a7a      	ldrh	r2, [r7, #18]
 801a97e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801a980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a982:	7f9b      	ldrb	r3, [r3, #30]
 801a984:	f043 0301 	orr.w	r3, r3, #1
 801a988:	b2da      	uxtb	r2, r3
 801a98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a98c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801a98e:	697b      	ldr	r3, [r7, #20]
 801a990:	2b01      	cmp	r3, #1
 801a992:	d171      	bne.n	801aa78 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801a994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a996:	8b9b      	ldrh	r3, [r3, #28]
 801a998:	3314      	adds	r3, #20
 801a99a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801a99c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a99e:	685b      	ldr	r3, [r3, #4]
 801a9a0:	685b      	ldr	r3, [r3, #4]
 801a9a2:	681b      	ldr	r3, [r3, #0]
 801a9a4:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801a9a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9a8:	685b      	ldr	r3, [r3, #4]
 801a9aa:	685b      	ldr	r3, [r3, #4]
 801a9ac:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801a9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9b0:	3308      	adds	r3, #8
 801a9b2:	2214      	movs	r2, #20
 801a9b4:	4619      	mov	r1, r3
 801a9b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a9b8:	f000 fd28 	bl	801b40c <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801a9bc:	8a3b      	ldrh	r3, [r7, #16]
 801a9be:	4618      	mov	r0, r3
 801a9c0:	f7f5 fa6e 	bl	800fea0 <lwip_htons>
 801a9c4:	4603      	mov	r3, r0
 801a9c6:	461a      	mov	r2, r3
 801a9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a9ca:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801a9cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a9ce:	2200      	movs	r2, #0
 801a9d0:	719a      	strb	r2, [r3, #6]
 801a9d2:	2200      	movs	r2, #0
 801a9d4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801a9d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a9d8:	2200      	movs	r2, #0
 801a9da:	729a      	strb	r2, [r3, #10]
 801a9dc:	2200      	movs	r2, #0
 801a9de:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801a9e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9e2:	685b      	ldr	r3, [r3, #4]
 801a9e4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801a9e6:	e00d      	b.n	801aa04 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801a9e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a9ea:	685b      	ldr	r3, [r3, #4]
 801a9ec:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801a9ee:	2114      	movs	r1, #20
 801a9f0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801a9f2:	f7f6 fd7b 	bl	80114ec <pbuf_remove_header>
      pbuf_cat(p, r);
 801a9f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801a9f8:	6878      	ldr	r0, [r7, #4]
 801a9fa:	f7f6 fefd 	bl	80117f8 <pbuf_cat>
      r = iprh->next_pbuf;
 801a9fe:	68fb      	ldr	r3, [r7, #12]
 801aa00:	681b      	ldr	r3, [r3, #0]
 801aa02:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801aa04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801aa06:	2b00      	cmp	r3, #0
 801aa08:	d1ee      	bne.n	801a9e8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801aa0a:	4b31      	ldr	r3, [pc, #196]	; (801aad0 <ip4_reass+0x300>)
 801aa0c:	681b      	ldr	r3, [r3, #0]
 801aa0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801aa10:	429a      	cmp	r2, r3
 801aa12:	d102      	bne.n	801aa1a <ip4_reass+0x24a>
      ipr_prev = NULL;
 801aa14:	2300      	movs	r3, #0
 801aa16:	62fb      	str	r3, [r7, #44]	; 0x2c
 801aa18:	e010      	b.n	801aa3c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801aa1a:	4b2d      	ldr	r3, [pc, #180]	; (801aad0 <ip4_reass+0x300>)
 801aa1c:	681b      	ldr	r3, [r3, #0]
 801aa1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 801aa20:	e007      	b.n	801aa32 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801aa22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801aa24:	681b      	ldr	r3, [r3, #0]
 801aa26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801aa28:	429a      	cmp	r2, r3
 801aa2a:	d006      	beq.n	801aa3a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801aa2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801aa2e:	681b      	ldr	r3, [r3, #0]
 801aa30:	62fb      	str	r3, [r7, #44]	; 0x2c
 801aa32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801aa34:	2b00      	cmp	r3, #0
 801aa36:	d1f4      	bne.n	801aa22 <ip4_reass+0x252>
 801aa38:	e000      	b.n	801aa3c <ip4_reass+0x26c>
          break;
 801aa3a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801aa3c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801aa3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801aa40:	f7ff fd2e 	bl	801a4a0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801aa44:	6878      	ldr	r0, [r7, #4]
 801aa46:	f7f6 fe97 	bl	8011778 <pbuf_clen>
 801aa4a:	4603      	mov	r3, r0
 801aa4c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801aa4e:	4b1f      	ldr	r3, [pc, #124]	; (801aacc <ip4_reass+0x2fc>)
 801aa50:	881b      	ldrh	r3, [r3, #0]
 801aa52:	8c3a      	ldrh	r2, [r7, #32]
 801aa54:	429a      	cmp	r2, r3
 801aa56:	d906      	bls.n	801aa66 <ip4_reass+0x296>
 801aa58:	4b1e      	ldr	r3, [pc, #120]	; (801aad4 <ip4_reass+0x304>)
 801aa5a:	f240 229b 	movw	r2, #667	; 0x29b
 801aa5e:	491e      	ldr	r1, [pc, #120]	; (801aad8 <ip4_reass+0x308>)
 801aa60:	481e      	ldr	r0, [pc, #120]	; (801aadc <ip4_reass+0x30c>)
 801aa62:	f001 f92b 	bl	801bcbc <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801aa66:	4b19      	ldr	r3, [pc, #100]	; (801aacc <ip4_reass+0x2fc>)
 801aa68:	881a      	ldrh	r2, [r3, #0]
 801aa6a:	8c3b      	ldrh	r3, [r7, #32]
 801aa6c:	1ad3      	subs	r3, r2, r3
 801aa6e:	b29a      	uxth	r2, r3
 801aa70:	4b16      	ldr	r3, [pc, #88]	; (801aacc <ip4_reass+0x2fc>)
 801aa72:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801aa74:	687b      	ldr	r3, [r7, #4]
 801aa76:	e03c      	b.n	801aaf2 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801aa78:	2300      	movs	r3, #0
 801aa7a:	e03a      	b.n	801aaf2 <ip4_reass+0x322>
      goto nullreturn_ipr;
 801aa7c:	bf00      	nop
 801aa7e:	e000      	b.n	801aa82 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801aa80:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801aa82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa84:	2b00      	cmp	r3, #0
 801aa86:	d106      	bne.n	801aa96 <ip4_reass+0x2c6>
 801aa88:	4b12      	ldr	r3, [pc, #72]	; (801aad4 <ip4_reass+0x304>)
 801aa8a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801aa8e:	4914      	ldr	r1, [pc, #80]	; (801aae0 <ip4_reass+0x310>)
 801aa90:	4812      	ldr	r0, [pc, #72]	; (801aadc <ip4_reass+0x30c>)
 801aa92:	f001 f913 	bl	801bcbc <iprintf>
  if (ipr->p == NULL) {
 801aa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa98:	685b      	ldr	r3, [r3, #4]
 801aa9a:	2b00      	cmp	r3, #0
 801aa9c:	d124      	bne.n	801aae8 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801aa9e:	4b0c      	ldr	r3, [pc, #48]	; (801aad0 <ip4_reass+0x300>)
 801aaa0:	681b      	ldr	r3, [r3, #0]
 801aaa2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801aaa4:	429a      	cmp	r2, r3
 801aaa6:	d006      	beq.n	801aab6 <ip4_reass+0x2e6>
 801aaa8:	4b0a      	ldr	r3, [pc, #40]	; (801aad4 <ip4_reass+0x304>)
 801aaaa:	f240 22ab 	movw	r2, #683	; 0x2ab
 801aaae:	490d      	ldr	r1, [pc, #52]	; (801aae4 <ip4_reass+0x314>)
 801aab0:	480a      	ldr	r0, [pc, #40]	; (801aadc <ip4_reass+0x30c>)
 801aab2:	f001 f903 	bl	801bcbc <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801aab6:	2100      	movs	r1, #0
 801aab8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801aaba:	f7ff fcf1 	bl	801a4a0 <ip_reass_dequeue_datagram>
 801aabe:	e014      	b.n	801aaea <ip4_reass+0x31a>
    goto nullreturn;
 801aac0:	bf00      	nop
 801aac2:	e012      	b.n	801aaea <ip4_reass+0x31a>
    goto nullreturn;
 801aac4:	bf00      	nop
 801aac6:	e010      	b.n	801aaea <ip4_reass+0x31a>
      goto nullreturn;
 801aac8:	bf00      	nop
 801aaca:	e00e      	b.n	801aaea <ip4_reass+0x31a>
 801aacc:	2000492c 	.word	0x2000492c
 801aad0:	20004928 	.word	0x20004928
 801aad4:	080218f0 	.word	0x080218f0
 801aad8:	08021a60 	.word	0x08021a60
 801aadc:	08021938 	.word	0x08021938
 801aae0:	08021a7c 	.word	0x08021a7c
 801aae4:	08021a88 	.word	0x08021a88
  }

nullreturn:
 801aae8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801aaea:	6878      	ldr	r0, [r7, #4]
 801aaec:	f7f6 fdb6 	bl	801165c <pbuf_free>
  return NULL;
 801aaf0:	2300      	movs	r3, #0
}
 801aaf2:	4618      	mov	r0, r3
 801aaf4:	3738      	adds	r7, #56	; 0x38
 801aaf6:	46bd      	mov	sp, r7
 801aaf8:	bd80      	pop	{r7, pc}
 801aafa:	bf00      	nop

0801aafc <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801aafc:	b580      	push	{r7, lr}
 801aafe:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801ab00:	2005      	movs	r0, #5
 801ab02:	f7f5 fe83 	bl	801080c <memp_malloc>
 801ab06:	4603      	mov	r3, r0
}
 801ab08:	4618      	mov	r0, r3
 801ab0a:	bd80      	pop	{r7, pc}

0801ab0c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801ab0c:	b580      	push	{r7, lr}
 801ab0e:	b082      	sub	sp, #8
 801ab10:	af00      	add	r7, sp, #0
 801ab12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801ab14:	687b      	ldr	r3, [r7, #4]
 801ab16:	2b00      	cmp	r3, #0
 801ab18:	d106      	bne.n	801ab28 <ip_frag_free_pbuf_custom_ref+0x1c>
 801ab1a:	4b07      	ldr	r3, [pc, #28]	; (801ab38 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801ab1c:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801ab20:	4906      	ldr	r1, [pc, #24]	; (801ab3c <ip_frag_free_pbuf_custom_ref+0x30>)
 801ab22:	4807      	ldr	r0, [pc, #28]	; (801ab40 <ip_frag_free_pbuf_custom_ref+0x34>)
 801ab24:	f001 f8ca 	bl	801bcbc <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801ab28:	6879      	ldr	r1, [r7, #4]
 801ab2a:	2005      	movs	r0, #5
 801ab2c:	f7f5 fec0 	bl	80108b0 <memp_free>
}
 801ab30:	bf00      	nop
 801ab32:	3708      	adds	r7, #8
 801ab34:	46bd      	mov	sp, r7
 801ab36:	bd80      	pop	{r7, pc}
 801ab38:	080218f0 	.word	0x080218f0
 801ab3c:	08021aa8 	.word	0x08021aa8
 801ab40:	08021938 	.word	0x08021938

0801ab44 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801ab44:	b580      	push	{r7, lr}
 801ab46:	b084      	sub	sp, #16
 801ab48:	af00      	add	r7, sp, #0
 801ab4a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801ab4c:	687b      	ldr	r3, [r7, #4]
 801ab4e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801ab50:	68fb      	ldr	r3, [r7, #12]
 801ab52:	2b00      	cmp	r3, #0
 801ab54:	d106      	bne.n	801ab64 <ipfrag_free_pbuf_custom+0x20>
 801ab56:	4b11      	ldr	r3, [pc, #68]	; (801ab9c <ipfrag_free_pbuf_custom+0x58>)
 801ab58:	f240 22ce 	movw	r2, #718	; 0x2ce
 801ab5c:	4910      	ldr	r1, [pc, #64]	; (801aba0 <ipfrag_free_pbuf_custom+0x5c>)
 801ab5e:	4811      	ldr	r0, [pc, #68]	; (801aba4 <ipfrag_free_pbuf_custom+0x60>)
 801ab60:	f001 f8ac 	bl	801bcbc <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801ab64:	68fa      	ldr	r2, [r7, #12]
 801ab66:	687b      	ldr	r3, [r7, #4]
 801ab68:	429a      	cmp	r2, r3
 801ab6a:	d006      	beq.n	801ab7a <ipfrag_free_pbuf_custom+0x36>
 801ab6c:	4b0b      	ldr	r3, [pc, #44]	; (801ab9c <ipfrag_free_pbuf_custom+0x58>)
 801ab6e:	f240 22cf 	movw	r2, #719	; 0x2cf
 801ab72:	490d      	ldr	r1, [pc, #52]	; (801aba8 <ipfrag_free_pbuf_custom+0x64>)
 801ab74:	480b      	ldr	r0, [pc, #44]	; (801aba4 <ipfrag_free_pbuf_custom+0x60>)
 801ab76:	f001 f8a1 	bl	801bcbc <iprintf>
  if (pcr->original != NULL) {
 801ab7a:	68fb      	ldr	r3, [r7, #12]
 801ab7c:	695b      	ldr	r3, [r3, #20]
 801ab7e:	2b00      	cmp	r3, #0
 801ab80:	d004      	beq.n	801ab8c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801ab82:	68fb      	ldr	r3, [r7, #12]
 801ab84:	695b      	ldr	r3, [r3, #20]
 801ab86:	4618      	mov	r0, r3
 801ab88:	f7f6 fd68 	bl	801165c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801ab8c:	68f8      	ldr	r0, [r7, #12]
 801ab8e:	f7ff ffbd 	bl	801ab0c <ip_frag_free_pbuf_custom_ref>
}
 801ab92:	bf00      	nop
 801ab94:	3710      	adds	r7, #16
 801ab96:	46bd      	mov	sp, r7
 801ab98:	bd80      	pop	{r7, pc}
 801ab9a:	bf00      	nop
 801ab9c:	080218f0 	.word	0x080218f0
 801aba0:	08021ab4 	.word	0x08021ab4
 801aba4:	08021938 	.word	0x08021938
 801aba8:	08021ac0 	.word	0x08021ac0

0801abac <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801abac:	b580      	push	{r7, lr}
 801abae:	b094      	sub	sp, #80	; 0x50
 801abb0:	af02      	add	r7, sp, #8
 801abb2:	60f8      	str	r0, [r7, #12]
 801abb4:	60b9      	str	r1, [r7, #8]
 801abb6:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801abb8:	2300      	movs	r3, #0
 801abba:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801abbe:	68bb      	ldr	r3, [r7, #8]
 801abc0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801abc2:	3b14      	subs	r3, #20
 801abc4:	2b00      	cmp	r3, #0
 801abc6:	da00      	bge.n	801abca <ip4_frag+0x1e>
 801abc8:	3307      	adds	r3, #7
 801abca:	10db      	asrs	r3, r3, #3
 801abcc:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801abce:	2314      	movs	r3, #20
 801abd0:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801abd2:	68fb      	ldr	r3, [r7, #12]
 801abd4:	685b      	ldr	r3, [r3, #4]
 801abd6:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801abd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801abda:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801abdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abde:	781b      	ldrb	r3, [r3, #0]
 801abe0:	f003 030f 	and.w	r3, r3, #15
 801abe4:	b2db      	uxtb	r3, r3
 801abe6:	009b      	lsls	r3, r3, #2
 801abe8:	b2db      	uxtb	r3, r3
 801abea:	2b14      	cmp	r3, #20
 801abec:	d002      	beq.n	801abf4 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801abee:	f06f 0305 	mvn.w	r3, #5
 801abf2:	e110      	b.n	801ae16 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801abf4:	68fb      	ldr	r3, [r7, #12]
 801abf6:	895b      	ldrh	r3, [r3, #10]
 801abf8:	2b13      	cmp	r3, #19
 801abfa:	d809      	bhi.n	801ac10 <ip4_frag+0x64>
 801abfc:	4b88      	ldr	r3, [pc, #544]	; (801ae20 <ip4_frag+0x274>)
 801abfe:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801ac02:	4988      	ldr	r1, [pc, #544]	; (801ae24 <ip4_frag+0x278>)
 801ac04:	4888      	ldr	r0, [pc, #544]	; (801ae28 <ip4_frag+0x27c>)
 801ac06:	f001 f859 	bl	801bcbc <iprintf>
 801ac0a:	f06f 0305 	mvn.w	r3, #5
 801ac0e:	e102      	b.n	801ae16 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801ac10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac12:	88db      	ldrh	r3, [r3, #6]
 801ac14:	b29b      	uxth	r3, r3
 801ac16:	4618      	mov	r0, r3
 801ac18:	f7f5 f942 	bl	800fea0 <lwip_htons>
 801ac1c:	4603      	mov	r3, r0
 801ac1e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801ac20:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ac22:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ac26:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801ac2a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ac2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801ac30:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801ac32:	68fb      	ldr	r3, [r7, #12]
 801ac34:	891b      	ldrh	r3, [r3, #8]
 801ac36:	3b14      	subs	r3, #20
 801ac38:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801ac3c:	e0e1      	b.n	801ae02 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ac3e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801ac40:	00db      	lsls	r3, r3, #3
 801ac42:	b29b      	uxth	r3, r3
 801ac44:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ac48:	4293      	cmp	r3, r2
 801ac4a:	bf28      	it	cs
 801ac4c:	4613      	movcs	r3, r2
 801ac4e:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ac50:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ac54:	2114      	movs	r1, #20
 801ac56:	200e      	movs	r0, #14
 801ac58:	f7f6 f9ea 	bl	8011030 <pbuf_alloc>
 801ac5c:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801ac5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac60:	2b00      	cmp	r3, #0
 801ac62:	f000 80d5 	beq.w	801ae10 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ac66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac68:	895b      	ldrh	r3, [r3, #10]
 801ac6a:	2b13      	cmp	r3, #19
 801ac6c:	d806      	bhi.n	801ac7c <ip4_frag+0xd0>
 801ac6e:	4b6c      	ldr	r3, [pc, #432]	; (801ae20 <ip4_frag+0x274>)
 801ac70:	f44f 7249 	mov.w	r2, #804	; 0x324
 801ac74:	496d      	ldr	r1, [pc, #436]	; (801ae2c <ip4_frag+0x280>)
 801ac76:	486c      	ldr	r0, [pc, #432]	; (801ae28 <ip4_frag+0x27c>)
 801ac78:	f001 f820 	bl	801bcbc <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801ac7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac7e:	685b      	ldr	r3, [r3, #4]
 801ac80:	2214      	movs	r2, #20
 801ac82:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801ac84:	4618      	mov	r0, r3
 801ac86:	f000 fbc1 	bl	801b40c <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801ac8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac8c:	685b      	ldr	r3, [r3, #4]
 801ac8e:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801ac90:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801ac92:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801ac96:	e064      	b.n	801ad62 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801ac98:	68fb      	ldr	r3, [r7, #12]
 801ac9a:	895a      	ldrh	r2, [r3, #10]
 801ac9c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ac9e:	1ad3      	subs	r3, r2, r3
 801aca0:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801aca2:	68fb      	ldr	r3, [r7, #12]
 801aca4:	895b      	ldrh	r3, [r3, #10]
 801aca6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801aca8:	429a      	cmp	r2, r3
 801acaa:	d906      	bls.n	801acba <ip4_frag+0x10e>
 801acac:	4b5c      	ldr	r3, [pc, #368]	; (801ae20 <ip4_frag+0x274>)
 801acae:	f240 322d 	movw	r2, #813	; 0x32d
 801acb2:	495f      	ldr	r1, [pc, #380]	; (801ae30 <ip4_frag+0x284>)
 801acb4:	485c      	ldr	r0, [pc, #368]	; (801ae28 <ip4_frag+0x27c>)
 801acb6:	f001 f801 	bl	801bcbc <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801acba:	8bfa      	ldrh	r2, [r7, #30]
 801acbc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801acc0:	4293      	cmp	r3, r2
 801acc2:	bf28      	it	cs
 801acc4:	4613      	movcs	r3, r2
 801acc6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801acca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801acce:	2b00      	cmp	r3, #0
 801acd0:	d105      	bne.n	801acde <ip4_frag+0x132>
        poff = 0;
 801acd2:	2300      	movs	r3, #0
 801acd4:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801acd6:	68fb      	ldr	r3, [r7, #12]
 801acd8:	681b      	ldr	r3, [r3, #0]
 801acda:	60fb      	str	r3, [r7, #12]
        continue;
 801acdc:	e041      	b.n	801ad62 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801acde:	f7ff ff0d 	bl	801aafc <ip_frag_alloc_pbuf_custom_ref>
 801ace2:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801ace4:	69bb      	ldr	r3, [r7, #24]
 801ace6:	2b00      	cmp	r3, #0
 801ace8:	d103      	bne.n	801acf2 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801acea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801acec:	f7f6 fcb6 	bl	801165c <pbuf_free>
        goto memerr;
 801acf0:	e08f      	b.n	801ae12 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801acf2:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801acf4:	68fb      	ldr	r3, [r7, #12]
 801acf6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801acf8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801acfa:	4413      	add	r3, r2
 801acfc:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801ad00:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801ad04:	9201      	str	r2, [sp, #4]
 801ad06:	9300      	str	r3, [sp, #0]
 801ad08:	4603      	mov	r3, r0
 801ad0a:	2241      	movs	r2, #65	; 0x41
 801ad0c:	2000      	movs	r0, #0
 801ad0e:	f7f6 fab9 	bl	8011284 <pbuf_alloced_custom>
 801ad12:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801ad14:	697b      	ldr	r3, [r7, #20]
 801ad16:	2b00      	cmp	r3, #0
 801ad18:	d106      	bne.n	801ad28 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801ad1a:	69b8      	ldr	r0, [r7, #24]
 801ad1c:	f7ff fef6 	bl	801ab0c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801ad20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ad22:	f7f6 fc9b 	bl	801165c <pbuf_free>
        goto memerr;
 801ad26:	e074      	b.n	801ae12 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801ad28:	68f8      	ldr	r0, [r7, #12]
 801ad2a:	f7f6 fd3d 	bl	80117a8 <pbuf_ref>
      pcr->original = p;
 801ad2e:	69bb      	ldr	r3, [r7, #24]
 801ad30:	68fa      	ldr	r2, [r7, #12]
 801ad32:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801ad34:	69bb      	ldr	r3, [r7, #24]
 801ad36:	4a3f      	ldr	r2, [pc, #252]	; (801ae34 <ip4_frag+0x288>)
 801ad38:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801ad3a:	6979      	ldr	r1, [r7, #20]
 801ad3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ad3e:	f7f6 fd5b 	bl	80117f8 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801ad42:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801ad46:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801ad4a:	1ad3      	subs	r3, r2, r3
 801ad4c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801ad50:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801ad54:	2b00      	cmp	r3, #0
 801ad56:	d004      	beq.n	801ad62 <ip4_frag+0x1b6>
        poff = 0;
 801ad58:	2300      	movs	r3, #0
 801ad5a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801ad5c:	68fb      	ldr	r3, [r7, #12]
 801ad5e:	681b      	ldr	r3, [r3, #0]
 801ad60:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801ad62:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801ad66:	2b00      	cmp	r3, #0
 801ad68:	d196      	bne.n	801ac98 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801ad6a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801ad6c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801ad70:	4413      	add	r3, r2
 801ad72:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801ad74:	68bb      	ldr	r3, [r7, #8]
 801ad76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801ad78:	f1a3 0213 	sub.w	r2, r3, #19
 801ad7c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ad80:	429a      	cmp	r2, r3
 801ad82:	bfcc      	ite	gt
 801ad84:	2301      	movgt	r3, #1
 801ad86:	2300      	movle	r3, #0
 801ad88:	b2db      	uxtb	r3, r3
 801ad8a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801ad8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801ad90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ad94:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801ad96:	6a3b      	ldr	r3, [r7, #32]
 801ad98:	2b00      	cmp	r3, #0
 801ad9a:	d002      	beq.n	801ada2 <ip4_frag+0x1f6>
 801ad9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ad9e:	2b00      	cmp	r3, #0
 801ada0:	d003      	beq.n	801adaa <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801ada2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ada4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801ada8:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801adaa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801adac:	4618      	mov	r0, r3
 801adae:	f7f5 f877 	bl	800fea0 <lwip_htons>
 801adb2:	4603      	mov	r3, r0
 801adb4:	461a      	mov	r2, r3
 801adb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801adb8:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801adba:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801adbc:	3314      	adds	r3, #20
 801adbe:	b29b      	uxth	r3, r3
 801adc0:	4618      	mov	r0, r3
 801adc2:	f7f5 f86d 	bl	800fea0 <lwip_htons>
 801adc6:	4603      	mov	r3, r0
 801adc8:	461a      	mov	r2, r3
 801adca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801adcc:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801adce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801add0:	2200      	movs	r2, #0
 801add2:	729a      	strb	r2, [r3, #10]
 801add4:	2200      	movs	r2, #0
 801add6:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801add8:	68bb      	ldr	r3, [r7, #8]
 801adda:	695b      	ldr	r3, [r3, #20]
 801addc:	687a      	ldr	r2, [r7, #4]
 801adde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801ade0:	68b8      	ldr	r0, [r7, #8]
 801ade2:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801ade4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ade6:	f7f6 fc39 	bl	801165c <pbuf_free>
    left = (u16_t)(left - fragsize);
 801adea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801adee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801adf0:	1ad3      	subs	r3, r2, r3
 801adf2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801adf6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801adfa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801adfc:	4413      	add	r3, r2
 801adfe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801ae02:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ae06:	2b00      	cmp	r3, #0
 801ae08:	f47f af19 	bne.w	801ac3e <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801ae0c:	2300      	movs	r3, #0
 801ae0e:	e002      	b.n	801ae16 <ip4_frag+0x26a>
      goto memerr;
 801ae10:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801ae12:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ae16:	4618      	mov	r0, r3
 801ae18:	3748      	adds	r7, #72	; 0x48
 801ae1a:	46bd      	mov	sp, r7
 801ae1c:	bd80      	pop	{r7, pc}
 801ae1e:	bf00      	nop
 801ae20:	080218f0 	.word	0x080218f0
 801ae24:	08021acc 	.word	0x08021acc
 801ae28:	08021938 	.word	0x08021938
 801ae2c:	08021ae8 	.word	0x08021ae8
 801ae30:	08021b08 	.word	0x08021b08
 801ae34:	0801ab45 	.word	0x0801ab45

0801ae38 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801ae38:	b580      	push	{r7, lr}
 801ae3a:	b086      	sub	sp, #24
 801ae3c:	af00      	add	r7, sp, #0
 801ae3e:	6078      	str	r0, [r7, #4]
 801ae40:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801ae42:	230e      	movs	r3, #14
 801ae44:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801ae46:	687b      	ldr	r3, [r7, #4]
 801ae48:	895b      	ldrh	r3, [r3, #10]
 801ae4a:	2b0e      	cmp	r3, #14
 801ae4c:	d96e      	bls.n	801af2c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801ae4e:	687b      	ldr	r3, [r7, #4]
 801ae50:	7bdb      	ldrb	r3, [r3, #15]
 801ae52:	2b00      	cmp	r3, #0
 801ae54:	d106      	bne.n	801ae64 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801ae56:	683b      	ldr	r3, [r7, #0]
 801ae58:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801ae5c:	3301      	adds	r3, #1
 801ae5e:	b2da      	uxtb	r2, r3
 801ae60:	687b      	ldr	r3, [r7, #4]
 801ae62:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801ae64:	687b      	ldr	r3, [r7, #4]
 801ae66:	685b      	ldr	r3, [r3, #4]
 801ae68:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801ae6a:	693b      	ldr	r3, [r7, #16]
 801ae6c:	7b1a      	ldrb	r2, [r3, #12]
 801ae6e:	7b5b      	ldrb	r3, [r3, #13]
 801ae70:	021b      	lsls	r3, r3, #8
 801ae72:	4313      	orrs	r3, r2
 801ae74:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801ae76:	693b      	ldr	r3, [r7, #16]
 801ae78:	781b      	ldrb	r3, [r3, #0]
 801ae7a:	f003 0301 	and.w	r3, r3, #1
 801ae7e:	2b00      	cmp	r3, #0
 801ae80:	d023      	beq.n	801aeca <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801ae82:	693b      	ldr	r3, [r7, #16]
 801ae84:	781b      	ldrb	r3, [r3, #0]
 801ae86:	2b01      	cmp	r3, #1
 801ae88:	d10f      	bne.n	801aeaa <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ae8a:	693b      	ldr	r3, [r7, #16]
 801ae8c:	785b      	ldrb	r3, [r3, #1]
 801ae8e:	2b00      	cmp	r3, #0
 801ae90:	d11b      	bne.n	801aeca <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801ae92:	693b      	ldr	r3, [r7, #16]
 801ae94:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ae96:	2b5e      	cmp	r3, #94	; 0x5e
 801ae98:	d117      	bne.n	801aeca <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801ae9a:	687b      	ldr	r3, [r7, #4]
 801ae9c:	7b5b      	ldrb	r3, [r3, #13]
 801ae9e:	f043 0310 	orr.w	r3, r3, #16
 801aea2:	b2da      	uxtb	r2, r3
 801aea4:	687b      	ldr	r3, [r7, #4]
 801aea6:	735a      	strb	r2, [r3, #13]
 801aea8:	e00f      	b.n	801aeca <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801aeaa:	693b      	ldr	r3, [r7, #16]
 801aeac:	2206      	movs	r2, #6
 801aeae:	4928      	ldr	r1, [pc, #160]	; (801af50 <ethernet_input+0x118>)
 801aeb0:	4618      	mov	r0, r3
 801aeb2:	f000 fa9d 	bl	801b3f0 <memcmp>
 801aeb6:	4603      	mov	r3, r0
 801aeb8:	2b00      	cmp	r3, #0
 801aeba:	d106      	bne.n	801aeca <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801aebc:	687b      	ldr	r3, [r7, #4]
 801aebe:	7b5b      	ldrb	r3, [r3, #13]
 801aec0:	f043 0308 	orr.w	r3, r3, #8
 801aec4:	b2da      	uxtb	r2, r3
 801aec6:	687b      	ldr	r3, [r7, #4]
 801aec8:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801aeca:	89fb      	ldrh	r3, [r7, #14]
 801aecc:	2b08      	cmp	r3, #8
 801aece:	d003      	beq.n	801aed8 <ethernet_input+0xa0>
 801aed0:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801aed4:	d014      	beq.n	801af00 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801aed6:	e032      	b.n	801af3e <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801aed8:	683b      	ldr	r3, [r7, #0]
 801aeda:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801aede:	f003 0308 	and.w	r3, r3, #8
 801aee2:	2b00      	cmp	r3, #0
 801aee4:	d024      	beq.n	801af30 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801aee6:	8afb      	ldrh	r3, [r7, #22]
 801aee8:	4619      	mov	r1, r3
 801aeea:	6878      	ldr	r0, [r7, #4]
 801aeec:	f7f6 fafe 	bl	80114ec <pbuf_remove_header>
 801aef0:	4603      	mov	r3, r0
 801aef2:	2b00      	cmp	r3, #0
 801aef4:	d11e      	bne.n	801af34 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801aef6:	6839      	ldr	r1, [r7, #0]
 801aef8:	6878      	ldr	r0, [r7, #4]
 801aefa:	f7fe fde9 	bl	8019ad0 <ip4_input>
      break;
 801aefe:	e013      	b.n	801af28 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801af00:	683b      	ldr	r3, [r7, #0]
 801af02:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801af06:	f003 0308 	and.w	r3, r3, #8
 801af0a:	2b00      	cmp	r3, #0
 801af0c:	d014      	beq.n	801af38 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801af0e:	8afb      	ldrh	r3, [r7, #22]
 801af10:	4619      	mov	r1, r3
 801af12:	6878      	ldr	r0, [r7, #4]
 801af14:	f7f6 faea 	bl	80114ec <pbuf_remove_header>
 801af18:	4603      	mov	r3, r0
 801af1a:	2b00      	cmp	r3, #0
 801af1c:	d10e      	bne.n	801af3c <ethernet_input+0x104>
        etharp_input(p, netif);
 801af1e:	6839      	ldr	r1, [r7, #0]
 801af20:	6878      	ldr	r0, [r7, #4]
 801af22:	f7fd ff89 	bl	8018e38 <etharp_input>
      break;
 801af26:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801af28:	2300      	movs	r3, #0
 801af2a:	e00c      	b.n	801af46 <ethernet_input+0x10e>
    goto free_and_return;
 801af2c:	bf00      	nop
 801af2e:	e006      	b.n	801af3e <ethernet_input+0x106>
        goto free_and_return;
 801af30:	bf00      	nop
 801af32:	e004      	b.n	801af3e <ethernet_input+0x106>
        goto free_and_return;
 801af34:	bf00      	nop
 801af36:	e002      	b.n	801af3e <ethernet_input+0x106>
        goto free_and_return;
 801af38:	bf00      	nop
 801af3a:	e000      	b.n	801af3e <ethernet_input+0x106>
        goto free_and_return;
 801af3c:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801af3e:	6878      	ldr	r0, [r7, #4]
 801af40:	f7f6 fb8c 	bl	801165c <pbuf_free>
  return ERR_OK;
 801af44:	2300      	movs	r3, #0
}
 801af46:	4618      	mov	r0, r3
 801af48:	3718      	adds	r7, #24
 801af4a:	46bd      	mov	sp, r7
 801af4c:	bd80      	pop	{r7, pc}
 801af4e:	bf00      	nop
 801af50:	08021d28 	.word	0x08021d28

0801af54 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801af54:	b580      	push	{r7, lr}
 801af56:	b086      	sub	sp, #24
 801af58:	af00      	add	r7, sp, #0
 801af5a:	60f8      	str	r0, [r7, #12]
 801af5c:	60b9      	str	r1, [r7, #8]
 801af5e:	607a      	str	r2, [r7, #4]
 801af60:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801af62:	8c3b      	ldrh	r3, [r7, #32]
 801af64:	4618      	mov	r0, r3
 801af66:	f7f4 ff9b 	bl	800fea0 <lwip_htons>
 801af6a:	4603      	mov	r3, r0
 801af6c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801af6e:	210e      	movs	r1, #14
 801af70:	68b8      	ldr	r0, [r7, #8]
 801af72:	f7f6 faab 	bl	80114cc <pbuf_add_header>
 801af76:	4603      	mov	r3, r0
 801af78:	2b00      	cmp	r3, #0
 801af7a:	d125      	bne.n	801afc8 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801af7c:	68bb      	ldr	r3, [r7, #8]
 801af7e:	685b      	ldr	r3, [r3, #4]
 801af80:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801af82:	693b      	ldr	r3, [r7, #16]
 801af84:	8afa      	ldrh	r2, [r7, #22]
 801af86:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801af88:	693b      	ldr	r3, [r7, #16]
 801af8a:	2206      	movs	r2, #6
 801af8c:	6839      	ldr	r1, [r7, #0]
 801af8e:	4618      	mov	r0, r3
 801af90:	f000 fa3c 	bl	801b40c <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801af94:	693b      	ldr	r3, [r7, #16]
 801af96:	3306      	adds	r3, #6
 801af98:	2206      	movs	r2, #6
 801af9a:	6879      	ldr	r1, [r7, #4]
 801af9c:	4618      	mov	r0, r3
 801af9e:	f000 fa35 	bl	801b40c <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801afa2:	68fb      	ldr	r3, [r7, #12]
 801afa4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801afa8:	2b06      	cmp	r3, #6
 801afaa:	d006      	beq.n	801afba <ethernet_output+0x66>
 801afac:	4b0a      	ldr	r3, [pc, #40]	; (801afd8 <ethernet_output+0x84>)
 801afae:	f44f 7299 	mov.w	r2, #306	; 0x132
 801afb2:	490a      	ldr	r1, [pc, #40]	; (801afdc <ethernet_output+0x88>)
 801afb4:	480a      	ldr	r0, [pc, #40]	; (801afe0 <ethernet_output+0x8c>)
 801afb6:	f000 fe81 	bl	801bcbc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801afba:	68fb      	ldr	r3, [r7, #12]
 801afbc:	699b      	ldr	r3, [r3, #24]
 801afbe:	68b9      	ldr	r1, [r7, #8]
 801afc0:	68f8      	ldr	r0, [r7, #12]
 801afc2:	4798      	blx	r3
 801afc4:	4603      	mov	r3, r0
 801afc6:	e002      	b.n	801afce <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801afc8:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801afca:	f06f 0301 	mvn.w	r3, #1
}
 801afce:	4618      	mov	r0, r3
 801afd0:	3718      	adds	r7, #24
 801afd2:	46bd      	mov	sp, r7
 801afd4:	bd80      	pop	{r7, pc}
 801afd6:	bf00      	nop
 801afd8:	08021b18 	.word	0x08021b18
 801afdc:	08021b50 	.word	0x08021b50
 801afe0:	08021b84 	.word	0x08021b84

0801afe4 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801afe4:	b580      	push	{r7, lr}
 801afe6:	b086      	sub	sp, #24
 801afe8:	af00      	add	r7, sp, #0
 801afea:	6078      	str	r0, [r7, #4]
 801afec:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801afee:	683b      	ldr	r3, [r7, #0]
 801aff0:	60bb      	str	r3, [r7, #8]
 801aff2:	2304      	movs	r3, #4
 801aff4:	60fb      	str	r3, [r7, #12]
 801aff6:	2300      	movs	r3, #0
 801aff8:	613b      	str	r3, [r7, #16]
 801affa:	2300      	movs	r3, #0
 801affc:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801affe:	f107 0308 	add.w	r3, r7, #8
 801b002:	2100      	movs	r1, #0
 801b004:	4618      	mov	r0, r3
 801b006:	f7ee f80a 	bl	800901e <osMessageCreate>
 801b00a:	4602      	mov	r2, r0
 801b00c:	687b      	ldr	r3, [r7, #4]
 801b00e:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801b010:	687b      	ldr	r3, [r7, #4]
 801b012:	681b      	ldr	r3, [r3, #0]
 801b014:	2b00      	cmp	r3, #0
 801b016:	d102      	bne.n	801b01e <sys_mbox_new+0x3a>
    return ERR_MEM;
 801b018:	f04f 33ff 	mov.w	r3, #4294967295
 801b01c:	e000      	b.n	801b020 <sys_mbox_new+0x3c>

  return ERR_OK;
 801b01e:	2300      	movs	r3, #0
}
 801b020:	4618      	mov	r0, r3
 801b022:	3718      	adds	r7, #24
 801b024:	46bd      	mov	sp, r7
 801b026:	bd80      	pop	{r7, pc}

0801b028 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801b028:	b580      	push	{r7, lr}
 801b02a:	b082      	sub	sp, #8
 801b02c:	af00      	add	r7, sp, #0
 801b02e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801b030:	687b      	ldr	r3, [r7, #4]
 801b032:	681b      	ldr	r3, [r3, #0]
 801b034:	4618      	mov	r0, r3
 801b036:	f7ee f8cf 	bl	80091d8 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801b03a:	687b      	ldr	r3, [r7, #4]
 801b03c:	681b      	ldr	r3, [r3, #0]
 801b03e:	4618      	mov	r0, r3
 801b040:	f7ee f8e0 	bl	8009204 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801b044:	bf00      	nop
 801b046:	3708      	adds	r7, #8
 801b048:	46bd      	mov	sp, r7
 801b04a:	bd80      	pop	{r7, pc}

0801b04c <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801b04c:	b580      	push	{r7, lr}
 801b04e:	b084      	sub	sp, #16
 801b050:	af00      	add	r7, sp, #0
 801b052:	6078      	str	r0, [r7, #4]
 801b054:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801b056:	687b      	ldr	r3, [r7, #4]
 801b058:	681b      	ldr	r3, [r3, #0]
 801b05a:	6839      	ldr	r1, [r7, #0]
 801b05c:	2200      	movs	r2, #0
 801b05e:	4618      	mov	r0, r3
 801b060:	f7ee f806 	bl	8009070 <osMessagePut>
 801b064:	4603      	mov	r3, r0
 801b066:	2b00      	cmp	r3, #0
 801b068:	d102      	bne.n	801b070 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801b06a:	2300      	movs	r3, #0
 801b06c:	73fb      	strb	r3, [r7, #15]
 801b06e:	e001      	b.n	801b074 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801b070:	23ff      	movs	r3, #255	; 0xff
 801b072:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801b074:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b078:	4618      	mov	r0, r3
 801b07a:	3710      	adds	r7, #16
 801b07c:	46bd      	mov	sp, r7
 801b07e:	bd80      	pop	{r7, pc}

0801b080 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801b080:	b580      	push	{r7, lr}
 801b082:	b08c      	sub	sp, #48	; 0x30
 801b084:	af00      	add	r7, sp, #0
 801b086:	61f8      	str	r0, [r7, #28]
 801b088:	61b9      	str	r1, [r7, #24]
 801b08a:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801b08c:	f7ed fdf1 	bl	8008c72 <osKernelSysTick>
 801b090:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801b092:	697b      	ldr	r3, [r7, #20]
 801b094:	2b00      	cmp	r3, #0
 801b096:	d017      	beq.n	801b0c8 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801b098:	69fb      	ldr	r3, [r7, #28]
 801b09a:	6819      	ldr	r1, [r3, #0]
 801b09c:	f107 0320 	add.w	r3, r7, #32
 801b0a0:	697a      	ldr	r2, [r7, #20]
 801b0a2:	4618      	mov	r0, r3
 801b0a4:	f7ee f824 	bl	80090f0 <osMessageGet>

    if(event.status == osEventMessage)
 801b0a8:	6a3b      	ldr	r3, [r7, #32]
 801b0aa:	2b10      	cmp	r3, #16
 801b0ac:	d109      	bne.n	801b0c2 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801b0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b0b0:	461a      	mov	r2, r3
 801b0b2:	69bb      	ldr	r3, [r7, #24]
 801b0b4:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801b0b6:	f7ed fddc 	bl	8008c72 <osKernelSysTick>
 801b0ba:	4602      	mov	r2, r0
 801b0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b0be:	1ad3      	subs	r3, r2, r3
 801b0c0:	e019      	b.n	801b0f6 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801b0c2:	f04f 33ff 	mov.w	r3, #4294967295
 801b0c6:	e016      	b.n	801b0f6 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801b0c8:	69fb      	ldr	r3, [r7, #28]
 801b0ca:	6819      	ldr	r1, [r3, #0]
 801b0cc:	463b      	mov	r3, r7
 801b0ce:	f04f 32ff 	mov.w	r2, #4294967295
 801b0d2:	4618      	mov	r0, r3
 801b0d4:	f7ee f80c 	bl	80090f0 <osMessageGet>
 801b0d8:	f107 0320 	add.w	r3, r7, #32
 801b0dc:	463a      	mov	r2, r7
 801b0de:	ca07      	ldmia	r2, {r0, r1, r2}
 801b0e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801b0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b0e6:	461a      	mov	r2, r3
 801b0e8:	69bb      	ldr	r3, [r7, #24]
 801b0ea:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801b0ec:	f7ed fdc1 	bl	8008c72 <osKernelSysTick>
 801b0f0:	4602      	mov	r2, r0
 801b0f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b0f4:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801b0f6:	4618      	mov	r0, r3
 801b0f8:	3730      	adds	r7, #48	; 0x30
 801b0fa:	46bd      	mov	sp, r7
 801b0fc:	bd80      	pop	{r7, pc}

0801b0fe <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801b0fe:	b580      	push	{r7, lr}
 801b100:	b086      	sub	sp, #24
 801b102:	af00      	add	r7, sp, #0
 801b104:	6078      	str	r0, [r7, #4]
 801b106:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801b108:	687b      	ldr	r3, [r7, #4]
 801b10a:	6819      	ldr	r1, [r3, #0]
 801b10c:	f107 030c 	add.w	r3, r7, #12
 801b110:	2200      	movs	r2, #0
 801b112:	4618      	mov	r0, r3
 801b114:	f7ed ffec 	bl	80090f0 <osMessageGet>

  if(event.status == osEventMessage)
 801b118:	68fb      	ldr	r3, [r7, #12]
 801b11a:	2b10      	cmp	r3, #16
 801b11c:	d105      	bne.n	801b12a <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801b11e:	693b      	ldr	r3, [r7, #16]
 801b120:	461a      	mov	r2, r3
 801b122:	683b      	ldr	r3, [r7, #0]
 801b124:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801b126:	2300      	movs	r3, #0
 801b128:	e001      	b.n	801b12e <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801b12a:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801b12e:	4618      	mov	r0, r3
 801b130:	3718      	adds	r7, #24
 801b132:	46bd      	mov	sp, r7
 801b134:	bd80      	pop	{r7, pc}

0801b136 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801b136:	b480      	push	{r7}
 801b138:	b083      	sub	sp, #12
 801b13a:	af00      	add	r7, sp, #0
 801b13c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801b13e:	687b      	ldr	r3, [r7, #4]
 801b140:	681b      	ldr	r3, [r3, #0]
 801b142:	2b00      	cmp	r3, #0
 801b144:	d101      	bne.n	801b14a <sys_mbox_valid+0x14>
    return 0;
 801b146:	2300      	movs	r3, #0
 801b148:	e000      	b.n	801b14c <sys_mbox_valid+0x16>
  else
    return 1;
 801b14a:	2301      	movs	r3, #1
}
 801b14c:	4618      	mov	r0, r3
 801b14e:	370c      	adds	r7, #12
 801b150:	46bd      	mov	sp, r7
 801b152:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b156:	4770      	bx	lr

0801b158 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801b158:	b480      	push	{r7}
 801b15a:	b083      	sub	sp, #12
 801b15c:	af00      	add	r7, sp, #0
 801b15e:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801b160:	687b      	ldr	r3, [r7, #4]
 801b162:	2200      	movs	r2, #0
 801b164:	601a      	str	r2, [r3, #0]
}
 801b166:	bf00      	nop
 801b168:	370c      	adds	r7, #12
 801b16a:	46bd      	mov	sp, r7
 801b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b170:	4770      	bx	lr

0801b172 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801b172:	b580      	push	{r7, lr}
 801b174:	b084      	sub	sp, #16
 801b176:	af00      	add	r7, sp, #0
 801b178:	6078      	str	r0, [r7, #4]
 801b17a:	460b      	mov	r3, r1
 801b17c:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801b17e:	2300      	movs	r3, #0
 801b180:	60bb      	str	r3, [r7, #8]
 801b182:	2300      	movs	r3, #0
 801b184:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801b186:	f107 0308 	add.w	r3, r7, #8
 801b18a:	2101      	movs	r1, #1
 801b18c:	4618      	mov	r0, r3
 801b18e:	f7ed fe7d 	bl	8008e8c <osSemaphoreCreate>
 801b192:	4602      	mov	r2, r0
 801b194:	687b      	ldr	r3, [r7, #4]
 801b196:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801b198:	687b      	ldr	r3, [r7, #4]
 801b19a:	681b      	ldr	r3, [r3, #0]
 801b19c:	2b00      	cmp	r3, #0
 801b19e:	d102      	bne.n	801b1a6 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801b1a0:	f04f 33ff 	mov.w	r3, #4294967295
 801b1a4:	e009      	b.n	801b1ba <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801b1a6:	78fb      	ldrb	r3, [r7, #3]
 801b1a8:	2b00      	cmp	r3, #0
 801b1aa:	d105      	bne.n	801b1b8 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801b1ac:	687b      	ldr	r3, [r7, #4]
 801b1ae:	681b      	ldr	r3, [r3, #0]
 801b1b0:	2100      	movs	r1, #0
 801b1b2:	4618      	mov	r0, r3
 801b1b4:	f7ed fe9c 	bl	8008ef0 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801b1b8:	2300      	movs	r3, #0
}
 801b1ba:	4618      	mov	r0, r3
 801b1bc:	3710      	adds	r7, #16
 801b1be:	46bd      	mov	sp, r7
 801b1c0:	bd80      	pop	{r7, pc}

0801b1c2 <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801b1c2:	b580      	push	{r7, lr}
 801b1c4:	b084      	sub	sp, #16
 801b1c6:	af00      	add	r7, sp, #0
 801b1c8:	6078      	str	r0, [r7, #4]
 801b1ca:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801b1cc:	f7ed fd51 	bl	8008c72 <osKernelSysTick>
 801b1d0:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801b1d2:	683b      	ldr	r3, [r7, #0]
 801b1d4:	2b00      	cmp	r3, #0
 801b1d6:	d011      	beq.n	801b1fc <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801b1d8:	687b      	ldr	r3, [r7, #4]
 801b1da:	681b      	ldr	r3, [r3, #0]
 801b1dc:	6839      	ldr	r1, [r7, #0]
 801b1de:	4618      	mov	r0, r3
 801b1e0:	f7ed fe86 	bl	8008ef0 <osSemaphoreWait>
 801b1e4:	4603      	mov	r3, r0
 801b1e6:	2b00      	cmp	r3, #0
 801b1e8:	d105      	bne.n	801b1f6 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801b1ea:	f7ed fd42 	bl	8008c72 <osKernelSysTick>
 801b1ee:	4602      	mov	r2, r0
 801b1f0:	68fb      	ldr	r3, [r7, #12]
 801b1f2:	1ad3      	subs	r3, r2, r3
 801b1f4:	e012      	b.n	801b21c <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801b1f6:	f04f 33ff 	mov.w	r3, #4294967295
 801b1fa:	e00f      	b.n	801b21c <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801b1fc:	bf00      	nop
 801b1fe:	687b      	ldr	r3, [r7, #4]
 801b200:	681b      	ldr	r3, [r3, #0]
 801b202:	f04f 31ff 	mov.w	r1, #4294967295
 801b206:	4618      	mov	r0, r3
 801b208:	f7ed fe72 	bl	8008ef0 <osSemaphoreWait>
 801b20c:	4603      	mov	r3, r0
 801b20e:	2b00      	cmp	r3, #0
 801b210:	d1f5      	bne.n	801b1fe <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801b212:	f7ed fd2e 	bl	8008c72 <osKernelSysTick>
 801b216:	4602      	mov	r2, r0
 801b218:	68fb      	ldr	r3, [r7, #12]
 801b21a:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801b21c:	4618      	mov	r0, r3
 801b21e:	3710      	adds	r7, #16
 801b220:	46bd      	mov	sp, r7
 801b222:	bd80      	pop	{r7, pc}

0801b224 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801b224:	b580      	push	{r7, lr}
 801b226:	b082      	sub	sp, #8
 801b228:	af00      	add	r7, sp, #0
 801b22a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801b22c:	687b      	ldr	r3, [r7, #4]
 801b22e:	681b      	ldr	r3, [r3, #0]
 801b230:	4618      	mov	r0, r3
 801b232:	f7ed feab 	bl	8008f8c <osSemaphoreRelease>
}
 801b236:	bf00      	nop
 801b238:	3708      	adds	r7, #8
 801b23a:	46bd      	mov	sp, r7
 801b23c:	bd80      	pop	{r7, pc}

0801b23e <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801b23e:	b580      	push	{r7, lr}
 801b240:	b082      	sub	sp, #8
 801b242:	af00      	add	r7, sp, #0
 801b244:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801b246:	687b      	ldr	r3, [r7, #4]
 801b248:	681b      	ldr	r3, [r3, #0]
 801b24a:	4618      	mov	r0, r3
 801b24c:	f7ed fed4 	bl	8008ff8 <osSemaphoreDelete>
}
 801b250:	bf00      	nop
 801b252:	3708      	adds	r7, #8
 801b254:	46bd      	mov	sp, r7
 801b256:	bd80      	pop	{r7, pc}

0801b258 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801b258:	b480      	push	{r7}
 801b25a:	b083      	sub	sp, #12
 801b25c:	af00      	add	r7, sp, #0
 801b25e:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801b260:	687b      	ldr	r3, [r7, #4]
 801b262:	681b      	ldr	r3, [r3, #0]
 801b264:	2b00      	cmp	r3, #0
 801b266:	d101      	bne.n	801b26c <sys_sem_valid+0x14>
    return 0;
 801b268:	2300      	movs	r3, #0
 801b26a:	e000      	b.n	801b26e <sys_sem_valid+0x16>
  else
    return 1;
 801b26c:	2301      	movs	r3, #1
}
 801b26e:	4618      	mov	r0, r3
 801b270:	370c      	adds	r7, #12
 801b272:	46bd      	mov	sp, r7
 801b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b278:	4770      	bx	lr

0801b27a <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801b27a:	b480      	push	{r7}
 801b27c:	b083      	sub	sp, #12
 801b27e:	af00      	add	r7, sp, #0
 801b280:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801b282:	687b      	ldr	r3, [r7, #4]
 801b284:	2200      	movs	r2, #0
 801b286:	601a      	str	r2, [r3, #0]
}
 801b288:	bf00      	nop
 801b28a:	370c      	adds	r7, #12
 801b28c:	46bd      	mov	sp, r7
 801b28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b292:	4770      	bx	lr

0801b294 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801b294:	b580      	push	{r7, lr}
 801b296:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801b298:	4803      	ldr	r0, [pc, #12]	; (801b2a8 <sys_init+0x14>)
 801b29a:	f7ed fd5a 	bl	8008d52 <osMutexCreate>
 801b29e:	4603      	mov	r3, r0
 801b2a0:	4a02      	ldr	r2, [pc, #8]	; (801b2ac <sys_init+0x18>)
 801b2a2:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801b2a4:	bf00      	nop
 801b2a6:	bd80      	pop	{r7, pc}
 801b2a8:	08021d38 	.word	0x08021d38
 801b2ac:	2000d7dc 	.word	0x2000d7dc

0801b2b0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801b2b0:	b580      	push	{r7, lr}
 801b2b2:	b084      	sub	sp, #16
 801b2b4:	af00      	add	r7, sp, #0
 801b2b6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801b2b8:	2300      	movs	r3, #0
 801b2ba:	60bb      	str	r3, [r7, #8]
 801b2bc:	2300      	movs	r3, #0
 801b2be:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801b2c0:	f107 0308 	add.w	r3, r7, #8
 801b2c4:	4618      	mov	r0, r3
 801b2c6:	f7ed fd44 	bl	8008d52 <osMutexCreate>
 801b2ca:	4602      	mov	r2, r0
 801b2cc:	687b      	ldr	r3, [r7, #4]
 801b2ce:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801b2d0:	687b      	ldr	r3, [r7, #4]
 801b2d2:	681b      	ldr	r3, [r3, #0]
 801b2d4:	2b00      	cmp	r3, #0
 801b2d6:	d102      	bne.n	801b2de <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801b2d8:	f04f 33ff 	mov.w	r3, #4294967295
 801b2dc:	e000      	b.n	801b2e0 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801b2de:	2300      	movs	r3, #0
}
 801b2e0:	4618      	mov	r0, r3
 801b2e2:	3710      	adds	r7, #16
 801b2e4:	46bd      	mov	sp, r7
 801b2e6:	bd80      	pop	{r7, pc}

0801b2e8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801b2e8:	b580      	push	{r7, lr}
 801b2ea:	b082      	sub	sp, #8
 801b2ec:	af00      	add	r7, sp, #0
 801b2ee:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801b2f0:	687b      	ldr	r3, [r7, #4]
 801b2f2:	681b      	ldr	r3, [r3, #0]
 801b2f4:	f04f 31ff 	mov.w	r1, #4294967295
 801b2f8:	4618      	mov	r0, r3
 801b2fa:	f7ed fd43 	bl	8008d84 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801b2fe:	bf00      	nop
 801b300:	3708      	adds	r7, #8
 801b302:	46bd      	mov	sp, r7
 801b304:	bd80      	pop	{r7, pc}

0801b306 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801b306:	b580      	push	{r7, lr}
 801b308:	b082      	sub	sp, #8
 801b30a:	af00      	add	r7, sp, #0
 801b30c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801b30e:	687b      	ldr	r3, [r7, #4]
 801b310:	681b      	ldr	r3, [r3, #0]
 801b312:	4618      	mov	r0, r3
 801b314:	f7ed fd84 	bl	8008e20 <osMutexRelease>
}
 801b318:	bf00      	nop
 801b31a:	3708      	adds	r7, #8
 801b31c:	46bd      	mov	sp, r7
 801b31e:	bd80      	pop	{r7, pc}

0801b320 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801b320:	b580      	push	{r7, lr}
 801b322:	b08c      	sub	sp, #48	; 0x30
 801b324:	af00      	add	r7, sp, #0
 801b326:	60f8      	str	r0, [r7, #12]
 801b328:	60b9      	str	r1, [r7, #8]
 801b32a:	607a      	str	r2, [r7, #4]
 801b32c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801b32e:	f107 0314 	add.w	r3, r7, #20
 801b332:	2200      	movs	r2, #0
 801b334:	601a      	str	r2, [r3, #0]
 801b336:	605a      	str	r2, [r3, #4]
 801b338:	609a      	str	r2, [r3, #8]
 801b33a:	60da      	str	r2, [r3, #12]
 801b33c:	611a      	str	r2, [r3, #16]
 801b33e:	615a      	str	r2, [r3, #20]
 801b340:	619a      	str	r2, [r3, #24]
 801b342:	68fb      	ldr	r3, [r7, #12]
 801b344:	617b      	str	r3, [r7, #20]
 801b346:	68bb      	ldr	r3, [r7, #8]
 801b348:	61bb      	str	r3, [r7, #24]
 801b34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b34c:	b21b      	sxth	r3, r3
 801b34e:	83bb      	strh	r3, [r7, #28]
 801b350:	683b      	ldr	r3, [r7, #0]
 801b352:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 801b354:	f107 0314 	add.w	r3, r7, #20
 801b358:	6879      	ldr	r1, [r7, #4]
 801b35a:	4618      	mov	r0, r3
 801b35c:	f7ed fc99 	bl	8008c92 <osThreadCreate>
 801b360:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801b362:	4618      	mov	r0, r3
 801b364:	3730      	adds	r7, #48	; 0x30
 801b366:	46bd      	mov	sp, r7
 801b368:	bd80      	pop	{r7, pc}
	...

0801b36c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801b36c:	b580      	push	{r7, lr}
 801b36e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801b370:	4b04      	ldr	r3, [pc, #16]	; (801b384 <sys_arch_protect+0x18>)
 801b372:	681b      	ldr	r3, [r3, #0]
 801b374:	f04f 31ff 	mov.w	r1, #4294967295
 801b378:	4618      	mov	r0, r3
 801b37a:	f7ed fd03 	bl	8008d84 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801b37e:	2301      	movs	r3, #1
}
 801b380:	4618      	mov	r0, r3
 801b382:	bd80      	pop	{r7, pc}
 801b384:	2000d7dc 	.word	0x2000d7dc

0801b388 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801b388:	b580      	push	{r7, lr}
 801b38a:	b082      	sub	sp, #8
 801b38c:	af00      	add	r7, sp, #0
 801b38e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801b390:	4b04      	ldr	r3, [pc, #16]	; (801b3a4 <sys_arch_unprotect+0x1c>)
 801b392:	681b      	ldr	r3, [r3, #0]
 801b394:	4618      	mov	r0, r3
 801b396:	f7ed fd43 	bl	8008e20 <osMutexRelease>
}
 801b39a:	bf00      	nop
 801b39c:	3708      	adds	r7, #8
 801b39e:	46bd      	mov	sp, r7
 801b3a0:	bd80      	pop	{r7, pc}
 801b3a2:	bf00      	nop
 801b3a4:	2000d7dc 	.word	0x2000d7dc

0801b3a8 <__libc_init_array>:
 801b3a8:	b570      	push	{r4, r5, r6, lr}
 801b3aa:	4d0d      	ldr	r5, [pc, #52]	; (801b3e0 <__libc_init_array+0x38>)
 801b3ac:	4c0d      	ldr	r4, [pc, #52]	; (801b3e4 <__libc_init_array+0x3c>)
 801b3ae:	1b64      	subs	r4, r4, r5
 801b3b0:	10a4      	asrs	r4, r4, #2
 801b3b2:	2600      	movs	r6, #0
 801b3b4:	42a6      	cmp	r6, r4
 801b3b6:	d109      	bne.n	801b3cc <__libc_init_array+0x24>
 801b3b8:	4d0b      	ldr	r5, [pc, #44]	; (801b3e8 <__libc_init_array+0x40>)
 801b3ba:	4c0c      	ldr	r4, [pc, #48]	; (801b3ec <__libc_init_array+0x44>)
 801b3bc:	f002 fe0a 	bl	801dfd4 <_init>
 801b3c0:	1b64      	subs	r4, r4, r5
 801b3c2:	10a4      	asrs	r4, r4, #2
 801b3c4:	2600      	movs	r6, #0
 801b3c6:	42a6      	cmp	r6, r4
 801b3c8:	d105      	bne.n	801b3d6 <__libc_init_array+0x2e>
 801b3ca:	bd70      	pop	{r4, r5, r6, pc}
 801b3cc:	f855 3b04 	ldr.w	r3, [r5], #4
 801b3d0:	4798      	blx	r3
 801b3d2:	3601      	adds	r6, #1
 801b3d4:	e7ee      	b.n	801b3b4 <__libc_init_array+0xc>
 801b3d6:	f855 3b04 	ldr.w	r3, [r5], #4
 801b3da:	4798      	blx	r3
 801b3dc:	3601      	adds	r6, #1
 801b3de:	e7f2      	b.n	801b3c6 <__libc_init_array+0x1e>
 801b3e0:	08022190 	.word	0x08022190
 801b3e4:	08022190 	.word	0x08022190
 801b3e8:	08022190 	.word	0x08022190
 801b3ec:	08022194 	.word	0x08022194

0801b3f0 <memcmp>:
 801b3f0:	b530      	push	{r4, r5, lr}
 801b3f2:	3901      	subs	r1, #1
 801b3f4:	2400      	movs	r4, #0
 801b3f6:	42a2      	cmp	r2, r4
 801b3f8:	d101      	bne.n	801b3fe <memcmp+0xe>
 801b3fa:	2000      	movs	r0, #0
 801b3fc:	e005      	b.n	801b40a <memcmp+0x1a>
 801b3fe:	5d03      	ldrb	r3, [r0, r4]
 801b400:	3401      	adds	r4, #1
 801b402:	5d0d      	ldrb	r5, [r1, r4]
 801b404:	42ab      	cmp	r3, r5
 801b406:	d0f6      	beq.n	801b3f6 <memcmp+0x6>
 801b408:	1b58      	subs	r0, r3, r5
 801b40a:	bd30      	pop	{r4, r5, pc}

0801b40c <memcpy>:
 801b40c:	440a      	add	r2, r1
 801b40e:	4291      	cmp	r1, r2
 801b410:	f100 33ff 	add.w	r3, r0, #4294967295
 801b414:	d100      	bne.n	801b418 <memcpy+0xc>
 801b416:	4770      	bx	lr
 801b418:	b510      	push	{r4, lr}
 801b41a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b41e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b422:	4291      	cmp	r1, r2
 801b424:	d1f9      	bne.n	801b41a <memcpy+0xe>
 801b426:	bd10      	pop	{r4, pc}

0801b428 <memset>:
 801b428:	4402      	add	r2, r0
 801b42a:	4603      	mov	r3, r0
 801b42c:	4293      	cmp	r3, r2
 801b42e:	d100      	bne.n	801b432 <memset+0xa>
 801b430:	4770      	bx	lr
 801b432:	f803 1b01 	strb.w	r1, [r3], #1
 801b436:	e7f9      	b.n	801b42c <memset+0x4>

0801b438 <__cvt>:
 801b438:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b43a:	ed2d 8b02 	vpush	{d8}
 801b43e:	eeb0 8b40 	vmov.f64	d8, d0
 801b442:	b085      	sub	sp, #20
 801b444:	4617      	mov	r7, r2
 801b446:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801b448:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801b44a:	ee18 2a90 	vmov	r2, s17
 801b44e:	f025 0520 	bic.w	r5, r5, #32
 801b452:	2a00      	cmp	r2, #0
 801b454:	bfb6      	itet	lt
 801b456:	222d      	movlt	r2, #45	; 0x2d
 801b458:	2200      	movge	r2, #0
 801b45a:	eeb1 8b40 	vneglt.f64	d8, d0
 801b45e:	2d46      	cmp	r5, #70	; 0x46
 801b460:	460c      	mov	r4, r1
 801b462:	701a      	strb	r2, [r3, #0]
 801b464:	d004      	beq.n	801b470 <__cvt+0x38>
 801b466:	2d45      	cmp	r5, #69	; 0x45
 801b468:	d100      	bne.n	801b46c <__cvt+0x34>
 801b46a:	3401      	adds	r4, #1
 801b46c:	2102      	movs	r1, #2
 801b46e:	e000      	b.n	801b472 <__cvt+0x3a>
 801b470:	2103      	movs	r1, #3
 801b472:	ab03      	add	r3, sp, #12
 801b474:	9301      	str	r3, [sp, #4]
 801b476:	ab02      	add	r3, sp, #8
 801b478:	9300      	str	r3, [sp, #0]
 801b47a:	4622      	mov	r2, r4
 801b47c:	4633      	mov	r3, r6
 801b47e:	eeb0 0b48 	vmov.f64	d0, d8
 801b482:	f000 ff21 	bl	801c2c8 <_dtoa_r>
 801b486:	2d47      	cmp	r5, #71	; 0x47
 801b488:	d109      	bne.n	801b49e <__cvt+0x66>
 801b48a:	07fb      	lsls	r3, r7, #31
 801b48c:	d407      	bmi.n	801b49e <__cvt+0x66>
 801b48e:	9b03      	ldr	r3, [sp, #12]
 801b490:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b492:	1a1b      	subs	r3, r3, r0
 801b494:	6013      	str	r3, [r2, #0]
 801b496:	b005      	add	sp, #20
 801b498:	ecbd 8b02 	vpop	{d8}
 801b49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b49e:	2d46      	cmp	r5, #70	; 0x46
 801b4a0:	eb00 0204 	add.w	r2, r0, r4
 801b4a4:	d10c      	bne.n	801b4c0 <__cvt+0x88>
 801b4a6:	7803      	ldrb	r3, [r0, #0]
 801b4a8:	2b30      	cmp	r3, #48	; 0x30
 801b4aa:	d107      	bne.n	801b4bc <__cvt+0x84>
 801b4ac:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b4b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4b4:	bf1c      	itt	ne
 801b4b6:	f1c4 0401 	rsbne	r4, r4, #1
 801b4ba:	6034      	strne	r4, [r6, #0]
 801b4bc:	6833      	ldr	r3, [r6, #0]
 801b4be:	441a      	add	r2, r3
 801b4c0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b4c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4c8:	bf08      	it	eq
 801b4ca:	9203      	streq	r2, [sp, #12]
 801b4cc:	2130      	movs	r1, #48	; 0x30
 801b4ce:	9b03      	ldr	r3, [sp, #12]
 801b4d0:	4293      	cmp	r3, r2
 801b4d2:	d2dc      	bcs.n	801b48e <__cvt+0x56>
 801b4d4:	1c5c      	adds	r4, r3, #1
 801b4d6:	9403      	str	r4, [sp, #12]
 801b4d8:	7019      	strb	r1, [r3, #0]
 801b4da:	e7f8      	b.n	801b4ce <__cvt+0x96>

0801b4dc <__exponent>:
 801b4dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b4de:	4603      	mov	r3, r0
 801b4e0:	2900      	cmp	r1, #0
 801b4e2:	bfb8      	it	lt
 801b4e4:	4249      	neglt	r1, r1
 801b4e6:	f803 2b02 	strb.w	r2, [r3], #2
 801b4ea:	bfb4      	ite	lt
 801b4ec:	222d      	movlt	r2, #45	; 0x2d
 801b4ee:	222b      	movge	r2, #43	; 0x2b
 801b4f0:	2909      	cmp	r1, #9
 801b4f2:	7042      	strb	r2, [r0, #1]
 801b4f4:	dd2a      	ble.n	801b54c <__exponent+0x70>
 801b4f6:	f10d 0407 	add.w	r4, sp, #7
 801b4fa:	46a4      	mov	ip, r4
 801b4fc:	270a      	movs	r7, #10
 801b4fe:	46a6      	mov	lr, r4
 801b500:	460a      	mov	r2, r1
 801b502:	fb91 f6f7 	sdiv	r6, r1, r7
 801b506:	fb07 1516 	mls	r5, r7, r6, r1
 801b50a:	3530      	adds	r5, #48	; 0x30
 801b50c:	2a63      	cmp	r2, #99	; 0x63
 801b50e:	f104 34ff 	add.w	r4, r4, #4294967295
 801b512:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801b516:	4631      	mov	r1, r6
 801b518:	dcf1      	bgt.n	801b4fe <__exponent+0x22>
 801b51a:	3130      	adds	r1, #48	; 0x30
 801b51c:	f1ae 0502 	sub.w	r5, lr, #2
 801b520:	f804 1c01 	strb.w	r1, [r4, #-1]
 801b524:	1c44      	adds	r4, r0, #1
 801b526:	4629      	mov	r1, r5
 801b528:	4561      	cmp	r1, ip
 801b52a:	d30a      	bcc.n	801b542 <__exponent+0x66>
 801b52c:	f10d 0209 	add.w	r2, sp, #9
 801b530:	eba2 020e 	sub.w	r2, r2, lr
 801b534:	4565      	cmp	r5, ip
 801b536:	bf88      	it	hi
 801b538:	2200      	movhi	r2, #0
 801b53a:	4413      	add	r3, r2
 801b53c:	1a18      	subs	r0, r3, r0
 801b53e:	b003      	add	sp, #12
 801b540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b542:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b546:	f804 2f01 	strb.w	r2, [r4, #1]!
 801b54a:	e7ed      	b.n	801b528 <__exponent+0x4c>
 801b54c:	2330      	movs	r3, #48	; 0x30
 801b54e:	3130      	adds	r1, #48	; 0x30
 801b550:	7083      	strb	r3, [r0, #2]
 801b552:	70c1      	strb	r1, [r0, #3]
 801b554:	1d03      	adds	r3, r0, #4
 801b556:	e7f1      	b.n	801b53c <__exponent+0x60>

0801b558 <_printf_float>:
 801b558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b55c:	b08b      	sub	sp, #44	; 0x2c
 801b55e:	460c      	mov	r4, r1
 801b560:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801b564:	4616      	mov	r6, r2
 801b566:	461f      	mov	r7, r3
 801b568:	4605      	mov	r5, r0
 801b56a:	f001 fdf9 	bl	801d160 <_localeconv_r>
 801b56e:	f8d0 b000 	ldr.w	fp, [r0]
 801b572:	4658      	mov	r0, fp
 801b574:	f7e4 fe64 	bl	8000240 <strlen>
 801b578:	2300      	movs	r3, #0
 801b57a:	9308      	str	r3, [sp, #32]
 801b57c:	f8d8 3000 	ldr.w	r3, [r8]
 801b580:	f894 9018 	ldrb.w	r9, [r4, #24]
 801b584:	6822      	ldr	r2, [r4, #0]
 801b586:	3307      	adds	r3, #7
 801b588:	f023 0307 	bic.w	r3, r3, #7
 801b58c:	f103 0108 	add.w	r1, r3, #8
 801b590:	f8c8 1000 	str.w	r1, [r8]
 801b594:	4682      	mov	sl, r0
 801b596:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b59a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801b59e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 801b800 <_printf_float+0x2a8>
 801b5a2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801b5a6:	eeb0 6bc0 	vabs.f64	d6, d0
 801b5aa:	eeb4 6b47 	vcmp.f64	d6, d7
 801b5ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5b2:	dd24      	ble.n	801b5fe <_printf_float+0xa6>
 801b5b4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801b5b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5bc:	d502      	bpl.n	801b5c4 <_printf_float+0x6c>
 801b5be:	232d      	movs	r3, #45	; 0x2d
 801b5c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b5c4:	4b90      	ldr	r3, [pc, #576]	; (801b808 <_printf_float+0x2b0>)
 801b5c6:	4891      	ldr	r0, [pc, #580]	; (801b80c <_printf_float+0x2b4>)
 801b5c8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801b5cc:	bf94      	ite	ls
 801b5ce:	4698      	movls	r8, r3
 801b5d0:	4680      	movhi	r8, r0
 801b5d2:	2303      	movs	r3, #3
 801b5d4:	6123      	str	r3, [r4, #16]
 801b5d6:	f022 0204 	bic.w	r2, r2, #4
 801b5da:	2300      	movs	r3, #0
 801b5dc:	6022      	str	r2, [r4, #0]
 801b5de:	9304      	str	r3, [sp, #16]
 801b5e0:	9700      	str	r7, [sp, #0]
 801b5e2:	4633      	mov	r3, r6
 801b5e4:	aa09      	add	r2, sp, #36	; 0x24
 801b5e6:	4621      	mov	r1, r4
 801b5e8:	4628      	mov	r0, r5
 801b5ea:	f000 f9d3 	bl	801b994 <_printf_common>
 801b5ee:	3001      	adds	r0, #1
 801b5f0:	f040 808a 	bne.w	801b708 <_printf_float+0x1b0>
 801b5f4:	f04f 30ff 	mov.w	r0, #4294967295
 801b5f8:	b00b      	add	sp, #44	; 0x2c
 801b5fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b5fe:	eeb4 0b40 	vcmp.f64	d0, d0
 801b602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b606:	d709      	bvc.n	801b61c <_printf_float+0xc4>
 801b608:	ee10 3a90 	vmov	r3, s1
 801b60c:	2b00      	cmp	r3, #0
 801b60e:	bfbc      	itt	lt
 801b610:	232d      	movlt	r3, #45	; 0x2d
 801b612:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801b616:	487e      	ldr	r0, [pc, #504]	; (801b810 <_printf_float+0x2b8>)
 801b618:	4b7e      	ldr	r3, [pc, #504]	; (801b814 <_printf_float+0x2bc>)
 801b61a:	e7d5      	b.n	801b5c8 <_printf_float+0x70>
 801b61c:	6863      	ldr	r3, [r4, #4]
 801b61e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801b622:	9104      	str	r1, [sp, #16]
 801b624:	1c59      	adds	r1, r3, #1
 801b626:	d13c      	bne.n	801b6a2 <_printf_float+0x14a>
 801b628:	2306      	movs	r3, #6
 801b62a:	6063      	str	r3, [r4, #4]
 801b62c:	2300      	movs	r3, #0
 801b62e:	9303      	str	r3, [sp, #12]
 801b630:	ab08      	add	r3, sp, #32
 801b632:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801b636:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801b63a:	ab07      	add	r3, sp, #28
 801b63c:	6861      	ldr	r1, [r4, #4]
 801b63e:	9300      	str	r3, [sp, #0]
 801b640:	6022      	str	r2, [r4, #0]
 801b642:	f10d 031b 	add.w	r3, sp, #27
 801b646:	4628      	mov	r0, r5
 801b648:	f7ff fef6 	bl	801b438 <__cvt>
 801b64c:	9b04      	ldr	r3, [sp, #16]
 801b64e:	9907      	ldr	r1, [sp, #28]
 801b650:	2b47      	cmp	r3, #71	; 0x47
 801b652:	4680      	mov	r8, r0
 801b654:	d108      	bne.n	801b668 <_printf_float+0x110>
 801b656:	1cc8      	adds	r0, r1, #3
 801b658:	db02      	blt.n	801b660 <_printf_float+0x108>
 801b65a:	6863      	ldr	r3, [r4, #4]
 801b65c:	4299      	cmp	r1, r3
 801b65e:	dd41      	ble.n	801b6e4 <_printf_float+0x18c>
 801b660:	f1a9 0902 	sub.w	r9, r9, #2
 801b664:	fa5f f989 	uxtb.w	r9, r9
 801b668:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801b66c:	d820      	bhi.n	801b6b0 <_printf_float+0x158>
 801b66e:	3901      	subs	r1, #1
 801b670:	464a      	mov	r2, r9
 801b672:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801b676:	9107      	str	r1, [sp, #28]
 801b678:	f7ff ff30 	bl	801b4dc <__exponent>
 801b67c:	9a08      	ldr	r2, [sp, #32]
 801b67e:	9004      	str	r0, [sp, #16]
 801b680:	1813      	adds	r3, r2, r0
 801b682:	2a01      	cmp	r2, #1
 801b684:	6123      	str	r3, [r4, #16]
 801b686:	dc02      	bgt.n	801b68e <_printf_float+0x136>
 801b688:	6822      	ldr	r2, [r4, #0]
 801b68a:	07d2      	lsls	r2, r2, #31
 801b68c:	d501      	bpl.n	801b692 <_printf_float+0x13a>
 801b68e:	3301      	adds	r3, #1
 801b690:	6123      	str	r3, [r4, #16]
 801b692:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801b696:	2b00      	cmp	r3, #0
 801b698:	d0a2      	beq.n	801b5e0 <_printf_float+0x88>
 801b69a:	232d      	movs	r3, #45	; 0x2d
 801b69c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b6a0:	e79e      	b.n	801b5e0 <_printf_float+0x88>
 801b6a2:	9904      	ldr	r1, [sp, #16]
 801b6a4:	2947      	cmp	r1, #71	; 0x47
 801b6a6:	d1c1      	bne.n	801b62c <_printf_float+0xd4>
 801b6a8:	2b00      	cmp	r3, #0
 801b6aa:	d1bf      	bne.n	801b62c <_printf_float+0xd4>
 801b6ac:	2301      	movs	r3, #1
 801b6ae:	e7bc      	b.n	801b62a <_printf_float+0xd2>
 801b6b0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801b6b4:	d118      	bne.n	801b6e8 <_printf_float+0x190>
 801b6b6:	2900      	cmp	r1, #0
 801b6b8:	6863      	ldr	r3, [r4, #4]
 801b6ba:	dd0b      	ble.n	801b6d4 <_printf_float+0x17c>
 801b6bc:	6121      	str	r1, [r4, #16]
 801b6be:	b913      	cbnz	r3, 801b6c6 <_printf_float+0x16e>
 801b6c0:	6822      	ldr	r2, [r4, #0]
 801b6c2:	07d0      	lsls	r0, r2, #31
 801b6c4:	d502      	bpl.n	801b6cc <_printf_float+0x174>
 801b6c6:	3301      	adds	r3, #1
 801b6c8:	440b      	add	r3, r1
 801b6ca:	6123      	str	r3, [r4, #16]
 801b6cc:	2300      	movs	r3, #0
 801b6ce:	65a1      	str	r1, [r4, #88]	; 0x58
 801b6d0:	9304      	str	r3, [sp, #16]
 801b6d2:	e7de      	b.n	801b692 <_printf_float+0x13a>
 801b6d4:	b913      	cbnz	r3, 801b6dc <_printf_float+0x184>
 801b6d6:	6822      	ldr	r2, [r4, #0]
 801b6d8:	07d2      	lsls	r2, r2, #31
 801b6da:	d501      	bpl.n	801b6e0 <_printf_float+0x188>
 801b6dc:	3302      	adds	r3, #2
 801b6de:	e7f4      	b.n	801b6ca <_printf_float+0x172>
 801b6e0:	2301      	movs	r3, #1
 801b6e2:	e7f2      	b.n	801b6ca <_printf_float+0x172>
 801b6e4:	f04f 0967 	mov.w	r9, #103	; 0x67
 801b6e8:	9b08      	ldr	r3, [sp, #32]
 801b6ea:	4299      	cmp	r1, r3
 801b6ec:	db05      	blt.n	801b6fa <_printf_float+0x1a2>
 801b6ee:	6823      	ldr	r3, [r4, #0]
 801b6f0:	6121      	str	r1, [r4, #16]
 801b6f2:	07d8      	lsls	r0, r3, #31
 801b6f4:	d5ea      	bpl.n	801b6cc <_printf_float+0x174>
 801b6f6:	1c4b      	adds	r3, r1, #1
 801b6f8:	e7e7      	b.n	801b6ca <_printf_float+0x172>
 801b6fa:	2900      	cmp	r1, #0
 801b6fc:	bfd4      	ite	le
 801b6fe:	f1c1 0202 	rsble	r2, r1, #2
 801b702:	2201      	movgt	r2, #1
 801b704:	4413      	add	r3, r2
 801b706:	e7e0      	b.n	801b6ca <_printf_float+0x172>
 801b708:	6823      	ldr	r3, [r4, #0]
 801b70a:	055a      	lsls	r2, r3, #21
 801b70c:	d407      	bmi.n	801b71e <_printf_float+0x1c6>
 801b70e:	6923      	ldr	r3, [r4, #16]
 801b710:	4642      	mov	r2, r8
 801b712:	4631      	mov	r1, r6
 801b714:	4628      	mov	r0, r5
 801b716:	47b8      	blx	r7
 801b718:	3001      	adds	r0, #1
 801b71a:	d12a      	bne.n	801b772 <_printf_float+0x21a>
 801b71c:	e76a      	b.n	801b5f4 <_printf_float+0x9c>
 801b71e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801b722:	f240 80e2 	bls.w	801b8ea <_printf_float+0x392>
 801b726:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801b72a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b732:	d133      	bne.n	801b79c <_printf_float+0x244>
 801b734:	4a38      	ldr	r2, [pc, #224]	; (801b818 <_printf_float+0x2c0>)
 801b736:	2301      	movs	r3, #1
 801b738:	4631      	mov	r1, r6
 801b73a:	4628      	mov	r0, r5
 801b73c:	47b8      	blx	r7
 801b73e:	3001      	adds	r0, #1
 801b740:	f43f af58 	beq.w	801b5f4 <_printf_float+0x9c>
 801b744:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b748:	429a      	cmp	r2, r3
 801b74a:	db02      	blt.n	801b752 <_printf_float+0x1fa>
 801b74c:	6823      	ldr	r3, [r4, #0]
 801b74e:	07d8      	lsls	r0, r3, #31
 801b750:	d50f      	bpl.n	801b772 <_printf_float+0x21a>
 801b752:	4653      	mov	r3, sl
 801b754:	465a      	mov	r2, fp
 801b756:	4631      	mov	r1, r6
 801b758:	4628      	mov	r0, r5
 801b75a:	47b8      	blx	r7
 801b75c:	3001      	adds	r0, #1
 801b75e:	f43f af49 	beq.w	801b5f4 <_printf_float+0x9c>
 801b762:	f04f 0800 	mov.w	r8, #0
 801b766:	f104 091a 	add.w	r9, r4, #26
 801b76a:	9b08      	ldr	r3, [sp, #32]
 801b76c:	3b01      	subs	r3, #1
 801b76e:	4543      	cmp	r3, r8
 801b770:	dc09      	bgt.n	801b786 <_printf_float+0x22e>
 801b772:	6823      	ldr	r3, [r4, #0]
 801b774:	079b      	lsls	r3, r3, #30
 801b776:	f100 8108 	bmi.w	801b98a <_printf_float+0x432>
 801b77a:	68e0      	ldr	r0, [r4, #12]
 801b77c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b77e:	4298      	cmp	r0, r3
 801b780:	bfb8      	it	lt
 801b782:	4618      	movlt	r0, r3
 801b784:	e738      	b.n	801b5f8 <_printf_float+0xa0>
 801b786:	2301      	movs	r3, #1
 801b788:	464a      	mov	r2, r9
 801b78a:	4631      	mov	r1, r6
 801b78c:	4628      	mov	r0, r5
 801b78e:	47b8      	blx	r7
 801b790:	3001      	adds	r0, #1
 801b792:	f43f af2f 	beq.w	801b5f4 <_printf_float+0x9c>
 801b796:	f108 0801 	add.w	r8, r8, #1
 801b79a:	e7e6      	b.n	801b76a <_printf_float+0x212>
 801b79c:	9b07      	ldr	r3, [sp, #28]
 801b79e:	2b00      	cmp	r3, #0
 801b7a0:	dc3c      	bgt.n	801b81c <_printf_float+0x2c4>
 801b7a2:	4a1d      	ldr	r2, [pc, #116]	; (801b818 <_printf_float+0x2c0>)
 801b7a4:	2301      	movs	r3, #1
 801b7a6:	4631      	mov	r1, r6
 801b7a8:	4628      	mov	r0, r5
 801b7aa:	47b8      	blx	r7
 801b7ac:	3001      	adds	r0, #1
 801b7ae:	f43f af21 	beq.w	801b5f4 <_printf_float+0x9c>
 801b7b2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b7b6:	4313      	orrs	r3, r2
 801b7b8:	d102      	bne.n	801b7c0 <_printf_float+0x268>
 801b7ba:	6823      	ldr	r3, [r4, #0]
 801b7bc:	07d9      	lsls	r1, r3, #31
 801b7be:	d5d8      	bpl.n	801b772 <_printf_float+0x21a>
 801b7c0:	4653      	mov	r3, sl
 801b7c2:	465a      	mov	r2, fp
 801b7c4:	4631      	mov	r1, r6
 801b7c6:	4628      	mov	r0, r5
 801b7c8:	47b8      	blx	r7
 801b7ca:	3001      	adds	r0, #1
 801b7cc:	f43f af12 	beq.w	801b5f4 <_printf_float+0x9c>
 801b7d0:	f04f 0900 	mov.w	r9, #0
 801b7d4:	f104 0a1a 	add.w	sl, r4, #26
 801b7d8:	9b07      	ldr	r3, [sp, #28]
 801b7da:	425b      	negs	r3, r3
 801b7dc:	454b      	cmp	r3, r9
 801b7de:	dc01      	bgt.n	801b7e4 <_printf_float+0x28c>
 801b7e0:	9b08      	ldr	r3, [sp, #32]
 801b7e2:	e795      	b.n	801b710 <_printf_float+0x1b8>
 801b7e4:	2301      	movs	r3, #1
 801b7e6:	4652      	mov	r2, sl
 801b7e8:	4631      	mov	r1, r6
 801b7ea:	4628      	mov	r0, r5
 801b7ec:	47b8      	blx	r7
 801b7ee:	3001      	adds	r0, #1
 801b7f0:	f43f af00 	beq.w	801b5f4 <_printf_float+0x9c>
 801b7f4:	f109 0901 	add.w	r9, r9, #1
 801b7f8:	e7ee      	b.n	801b7d8 <_printf_float+0x280>
 801b7fa:	bf00      	nop
 801b7fc:	f3af 8000 	nop.w
 801b800:	ffffffff 	.word	0xffffffff
 801b804:	7fefffff 	.word	0x7fefffff
 801b808:	08021e48 	.word	0x08021e48
 801b80c:	08021e4c 	.word	0x08021e4c
 801b810:	08021e54 	.word	0x08021e54
 801b814:	08021e50 	.word	0x08021e50
 801b818:	08021e58 	.word	0x08021e58
 801b81c:	9a08      	ldr	r2, [sp, #32]
 801b81e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b820:	429a      	cmp	r2, r3
 801b822:	bfa8      	it	ge
 801b824:	461a      	movge	r2, r3
 801b826:	2a00      	cmp	r2, #0
 801b828:	4691      	mov	r9, r2
 801b82a:	dc38      	bgt.n	801b89e <_printf_float+0x346>
 801b82c:	2300      	movs	r3, #0
 801b82e:	9305      	str	r3, [sp, #20]
 801b830:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b834:	f104 021a 	add.w	r2, r4, #26
 801b838:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b83a:	9905      	ldr	r1, [sp, #20]
 801b83c:	9304      	str	r3, [sp, #16]
 801b83e:	eba3 0309 	sub.w	r3, r3, r9
 801b842:	428b      	cmp	r3, r1
 801b844:	dc33      	bgt.n	801b8ae <_printf_float+0x356>
 801b846:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b84a:	429a      	cmp	r2, r3
 801b84c:	db3c      	blt.n	801b8c8 <_printf_float+0x370>
 801b84e:	6823      	ldr	r3, [r4, #0]
 801b850:	07da      	lsls	r2, r3, #31
 801b852:	d439      	bmi.n	801b8c8 <_printf_float+0x370>
 801b854:	9a08      	ldr	r2, [sp, #32]
 801b856:	9b04      	ldr	r3, [sp, #16]
 801b858:	9907      	ldr	r1, [sp, #28]
 801b85a:	1ad3      	subs	r3, r2, r3
 801b85c:	eba2 0901 	sub.w	r9, r2, r1
 801b860:	4599      	cmp	r9, r3
 801b862:	bfa8      	it	ge
 801b864:	4699      	movge	r9, r3
 801b866:	f1b9 0f00 	cmp.w	r9, #0
 801b86a:	dc35      	bgt.n	801b8d8 <_printf_float+0x380>
 801b86c:	f04f 0800 	mov.w	r8, #0
 801b870:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b874:	f104 0a1a 	add.w	sl, r4, #26
 801b878:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b87c:	1a9b      	subs	r3, r3, r2
 801b87e:	eba3 0309 	sub.w	r3, r3, r9
 801b882:	4543      	cmp	r3, r8
 801b884:	f77f af75 	ble.w	801b772 <_printf_float+0x21a>
 801b888:	2301      	movs	r3, #1
 801b88a:	4652      	mov	r2, sl
 801b88c:	4631      	mov	r1, r6
 801b88e:	4628      	mov	r0, r5
 801b890:	47b8      	blx	r7
 801b892:	3001      	adds	r0, #1
 801b894:	f43f aeae 	beq.w	801b5f4 <_printf_float+0x9c>
 801b898:	f108 0801 	add.w	r8, r8, #1
 801b89c:	e7ec      	b.n	801b878 <_printf_float+0x320>
 801b89e:	4613      	mov	r3, r2
 801b8a0:	4631      	mov	r1, r6
 801b8a2:	4642      	mov	r2, r8
 801b8a4:	4628      	mov	r0, r5
 801b8a6:	47b8      	blx	r7
 801b8a8:	3001      	adds	r0, #1
 801b8aa:	d1bf      	bne.n	801b82c <_printf_float+0x2d4>
 801b8ac:	e6a2      	b.n	801b5f4 <_printf_float+0x9c>
 801b8ae:	2301      	movs	r3, #1
 801b8b0:	4631      	mov	r1, r6
 801b8b2:	4628      	mov	r0, r5
 801b8b4:	9204      	str	r2, [sp, #16]
 801b8b6:	47b8      	blx	r7
 801b8b8:	3001      	adds	r0, #1
 801b8ba:	f43f ae9b 	beq.w	801b5f4 <_printf_float+0x9c>
 801b8be:	9b05      	ldr	r3, [sp, #20]
 801b8c0:	9a04      	ldr	r2, [sp, #16]
 801b8c2:	3301      	adds	r3, #1
 801b8c4:	9305      	str	r3, [sp, #20]
 801b8c6:	e7b7      	b.n	801b838 <_printf_float+0x2e0>
 801b8c8:	4653      	mov	r3, sl
 801b8ca:	465a      	mov	r2, fp
 801b8cc:	4631      	mov	r1, r6
 801b8ce:	4628      	mov	r0, r5
 801b8d0:	47b8      	blx	r7
 801b8d2:	3001      	adds	r0, #1
 801b8d4:	d1be      	bne.n	801b854 <_printf_float+0x2fc>
 801b8d6:	e68d      	b.n	801b5f4 <_printf_float+0x9c>
 801b8d8:	9a04      	ldr	r2, [sp, #16]
 801b8da:	464b      	mov	r3, r9
 801b8dc:	4442      	add	r2, r8
 801b8de:	4631      	mov	r1, r6
 801b8e0:	4628      	mov	r0, r5
 801b8e2:	47b8      	blx	r7
 801b8e4:	3001      	adds	r0, #1
 801b8e6:	d1c1      	bne.n	801b86c <_printf_float+0x314>
 801b8e8:	e684      	b.n	801b5f4 <_printf_float+0x9c>
 801b8ea:	9a08      	ldr	r2, [sp, #32]
 801b8ec:	2a01      	cmp	r2, #1
 801b8ee:	dc01      	bgt.n	801b8f4 <_printf_float+0x39c>
 801b8f0:	07db      	lsls	r3, r3, #31
 801b8f2:	d537      	bpl.n	801b964 <_printf_float+0x40c>
 801b8f4:	2301      	movs	r3, #1
 801b8f6:	4642      	mov	r2, r8
 801b8f8:	4631      	mov	r1, r6
 801b8fa:	4628      	mov	r0, r5
 801b8fc:	47b8      	blx	r7
 801b8fe:	3001      	adds	r0, #1
 801b900:	f43f ae78 	beq.w	801b5f4 <_printf_float+0x9c>
 801b904:	4653      	mov	r3, sl
 801b906:	465a      	mov	r2, fp
 801b908:	4631      	mov	r1, r6
 801b90a:	4628      	mov	r0, r5
 801b90c:	47b8      	blx	r7
 801b90e:	3001      	adds	r0, #1
 801b910:	f43f ae70 	beq.w	801b5f4 <_printf_float+0x9c>
 801b914:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801b918:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b920:	d01b      	beq.n	801b95a <_printf_float+0x402>
 801b922:	9b08      	ldr	r3, [sp, #32]
 801b924:	f108 0201 	add.w	r2, r8, #1
 801b928:	3b01      	subs	r3, #1
 801b92a:	4631      	mov	r1, r6
 801b92c:	4628      	mov	r0, r5
 801b92e:	47b8      	blx	r7
 801b930:	3001      	adds	r0, #1
 801b932:	d10e      	bne.n	801b952 <_printf_float+0x3fa>
 801b934:	e65e      	b.n	801b5f4 <_printf_float+0x9c>
 801b936:	2301      	movs	r3, #1
 801b938:	464a      	mov	r2, r9
 801b93a:	4631      	mov	r1, r6
 801b93c:	4628      	mov	r0, r5
 801b93e:	47b8      	blx	r7
 801b940:	3001      	adds	r0, #1
 801b942:	f43f ae57 	beq.w	801b5f4 <_printf_float+0x9c>
 801b946:	f108 0801 	add.w	r8, r8, #1
 801b94a:	9b08      	ldr	r3, [sp, #32]
 801b94c:	3b01      	subs	r3, #1
 801b94e:	4543      	cmp	r3, r8
 801b950:	dcf1      	bgt.n	801b936 <_printf_float+0x3de>
 801b952:	9b04      	ldr	r3, [sp, #16]
 801b954:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801b958:	e6db      	b.n	801b712 <_printf_float+0x1ba>
 801b95a:	f04f 0800 	mov.w	r8, #0
 801b95e:	f104 091a 	add.w	r9, r4, #26
 801b962:	e7f2      	b.n	801b94a <_printf_float+0x3f2>
 801b964:	2301      	movs	r3, #1
 801b966:	4642      	mov	r2, r8
 801b968:	e7df      	b.n	801b92a <_printf_float+0x3d2>
 801b96a:	2301      	movs	r3, #1
 801b96c:	464a      	mov	r2, r9
 801b96e:	4631      	mov	r1, r6
 801b970:	4628      	mov	r0, r5
 801b972:	47b8      	blx	r7
 801b974:	3001      	adds	r0, #1
 801b976:	f43f ae3d 	beq.w	801b5f4 <_printf_float+0x9c>
 801b97a:	f108 0801 	add.w	r8, r8, #1
 801b97e:	68e3      	ldr	r3, [r4, #12]
 801b980:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b982:	1a5b      	subs	r3, r3, r1
 801b984:	4543      	cmp	r3, r8
 801b986:	dcf0      	bgt.n	801b96a <_printf_float+0x412>
 801b988:	e6f7      	b.n	801b77a <_printf_float+0x222>
 801b98a:	f04f 0800 	mov.w	r8, #0
 801b98e:	f104 0919 	add.w	r9, r4, #25
 801b992:	e7f4      	b.n	801b97e <_printf_float+0x426>

0801b994 <_printf_common>:
 801b994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b998:	4616      	mov	r6, r2
 801b99a:	4699      	mov	r9, r3
 801b99c:	688a      	ldr	r2, [r1, #8]
 801b99e:	690b      	ldr	r3, [r1, #16]
 801b9a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801b9a4:	4293      	cmp	r3, r2
 801b9a6:	bfb8      	it	lt
 801b9a8:	4613      	movlt	r3, r2
 801b9aa:	6033      	str	r3, [r6, #0]
 801b9ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801b9b0:	4607      	mov	r7, r0
 801b9b2:	460c      	mov	r4, r1
 801b9b4:	b10a      	cbz	r2, 801b9ba <_printf_common+0x26>
 801b9b6:	3301      	adds	r3, #1
 801b9b8:	6033      	str	r3, [r6, #0]
 801b9ba:	6823      	ldr	r3, [r4, #0]
 801b9bc:	0699      	lsls	r1, r3, #26
 801b9be:	bf42      	ittt	mi
 801b9c0:	6833      	ldrmi	r3, [r6, #0]
 801b9c2:	3302      	addmi	r3, #2
 801b9c4:	6033      	strmi	r3, [r6, #0]
 801b9c6:	6825      	ldr	r5, [r4, #0]
 801b9c8:	f015 0506 	ands.w	r5, r5, #6
 801b9cc:	d106      	bne.n	801b9dc <_printf_common+0x48>
 801b9ce:	f104 0a19 	add.w	sl, r4, #25
 801b9d2:	68e3      	ldr	r3, [r4, #12]
 801b9d4:	6832      	ldr	r2, [r6, #0]
 801b9d6:	1a9b      	subs	r3, r3, r2
 801b9d8:	42ab      	cmp	r3, r5
 801b9da:	dc26      	bgt.n	801ba2a <_printf_common+0x96>
 801b9dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801b9e0:	1e13      	subs	r3, r2, #0
 801b9e2:	6822      	ldr	r2, [r4, #0]
 801b9e4:	bf18      	it	ne
 801b9e6:	2301      	movne	r3, #1
 801b9e8:	0692      	lsls	r2, r2, #26
 801b9ea:	d42b      	bmi.n	801ba44 <_printf_common+0xb0>
 801b9ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b9f0:	4649      	mov	r1, r9
 801b9f2:	4638      	mov	r0, r7
 801b9f4:	47c0      	blx	r8
 801b9f6:	3001      	adds	r0, #1
 801b9f8:	d01e      	beq.n	801ba38 <_printf_common+0xa4>
 801b9fa:	6823      	ldr	r3, [r4, #0]
 801b9fc:	68e5      	ldr	r5, [r4, #12]
 801b9fe:	6832      	ldr	r2, [r6, #0]
 801ba00:	f003 0306 	and.w	r3, r3, #6
 801ba04:	2b04      	cmp	r3, #4
 801ba06:	bf08      	it	eq
 801ba08:	1aad      	subeq	r5, r5, r2
 801ba0a:	68a3      	ldr	r3, [r4, #8]
 801ba0c:	6922      	ldr	r2, [r4, #16]
 801ba0e:	bf0c      	ite	eq
 801ba10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ba14:	2500      	movne	r5, #0
 801ba16:	4293      	cmp	r3, r2
 801ba18:	bfc4      	itt	gt
 801ba1a:	1a9b      	subgt	r3, r3, r2
 801ba1c:	18ed      	addgt	r5, r5, r3
 801ba1e:	2600      	movs	r6, #0
 801ba20:	341a      	adds	r4, #26
 801ba22:	42b5      	cmp	r5, r6
 801ba24:	d11a      	bne.n	801ba5c <_printf_common+0xc8>
 801ba26:	2000      	movs	r0, #0
 801ba28:	e008      	b.n	801ba3c <_printf_common+0xa8>
 801ba2a:	2301      	movs	r3, #1
 801ba2c:	4652      	mov	r2, sl
 801ba2e:	4649      	mov	r1, r9
 801ba30:	4638      	mov	r0, r7
 801ba32:	47c0      	blx	r8
 801ba34:	3001      	adds	r0, #1
 801ba36:	d103      	bne.n	801ba40 <_printf_common+0xac>
 801ba38:	f04f 30ff 	mov.w	r0, #4294967295
 801ba3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ba40:	3501      	adds	r5, #1
 801ba42:	e7c6      	b.n	801b9d2 <_printf_common+0x3e>
 801ba44:	18e1      	adds	r1, r4, r3
 801ba46:	1c5a      	adds	r2, r3, #1
 801ba48:	2030      	movs	r0, #48	; 0x30
 801ba4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801ba4e:	4422      	add	r2, r4
 801ba50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801ba54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801ba58:	3302      	adds	r3, #2
 801ba5a:	e7c7      	b.n	801b9ec <_printf_common+0x58>
 801ba5c:	2301      	movs	r3, #1
 801ba5e:	4622      	mov	r2, r4
 801ba60:	4649      	mov	r1, r9
 801ba62:	4638      	mov	r0, r7
 801ba64:	47c0      	blx	r8
 801ba66:	3001      	adds	r0, #1
 801ba68:	d0e6      	beq.n	801ba38 <_printf_common+0xa4>
 801ba6a:	3601      	adds	r6, #1
 801ba6c:	e7d9      	b.n	801ba22 <_printf_common+0x8e>
	...

0801ba70 <_printf_i>:
 801ba70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ba74:	460c      	mov	r4, r1
 801ba76:	4691      	mov	r9, r2
 801ba78:	7e27      	ldrb	r7, [r4, #24]
 801ba7a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801ba7c:	2f78      	cmp	r7, #120	; 0x78
 801ba7e:	4680      	mov	r8, r0
 801ba80:	469a      	mov	sl, r3
 801ba82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801ba86:	d807      	bhi.n	801ba98 <_printf_i+0x28>
 801ba88:	2f62      	cmp	r7, #98	; 0x62
 801ba8a:	d80a      	bhi.n	801baa2 <_printf_i+0x32>
 801ba8c:	2f00      	cmp	r7, #0
 801ba8e:	f000 80d8 	beq.w	801bc42 <_printf_i+0x1d2>
 801ba92:	2f58      	cmp	r7, #88	; 0x58
 801ba94:	f000 80a3 	beq.w	801bbde <_printf_i+0x16e>
 801ba98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801ba9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801baa0:	e03a      	b.n	801bb18 <_printf_i+0xa8>
 801baa2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801baa6:	2b15      	cmp	r3, #21
 801baa8:	d8f6      	bhi.n	801ba98 <_printf_i+0x28>
 801baaa:	a001      	add	r0, pc, #4	; (adr r0, 801bab0 <_printf_i+0x40>)
 801baac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801bab0:	0801bb09 	.word	0x0801bb09
 801bab4:	0801bb1d 	.word	0x0801bb1d
 801bab8:	0801ba99 	.word	0x0801ba99
 801babc:	0801ba99 	.word	0x0801ba99
 801bac0:	0801ba99 	.word	0x0801ba99
 801bac4:	0801ba99 	.word	0x0801ba99
 801bac8:	0801bb1d 	.word	0x0801bb1d
 801bacc:	0801ba99 	.word	0x0801ba99
 801bad0:	0801ba99 	.word	0x0801ba99
 801bad4:	0801ba99 	.word	0x0801ba99
 801bad8:	0801ba99 	.word	0x0801ba99
 801badc:	0801bc29 	.word	0x0801bc29
 801bae0:	0801bb4d 	.word	0x0801bb4d
 801bae4:	0801bc0b 	.word	0x0801bc0b
 801bae8:	0801ba99 	.word	0x0801ba99
 801baec:	0801ba99 	.word	0x0801ba99
 801baf0:	0801bc4b 	.word	0x0801bc4b
 801baf4:	0801ba99 	.word	0x0801ba99
 801baf8:	0801bb4d 	.word	0x0801bb4d
 801bafc:	0801ba99 	.word	0x0801ba99
 801bb00:	0801ba99 	.word	0x0801ba99
 801bb04:	0801bc13 	.word	0x0801bc13
 801bb08:	680b      	ldr	r3, [r1, #0]
 801bb0a:	1d1a      	adds	r2, r3, #4
 801bb0c:	681b      	ldr	r3, [r3, #0]
 801bb0e:	600a      	str	r2, [r1, #0]
 801bb10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801bb14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801bb18:	2301      	movs	r3, #1
 801bb1a:	e0a3      	b.n	801bc64 <_printf_i+0x1f4>
 801bb1c:	6825      	ldr	r5, [r4, #0]
 801bb1e:	6808      	ldr	r0, [r1, #0]
 801bb20:	062e      	lsls	r6, r5, #24
 801bb22:	f100 0304 	add.w	r3, r0, #4
 801bb26:	d50a      	bpl.n	801bb3e <_printf_i+0xce>
 801bb28:	6805      	ldr	r5, [r0, #0]
 801bb2a:	600b      	str	r3, [r1, #0]
 801bb2c:	2d00      	cmp	r5, #0
 801bb2e:	da03      	bge.n	801bb38 <_printf_i+0xc8>
 801bb30:	232d      	movs	r3, #45	; 0x2d
 801bb32:	426d      	negs	r5, r5
 801bb34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801bb38:	485e      	ldr	r0, [pc, #376]	; (801bcb4 <_printf_i+0x244>)
 801bb3a:	230a      	movs	r3, #10
 801bb3c:	e019      	b.n	801bb72 <_printf_i+0x102>
 801bb3e:	f015 0f40 	tst.w	r5, #64	; 0x40
 801bb42:	6805      	ldr	r5, [r0, #0]
 801bb44:	600b      	str	r3, [r1, #0]
 801bb46:	bf18      	it	ne
 801bb48:	b22d      	sxthne	r5, r5
 801bb4a:	e7ef      	b.n	801bb2c <_printf_i+0xbc>
 801bb4c:	680b      	ldr	r3, [r1, #0]
 801bb4e:	6825      	ldr	r5, [r4, #0]
 801bb50:	1d18      	adds	r0, r3, #4
 801bb52:	6008      	str	r0, [r1, #0]
 801bb54:	0628      	lsls	r0, r5, #24
 801bb56:	d501      	bpl.n	801bb5c <_printf_i+0xec>
 801bb58:	681d      	ldr	r5, [r3, #0]
 801bb5a:	e002      	b.n	801bb62 <_printf_i+0xf2>
 801bb5c:	0669      	lsls	r1, r5, #25
 801bb5e:	d5fb      	bpl.n	801bb58 <_printf_i+0xe8>
 801bb60:	881d      	ldrh	r5, [r3, #0]
 801bb62:	4854      	ldr	r0, [pc, #336]	; (801bcb4 <_printf_i+0x244>)
 801bb64:	2f6f      	cmp	r7, #111	; 0x6f
 801bb66:	bf0c      	ite	eq
 801bb68:	2308      	moveq	r3, #8
 801bb6a:	230a      	movne	r3, #10
 801bb6c:	2100      	movs	r1, #0
 801bb6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801bb72:	6866      	ldr	r6, [r4, #4]
 801bb74:	60a6      	str	r6, [r4, #8]
 801bb76:	2e00      	cmp	r6, #0
 801bb78:	bfa2      	ittt	ge
 801bb7a:	6821      	ldrge	r1, [r4, #0]
 801bb7c:	f021 0104 	bicge.w	r1, r1, #4
 801bb80:	6021      	strge	r1, [r4, #0]
 801bb82:	b90d      	cbnz	r5, 801bb88 <_printf_i+0x118>
 801bb84:	2e00      	cmp	r6, #0
 801bb86:	d04d      	beq.n	801bc24 <_printf_i+0x1b4>
 801bb88:	4616      	mov	r6, r2
 801bb8a:	fbb5 f1f3 	udiv	r1, r5, r3
 801bb8e:	fb03 5711 	mls	r7, r3, r1, r5
 801bb92:	5dc7      	ldrb	r7, [r0, r7]
 801bb94:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801bb98:	462f      	mov	r7, r5
 801bb9a:	42bb      	cmp	r3, r7
 801bb9c:	460d      	mov	r5, r1
 801bb9e:	d9f4      	bls.n	801bb8a <_printf_i+0x11a>
 801bba0:	2b08      	cmp	r3, #8
 801bba2:	d10b      	bne.n	801bbbc <_printf_i+0x14c>
 801bba4:	6823      	ldr	r3, [r4, #0]
 801bba6:	07df      	lsls	r7, r3, #31
 801bba8:	d508      	bpl.n	801bbbc <_printf_i+0x14c>
 801bbaa:	6923      	ldr	r3, [r4, #16]
 801bbac:	6861      	ldr	r1, [r4, #4]
 801bbae:	4299      	cmp	r1, r3
 801bbb0:	bfde      	ittt	le
 801bbb2:	2330      	movle	r3, #48	; 0x30
 801bbb4:	f806 3c01 	strble.w	r3, [r6, #-1]
 801bbb8:	f106 36ff 	addle.w	r6, r6, #4294967295
 801bbbc:	1b92      	subs	r2, r2, r6
 801bbbe:	6122      	str	r2, [r4, #16]
 801bbc0:	f8cd a000 	str.w	sl, [sp]
 801bbc4:	464b      	mov	r3, r9
 801bbc6:	aa03      	add	r2, sp, #12
 801bbc8:	4621      	mov	r1, r4
 801bbca:	4640      	mov	r0, r8
 801bbcc:	f7ff fee2 	bl	801b994 <_printf_common>
 801bbd0:	3001      	adds	r0, #1
 801bbd2:	d14c      	bne.n	801bc6e <_printf_i+0x1fe>
 801bbd4:	f04f 30ff 	mov.w	r0, #4294967295
 801bbd8:	b004      	add	sp, #16
 801bbda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bbde:	4835      	ldr	r0, [pc, #212]	; (801bcb4 <_printf_i+0x244>)
 801bbe0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801bbe4:	6823      	ldr	r3, [r4, #0]
 801bbe6:	680e      	ldr	r6, [r1, #0]
 801bbe8:	061f      	lsls	r7, r3, #24
 801bbea:	f856 5b04 	ldr.w	r5, [r6], #4
 801bbee:	600e      	str	r6, [r1, #0]
 801bbf0:	d514      	bpl.n	801bc1c <_printf_i+0x1ac>
 801bbf2:	07d9      	lsls	r1, r3, #31
 801bbf4:	bf44      	itt	mi
 801bbf6:	f043 0320 	orrmi.w	r3, r3, #32
 801bbfa:	6023      	strmi	r3, [r4, #0]
 801bbfc:	b91d      	cbnz	r5, 801bc06 <_printf_i+0x196>
 801bbfe:	6823      	ldr	r3, [r4, #0]
 801bc00:	f023 0320 	bic.w	r3, r3, #32
 801bc04:	6023      	str	r3, [r4, #0]
 801bc06:	2310      	movs	r3, #16
 801bc08:	e7b0      	b.n	801bb6c <_printf_i+0xfc>
 801bc0a:	6823      	ldr	r3, [r4, #0]
 801bc0c:	f043 0320 	orr.w	r3, r3, #32
 801bc10:	6023      	str	r3, [r4, #0]
 801bc12:	2378      	movs	r3, #120	; 0x78
 801bc14:	4828      	ldr	r0, [pc, #160]	; (801bcb8 <_printf_i+0x248>)
 801bc16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801bc1a:	e7e3      	b.n	801bbe4 <_printf_i+0x174>
 801bc1c:	065e      	lsls	r6, r3, #25
 801bc1e:	bf48      	it	mi
 801bc20:	b2ad      	uxthmi	r5, r5
 801bc22:	e7e6      	b.n	801bbf2 <_printf_i+0x182>
 801bc24:	4616      	mov	r6, r2
 801bc26:	e7bb      	b.n	801bba0 <_printf_i+0x130>
 801bc28:	680b      	ldr	r3, [r1, #0]
 801bc2a:	6826      	ldr	r6, [r4, #0]
 801bc2c:	6960      	ldr	r0, [r4, #20]
 801bc2e:	1d1d      	adds	r5, r3, #4
 801bc30:	600d      	str	r5, [r1, #0]
 801bc32:	0635      	lsls	r5, r6, #24
 801bc34:	681b      	ldr	r3, [r3, #0]
 801bc36:	d501      	bpl.n	801bc3c <_printf_i+0x1cc>
 801bc38:	6018      	str	r0, [r3, #0]
 801bc3a:	e002      	b.n	801bc42 <_printf_i+0x1d2>
 801bc3c:	0671      	lsls	r1, r6, #25
 801bc3e:	d5fb      	bpl.n	801bc38 <_printf_i+0x1c8>
 801bc40:	8018      	strh	r0, [r3, #0]
 801bc42:	2300      	movs	r3, #0
 801bc44:	6123      	str	r3, [r4, #16]
 801bc46:	4616      	mov	r6, r2
 801bc48:	e7ba      	b.n	801bbc0 <_printf_i+0x150>
 801bc4a:	680b      	ldr	r3, [r1, #0]
 801bc4c:	1d1a      	adds	r2, r3, #4
 801bc4e:	600a      	str	r2, [r1, #0]
 801bc50:	681e      	ldr	r6, [r3, #0]
 801bc52:	6862      	ldr	r2, [r4, #4]
 801bc54:	2100      	movs	r1, #0
 801bc56:	4630      	mov	r0, r6
 801bc58:	f7e4 fafa 	bl	8000250 <memchr>
 801bc5c:	b108      	cbz	r0, 801bc62 <_printf_i+0x1f2>
 801bc5e:	1b80      	subs	r0, r0, r6
 801bc60:	6060      	str	r0, [r4, #4]
 801bc62:	6863      	ldr	r3, [r4, #4]
 801bc64:	6123      	str	r3, [r4, #16]
 801bc66:	2300      	movs	r3, #0
 801bc68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801bc6c:	e7a8      	b.n	801bbc0 <_printf_i+0x150>
 801bc6e:	6923      	ldr	r3, [r4, #16]
 801bc70:	4632      	mov	r2, r6
 801bc72:	4649      	mov	r1, r9
 801bc74:	4640      	mov	r0, r8
 801bc76:	47d0      	blx	sl
 801bc78:	3001      	adds	r0, #1
 801bc7a:	d0ab      	beq.n	801bbd4 <_printf_i+0x164>
 801bc7c:	6823      	ldr	r3, [r4, #0]
 801bc7e:	079b      	lsls	r3, r3, #30
 801bc80:	d413      	bmi.n	801bcaa <_printf_i+0x23a>
 801bc82:	68e0      	ldr	r0, [r4, #12]
 801bc84:	9b03      	ldr	r3, [sp, #12]
 801bc86:	4298      	cmp	r0, r3
 801bc88:	bfb8      	it	lt
 801bc8a:	4618      	movlt	r0, r3
 801bc8c:	e7a4      	b.n	801bbd8 <_printf_i+0x168>
 801bc8e:	2301      	movs	r3, #1
 801bc90:	4632      	mov	r2, r6
 801bc92:	4649      	mov	r1, r9
 801bc94:	4640      	mov	r0, r8
 801bc96:	47d0      	blx	sl
 801bc98:	3001      	adds	r0, #1
 801bc9a:	d09b      	beq.n	801bbd4 <_printf_i+0x164>
 801bc9c:	3501      	adds	r5, #1
 801bc9e:	68e3      	ldr	r3, [r4, #12]
 801bca0:	9903      	ldr	r1, [sp, #12]
 801bca2:	1a5b      	subs	r3, r3, r1
 801bca4:	42ab      	cmp	r3, r5
 801bca6:	dcf2      	bgt.n	801bc8e <_printf_i+0x21e>
 801bca8:	e7eb      	b.n	801bc82 <_printf_i+0x212>
 801bcaa:	2500      	movs	r5, #0
 801bcac:	f104 0619 	add.w	r6, r4, #25
 801bcb0:	e7f5      	b.n	801bc9e <_printf_i+0x22e>
 801bcb2:	bf00      	nop
 801bcb4:	08021e5a 	.word	0x08021e5a
 801bcb8:	08021e6b 	.word	0x08021e6b

0801bcbc <iprintf>:
 801bcbc:	b40f      	push	{r0, r1, r2, r3}
 801bcbe:	4b0a      	ldr	r3, [pc, #40]	; (801bce8 <iprintf+0x2c>)
 801bcc0:	b513      	push	{r0, r1, r4, lr}
 801bcc2:	681c      	ldr	r4, [r3, #0]
 801bcc4:	b124      	cbz	r4, 801bcd0 <iprintf+0x14>
 801bcc6:	69a3      	ldr	r3, [r4, #24]
 801bcc8:	b913      	cbnz	r3, 801bcd0 <iprintf+0x14>
 801bcca:	4620      	mov	r0, r4
 801bccc:	f001 f998 	bl	801d000 <__sinit>
 801bcd0:	ab05      	add	r3, sp, #20
 801bcd2:	9a04      	ldr	r2, [sp, #16]
 801bcd4:	68a1      	ldr	r1, [r4, #8]
 801bcd6:	9301      	str	r3, [sp, #4]
 801bcd8:	4620      	mov	r0, r4
 801bcda:	f001 ff17 	bl	801db0c <_vfiprintf_r>
 801bcde:	b002      	add	sp, #8
 801bce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bce4:	b004      	add	sp, #16
 801bce6:	4770      	bx	lr
 801bce8:	2000001c 	.word	0x2000001c

0801bcec <_puts_r>:
 801bcec:	b570      	push	{r4, r5, r6, lr}
 801bcee:	460e      	mov	r6, r1
 801bcf0:	4605      	mov	r5, r0
 801bcf2:	b118      	cbz	r0, 801bcfc <_puts_r+0x10>
 801bcf4:	6983      	ldr	r3, [r0, #24]
 801bcf6:	b90b      	cbnz	r3, 801bcfc <_puts_r+0x10>
 801bcf8:	f001 f982 	bl	801d000 <__sinit>
 801bcfc:	69ab      	ldr	r3, [r5, #24]
 801bcfe:	68ac      	ldr	r4, [r5, #8]
 801bd00:	b913      	cbnz	r3, 801bd08 <_puts_r+0x1c>
 801bd02:	4628      	mov	r0, r5
 801bd04:	f001 f97c 	bl	801d000 <__sinit>
 801bd08:	4b2c      	ldr	r3, [pc, #176]	; (801bdbc <_puts_r+0xd0>)
 801bd0a:	429c      	cmp	r4, r3
 801bd0c:	d120      	bne.n	801bd50 <_puts_r+0x64>
 801bd0e:	686c      	ldr	r4, [r5, #4]
 801bd10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bd12:	07db      	lsls	r3, r3, #31
 801bd14:	d405      	bmi.n	801bd22 <_puts_r+0x36>
 801bd16:	89a3      	ldrh	r3, [r4, #12]
 801bd18:	0598      	lsls	r0, r3, #22
 801bd1a:	d402      	bmi.n	801bd22 <_puts_r+0x36>
 801bd1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bd1e:	f001 fa24 	bl	801d16a <__retarget_lock_acquire_recursive>
 801bd22:	89a3      	ldrh	r3, [r4, #12]
 801bd24:	0719      	lsls	r1, r3, #28
 801bd26:	d51d      	bpl.n	801bd64 <_puts_r+0x78>
 801bd28:	6923      	ldr	r3, [r4, #16]
 801bd2a:	b1db      	cbz	r3, 801bd64 <_puts_r+0x78>
 801bd2c:	3e01      	subs	r6, #1
 801bd2e:	68a3      	ldr	r3, [r4, #8]
 801bd30:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801bd34:	3b01      	subs	r3, #1
 801bd36:	60a3      	str	r3, [r4, #8]
 801bd38:	bb39      	cbnz	r1, 801bd8a <_puts_r+0x9e>
 801bd3a:	2b00      	cmp	r3, #0
 801bd3c:	da38      	bge.n	801bdb0 <_puts_r+0xc4>
 801bd3e:	4622      	mov	r2, r4
 801bd40:	210a      	movs	r1, #10
 801bd42:	4628      	mov	r0, r5
 801bd44:	f000 f956 	bl	801bff4 <__swbuf_r>
 801bd48:	3001      	adds	r0, #1
 801bd4a:	d011      	beq.n	801bd70 <_puts_r+0x84>
 801bd4c:	250a      	movs	r5, #10
 801bd4e:	e011      	b.n	801bd74 <_puts_r+0x88>
 801bd50:	4b1b      	ldr	r3, [pc, #108]	; (801bdc0 <_puts_r+0xd4>)
 801bd52:	429c      	cmp	r4, r3
 801bd54:	d101      	bne.n	801bd5a <_puts_r+0x6e>
 801bd56:	68ac      	ldr	r4, [r5, #8]
 801bd58:	e7da      	b.n	801bd10 <_puts_r+0x24>
 801bd5a:	4b1a      	ldr	r3, [pc, #104]	; (801bdc4 <_puts_r+0xd8>)
 801bd5c:	429c      	cmp	r4, r3
 801bd5e:	bf08      	it	eq
 801bd60:	68ec      	ldreq	r4, [r5, #12]
 801bd62:	e7d5      	b.n	801bd10 <_puts_r+0x24>
 801bd64:	4621      	mov	r1, r4
 801bd66:	4628      	mov	r0, r5
 801bd68:	f000 f996 	bl	801c098 <__swsetup_r>
 801bd6c:	2800      	cmp	r0, #0
 801bd6e:	d0dd      	beq.n	801bd2c <_puts_r+0x40>
 801bd70:	f04f 35ff 	mov.w	r5, #4294967295
 801bd74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bd76:	07da      	lsls	r2, r3, #31
 801bd78:	d405      	bmi.n	801bd86 <_puts_r+0x9a>
 801bd7a:	89a3      	ldrh	r3, [r4, #12]
 801bd7c:	059b      	lsls	r3, r3, #22
 801bd7e:	d402      	bmi.n	801bd86 <_puts_r+0x9a>
 801bd80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bd82:	f001 f9f3 	bl	801d16c <__retarget_lock_release_recursive>
 801bd86:	4628      	mov	r0, r5
 801bd88:	bd70      	pop	{r4, r5, r6, pc}
 801bd8a:	2b00      	cmp	r3, #0
 801bd8c:	da04      	bge.n	801bd98 <_puts_r+0xac>
 801bd8e:	69a2      	ldr	r2, [r4, #24]
 801bd90:	429a      	cmp	r2, r3
 801bd92:	dc06      	bgt.n	801bda2 <_puts_r+0xb6>
 801bd94:	290a      	cmp	r1, #10
 801bd96:	d004      	beq.n	801bda2 <_puts_r+0xb6>
 801bd98:	6823      	ldr	r3, [r4, #0]
 801bd9a:	1c5a      	adds	r2, r3, #1
 801bd9c:	6022      	str	r2, [r4, #0]
 801bd9e:	7019      	strb	r1, [r3, #0]
 801bda0:	e7c5      	b.n	801bd2e <_puts_r+0x42>
 801bda2:	4622      	mov	r2, r4
 801bda4:	4628      	mov	r0, r5
 801bda6:	f000 f925 	bl	801bff4 <__swbuf_r>
 801bdaa:	3001      	adds	r0, #1
 801bdac:	d1bf      	bne.n	801bd2e <_puts_r+0x42>
 801bdae:	e7df      	b.n	801bd70 <_puts_r+0x84>
 801bdb0:	6823      	ldr	r3, [r4, #0]
 801bdb2:	250a      	movs	r5, #10
 801bdb4:	1c5a      	adds	r2, r3, #1
 801bdb6:	6022      	str	r2, [r4, #0]
 801bdb8:	701d      	strb	r5, [r3, #0]
 801bdba:	e7db      	b.n	801bd74 <_puts_r+0x88>
 801bdbc:	08021fcc 	.word	0x08021fcc
 801bdc0:	08021fec 	.word	0x08021fec
 801bdc4:	08021fac 	.word	0x08021fac

0801bdc8 <puts>:
 801bdc8:	4b02      	ldr	r3, [pc, #8]	; (801bdd4 <puts+0xc>)
 801bdca:	4601      	mov	r1, r0
 801bdcc:	6818      	ldr	r0, [r3, #0]
 801bdce:	f7ff bf8d 	b.w	801bcec <_puts_r>
 801bdd2:	bf00      	nop
 801bdd4:	2000001c 	.word	0x2000001c

0801bdd8 <rand>:
 801bdd8:	4b17      	ldr	r3, [pc, #92]	; (801be38 <rand+0x60>)
 801bdda:	b510      	push	{r4, lr}
 801bddc:	681c      	ldr	r4, [r3, #0]
 801bdde:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801bde0:	b9b3      	cbnz	r3, 801be10 <rand+0x38>
 801bde2:	2018      	movs	r0, #24
 801bde4:	f001 fa28 	bl	801d238 <malloc>
 801bde8:	63a0      	str	r0, [r4, #56]	; 0x38
 801bdea:	b928      	cbnz	r0, 801bdf8 <rand+0x20>
 801bdec:	4602      	mov	r2, r0
 801bdee:	4b13      	ldr	r3, [pc, #76]	; (801be3c <rand+0x64>)
 801bdf0:	4813      	ldr	r0, [pc, #76]	; (801be40 <rand+0x68>)
 801bdf2:	214e      	movs	r1, #78	; 0x4e
 801bdf4:	f000 f9be 	bl	801c174 <__assert_func>
 801bdf8:	4a12      	ldr	r2, [pc, #72]	; (801be44 <rand+0x6c>)
 801bdfa:	4b13      	ldr	r3, [pc, #76]	; (801be48 <rand+0x70>)
 801bdfc:	e9c0 2300 	strd	r2, r3, [r0]
 801be00:	4b12      	ldr	r3, [pc, #72]	; (801be4c <rand+0x74>)
 801be02:	6083      	str	r3, [r0, #8]
 801be04:	230b      	movs	r3, #11
 801be06:	8183      	strh	r3, [r0, #12]
 801be08:	2201      	movs	r2, #1
 801be0a:	2300      	movs	r3, #0
 801be0c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801be10:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801be12:	480f      	ldr	r0, [pc, #60]	; (801be50 <rand+0x78>)
 801be14:	690a      	ldr	r2, [r1, #16]
 801be16:	694b      	ldr	r3, [r1, #20]
 801be18:	4c0e      	ldr	r4, [pc, #56]	; (801be54 <rand+0x7c>)
 801be1a:	4350      	muls	r0, r2
 801be1c:	fb04 0003 	mla	r0, r4, r3, r0
 801be20:	fba2 3404 	umull	r3, r4, r2, r4
 801be24:	1c5a      	adds	r2, r3, #1
 801be26:	4404      	add	r4, r0
 801be28:	f144 0000 	adc.w	r0, r4, #0
 801be2c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801be30:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801be34:	bd10      	pop	{r4, pc}
 801be36:	bf00      	nop
 801be38:	2000001c 	.word	0x2000001c
 801be3c:	08021e7c 	.word	0x08021e7c
 801be40:	08021e93 	.word	0x08021e93
 801be44:	abcd330e 	.word	0xabcd330e
 801be48:	e66d1234 	.word	0xe66d1234
 801be4c:	0005deec 	.word	0x0005deec
 801be50:	5851f42d 	.word	0x5851f42d
 801be54:	4c957f2d 	.word	0x4c957f2d

0801be58 <setbuf>:
 801be58:	2900      	cmp	r1, #0
 801be5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801be5e:	bf0c      	ite	eq
 801be60:	2202      	moveq	r2, #2
 801be62:	2200      	movne	r2, #0
 801be64:	f000 b800 	b.w	801be68 <setvbuf>

0801be68 <setvbuf>:
 801be68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801be6c:	461d      	mov	r5, r3
 801be6e:	4b5d      	ldr	r3, [pc, #372]	; (801bfe4 <setvbuf+0x17c>)
 801be70:	681f      	ldr	r7, [r3, #0]
 801be72:	4604      	mov	r4, r0
 801be74:	460e      	mov	r6, r1
 801be76:	4690      	mov	r8, r2
 801be78:	b127      	cbz	r7, 801be84 <setvbuf+0x1c>
 801be7a:	69bb      	ldr	r3, [r7, #24]
 801be7c:	b913      	cbnz	r3, 801be84 <setvbuf+0x1c>
 801be7e:	4638      	mov	r0, r7
 801be80:	f001 f8be 	bl	801d000 <__sinit>
 801be84:	4b58      	ldr	r3, [pc, #352]	; (801bfe8 <setvbuf+0x180>)
 801be86:	429c      	cmp	r4, r3
 801be88:	d167      	bne.n	801bf5a <setvbuf+0xf2>
 801be8a:	687c      	ldr	r4, [r7, #4]
 801be8c:	f1b8 0f02 	cmp.w	r8, #2
 801be90:	d006      	beq.n	801bea0 <setvbuf+0x38>
 801be92:	f1b8 0f01 	cmp.w	r8, #1
 801be96:	f200 809f 	bhi.w	801bfd8 <setvbuf+0x170>
 801be9a:	2d00      	cmp	r5, #0
 801be9c:	f2c0 809c 	blt.w	801bfd8 <setvbuf+0x170>
 801bea0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bea2:	07db      	lsls	r3, r3, #31
 801bea4:	d405      	bmi.n	801beb2 <setvbuf+0x4a>
 801bea6:	89a3      	ldrh	r3, [r4, #12]
 801bea8:	0598      	lsls	r0, r3, #22
 801beaa:	d402      	bmi.n	801beb2 <setvbuf+0x4a>
 801beac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801beae:	f001 f95c 	bl	801d16a <__retarget_lock_acquire_recursive>
 801beb2:	4621      	mov	r1, r4
 801beb4:	4638      	mov	r0, r7
 801beb6:	f001 f80f 	bl	801ced8 <_fflush_r>
 801beba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bebc:	b141      	cbz	r1, 801bed0 <setvbuf+0x68>
 801bebe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bec2:	4299      	cmp	r1, r3
 801bec4:	d002      	beq.n	801becc <setvbuf+0x64>
 801bec6:	4638      	mov	r0, r7
 801bec8:	f001 fd4c 	bl	801d964 <_free_r>
 801becc:	2300      	movs	r3, #0
 801bece:	6363      	str	r3, [r4, #52]	; 0x34
 801bed0:	2300      	movs	r3, #0
 801bed2:	61a3      	str	r3, [r4, #24]
 801bed4:	6063      	str	r3, [r4, #4]
 801bed6:	89a3      	ldrh	r3, [r4, #12]
 801bed8:	0619      	lsls	r1, r3, #24
 801beda:	d503      	bpl.n	801bee4 <setvbuf+0x7c>
 801bedc:	6921      	ldr	r1, [r4, #16]
 801bede:	4638      	mov	r0, r7
 801bee0:	f001 fd40 	bl	801d964 <_free_r>
 801bee4:	89a3      	ldrh	r3, [r4, #12]
 801bee6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801beea:	f023 0303 	bic.w	r3, r3, #3
 801beee:	f1b8 0f02 	cmp.w	r8, #2
 801bef2:	81a3      	strh	r3, [r4, #12]
 801bef4:	d06c      	beq.n	801bfd0 <setvbuf+0x168>
 801bef6:	ab01      	add	r3, sp, #4
 801bef8:	466a      	mov	r2, sp
 801befa:	4621      	mov	r1, r4
 801befc:	4638      	mov	r0, r7
 801befe:	f001 f936 	bl	801d16e <__swhatbuf_r>
 801bf02:	89a3      	ldrh	r3, [r4, #12]
 801bf04:	4318      	orrs	r0, r3
 801bf06:	81a0      	strh	r0, [r4, #12]
 801bf08:	2d00      	cmp	r5, #0
 801bf0a:	d130      	bne.n	801bf6e <setvbuf+0x106>
 801bf0c:	9d00      	ldr	r5, [sp, #0]
 801bf0e:	4628      	mov	r0, r5
 801bf10:	f001 f992 	bl	801d238 <malloc>
 801bf14:	4606      	mov	r6, r0
 801bf16:	2800      	cmp	r0, #0
 801bf18:	d155      	bne.n	801bfc6 <setvbuf+0x15e>
 801bf1a:	f8dd 9000 	ldr.w	r9, [sp]
 801bf1e:	45a9      	cmp	r9, r5
 801bf20:	d14a      	bne.n	801bfb8 <setvbuf+0x150>
 801bf22:	f04f 35ff 	mov.w	r5, #4294967295
 801bf26:	2200      	movs	r2, #0
 801bf28:	60a2      	str	r2, [r4, #8]
 801bf2a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 801bf2e:	6022      	str	r2, [r4, #0]
 801bf30:	6122      	str	r2, [r4, #16]
 801bf32:	2201      	movs	r2, #1
 801bf34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bf38:	6162      	str	r2, [r4, #20]
 801bf3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801bf3c:	f043 0302 	orr.w	r3, r3, #2
 801bf40:	07d2      	lsls	r2, r2, #31
 801bf42:	81a3      	strh	r3, [r4, #12]
 801bf44:	d405      	bmi.n	801bf52 <setvbuf+0xea>
 801bf46:	f413 7f00 	tst.w	r3, #512	; 0x200
 801bf4a:	d102      	bne.n	801bf52 <setvbuf+0xea>
 801bf4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bf4e:	f001 f90d 	bl	801d16c <__retarget_lock_release_recursive>
 801bf52:	4628      	mov	r0, r5
 801bf54:	b003      	add	sp, #12
 801bf56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bf5a:	4b24      	ldr	r3, [pc, #144]	; (801bfec <setvbuf+0x184>)
 801bf5c:	429c      	cmp	r4, r3
 801bf5e:	d101      	bne.n	801bf64 <setvbuf+0xfc>
 801bf60:	68bc      	ldr	r4, [r7, #8]
 801bf62:	e793      	b.n	801be8c <setvbuf+0x24>
 801bf64:	4b22      	ldr	r3, [pc, #136]	; (801bff0 <setvbuf+0x188>)
 801bf66:	429c      	cmp	r4, r3
 801bf68:	bf08      	it	eq
 801bf6a:	68fc      	ldreq	r4, [r7, #12]
 801bf6c:	e78e      	b.n	801be8c <setvbuf+0x24>
 801bf6e:	2e00      	cmp	r6, #0
 801bf70:	d0cd      	beq.n	801bf0e <setvbuf+0xa6>
 801bf72:	69bb      	ldr	r3, [r7, #24]
 801bf74:	b913      	cbnz	r3, 801bf7c <setvbuf+0x114>
 801bf76:	4638      	mov	r0, r7
 801bf78:	f001 f842 	bl	801d000 <__sinit>
 801bf7c:	f1b8 0f01 	cmp.w	r8, #1
 801bf80:	bf08      	it	eq
 801bf82:	89a3      	ldrheq	r3, [r4, #12]
 801bf84:	6026      	str	r6, [r4, #0]
 801bf86:	bf04      	itt	eq
 801bf88:	f043 0301 	orreq.w	r3, r3, #1
 801bf8c:	81a3      	strheq	r3, [r4, #12]
 801bf8e:	89a2      	ldrh	r2, [r4, #12]
 801bf90:	f012 0308 	ands.w	r3, r2, #8
 801bf94:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801bf98:	d01c      	beq.n	801bfd4 <setvbuf+0x16c>
 801bf9a:	07d3      	lsls	r3, r2, #31
 801bf9c:	bf41      	itttt	mi
 801bf9e:	2300      	movmi	r3, #0
 801bfa0:	426d      	negmi	r5, r5
 801bfa2:	60a3      	strmi	r3, [r4, #8]
 801bfa4:	61a5      	strmi	r5, [r4, #24]
 801bfa6:	bf58      	it	pl
 801bfa8:	60a5      	strpl	r5, [r4, #8]
 801bfaa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801bfac:	f015 0501 	ands.w	r5, r5, #1
 801bfb0:	d115      	bne.n	801bfde <setvbuf+0x176>
 801bfb2:	f412 7f00 	tst.w	r2, #512	; 0x200
 801bfb6:	e7c8      	b.n	801bf4a <setvbuf+0xe2>
 801bfb8:	4648      	mov	r0, r9
 801bfba:	f001 f93d 	bl	801d238 <malloc>
 801bfbe:	4606      	mov	r6, r0
 801bfc0:	2800      	cmp	r0, #0
 801bfc2:	d0ae      	beq.n	801bf22 <setvbuf+0xba>
 801bfc4:	464d      	mov	r5, r9
 801bfc6:	89a3      	ldrh	r3, [r4, #12]
 801bfc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bfcc:	81a3      	strh	r3, [r4, #12]
 801bfce:	e7d0      	b.n	801bf72 <setvbuf+0x10a>
 801bfd0:	2500      	movs	r5, #0
 801bfd2:	e7a8      	b.n	801bf26 <setvbuf+0xbe>
 801bfd4:	60a3      	str	r3, [r4, #8]
 801bfd6:	e7e8      	b.n	801bfaa <setvbuf+0x142>
 801bfd8:	f04f 35ff 	mov.w	r5, #4294967295
 801bfdc:	e7b9      	b.n	801bf52 <setvbuf+0xea>
 801bfde:	2500      	movs	r5, #0
 801bfe0:	e7b7      	b.n	801bf52 <setvbuf+0xea>
 801bfe2:	bf00      	nop
 801bfe4:	2000001c 	.word	0x2000001c
 801bfe8:	08021fcc 	.word	0x08021fcc
 801bfec:	08021fec 	.word	0x08021fec
 801bff0:	08021fac 	.word	0x08021fac

0801bff4 <__swbuf_r>:
 801bff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bff6:	460e      	mov	r6, r1
 801bff8:	4614      	mov	r4, r2
 801bffa:	4605      	mov	r5, r0
 801bffc:	b118      	cbz	r0, 801c006 <__swbuf_r+0x12>
 801bffe:	6983      	ldr	r3, [r0, #24]
 801c000:	b90b      	cbnz	r3, 801c006 <__swbuf_r+0x12>
 801c002:	f000 fffd 	bl	801d000 <__sinit>
 801c006:	4b21      	ldr	r3, [pc, #132]	; (801c08c <__swbuf_r+0x98>)
 801c008:	429c      	cmp	r4, r3
 801c00a:	d12b      	bne.n	801c064 <__swbuf_r+0x70>
 801c00c:	686c      	ldr	r4, [r5, #4]
 801c00e:	69a3      	ldr	r3, [r4, #24]
 801c010:	60a3      	str	r3, [r4, #8]
 801c012:	89a3      	ldrh	r3, [r4, #12]
 801c014:	071a      	lsls	r2, r3, #28
 801c016:	d52f      	bpl.n	801c078 <__swbuf_r+0x84>
 801c018:	6923      	ldr	r3, [r4, #16]
 801c01a:	b36b      	cbz	r3, 801c078 <__swbuf_r+0x84>
 801c01c:	6923      	ldr	r3, [r4, #16]
 801c01e:	6820      	ldr	r0, [r4, #0]
 801c020:	1ac0      	subs	r0, r0, r3
 801c022:	6963      	ldr	r3, [r4, #20]
 801c024:	b2f6      	uxtb	r6, r6
 801c026:	4283      	cmp	r3, r0
 801c028:	4637      	mov	r7, r6
 801c02a:	dc04      	bgt.n	801c036 <__swbuf_r+0x42>
 801c02c:	4621      	mov	r1, r4
 801c02e:	4628      	mov	r0, r5
 801c030:	f000 ff52 	bl	801ced8 <_fflush_r>
 801c034:	bb30      	cbnz	r0, 801c084 <__swbuf_r+0x90>
 801c036:	68a3      	ldr	r3, [r4, #8]
 801c038:	3b01      	subs	r3, #1
 801c03a:	60a3      	str	r3, [r4, #8]
 801c03c:	6823      	ldr	r3, [r4, #0]
 801c03e:	1c5a      	adds	r2, r3, #1
 801c040:	6022      	str	r2, [r4, #0]
 801c042:	701e      	strb	r6, [r3, #0]
 801c044:	6963      	ldr	r3, [r4, #20]
 801c046:	3001      	adds	r0, #1
 801c048:	4283      	cmp	r3, r0
 801c04a:	d004      	beq.n	801c056 <__swbuf_r+0x62>
 801c04c:	89a3      	ldrh	r3, [r4, #12]
 801c04e:	07db      	lsls	r3, r3, #31
 801c050:	d506      	bpl.n	801c060 <__swbuf_r+0x6c>
 801c052:	2e0a      	cmp	r6, #10
 801c054:	d104      	bne.n	801c060 <__swbuf_r+0x6c>
 801c056:	4621      	mov	r1, r4
 801c058:	4628      	mov	r0, r5
 801c05a:	f000 ff3d 	bl	801ced8 <_fflush_r>
 801c05e:	b988      	cbnz	r0, 801c084 <__swbuf_r+0x90>
 801c060:	4638      	mov	r0, r7
 801c062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c064:	4b0a      	ldr	r3, [pc, #40]	; (801c090 <__swbuf_r+0x9c>)
 801c066:	429c      	cmp	r4, r3
 801c068:	d101      	bne.n	801c06e <__swbuf_r+0x7a>
 801c06a:	68ac      	ldr	r4, [r5, #8]
 801c06c:	e7cf      	b.n	801c00e <__swbuf_r+0x1a>
 801c06e:	4b09      	ldr	r3, [pc, #36]	; (801c094 <__swbuf_r+0xa0>)
 801c070:	429c      	cmp	r4, r3
 801c072:	bf08      	it	eq
 801c074:	68ec      	ldreq	r4, [r5, #12]
 801c076:	e7ca      	b.n	801c00e <__swbuf_r+0x1a>
 801c078:	4621      	mov	r1, r4
 801c07a:	4628      	mov	r0, r5
 801c07c:	f000 f80c 	bl	801c098 <__swsetup_r>
 801c080:	2800      	cmp	r0, #0
 801c082:	d0cb      	beq.n	801c01c <__swbuf_r+0x28>
 801c084:	f04f 37ff 	mov.w	r7, #4294967295
 801c088:	e7ea      	b.n	801c060 <__swbuf_r+0x6c>
 801c08a:	bf00      	nop
 801c08c:	08021fcc 	.word	0x08021fcc
 801c090:	08021fec 	.word	0x08021fec
 801c094:	08021fac 	.word	0x08021fac

0801c098 <__swsetup_r>:
 801c098:	4b32      	ldr	r3, [pc, #200]	; (801c164 <__swsetup_r+0xcc>)
 801c09a:	b570      	push	{r4, r5, r6, lr}
 801c09c:	681d      	ldr	r5, [r3, #0]
 801c09e:	4606      	mov	r6, r0
 801c0a0:	460c      	mov	r4, r1
 801c0a2:	b125      	cbz	r5, 801c0ae <__swsetup_r+0x16>
 801c0a4:	69ab      	ldr	r3, [r5, #24]
 801c0a6:	b913      	cbnz	r3, 801c0ae <__swsetup_r+0x16>
 801c0a8:	4628      	mov	r0, r5
 801c0aa:	f000 ffa9 	bl	801d000 <__sinit>
 801c0ae:	4b2e      	ldr	r3, [pc, #184]	; (801c168 <__swsetup_r+0xd0>)
 801c0b0:	429c      	cmp	r4, r3
 801c0b2:	d10f      	bne.n	801c0d4 <__swsetup_r+0x3c>
 801c0b4:	686c      	ldr	r4, [r5, #4]
 801c0b6:	89a3      	ldrh	r3, [r4, #12]
 801c0b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c0bc:	0719      	lsls	r1, r3, #28
 801c0be:	d42c      	bmi.n	801c11a <__swsetup_r+0x82>
 801c0c0:	06dd      	lsls	r5, r3, #27
 801c0c2:	d411      	bmi.n	801c0e8 <__swsetup_r+0x50>
 801c0c4:	2309      	movs	r3, #9
 801c0c6:	6033      	str	r3, [r6, #0]
 801c0c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801c0cc:	81a3      	strh	r3, [r4, #12]
 801c0ce:	f04f 30ff 	mov.w	r0, #4294967295
 801c0d2:	e03e      	b.n	801c152 <__swsetup_r+0xba>
 801c0d4:	4b25      	ldr	r3, [pc, #148]	; (801c16c <__swsetup_r+0xd4>)
 801c0d6:	429c      	cmp	r4, r3
 801c0d8:	d101      	bne.n	801c0de <__swsetup_r+0x46>
 801c0da:	68ac      	ldr	r4, [r5, #8]
 801c0dc:	e7eb      	b.n	801c0b6 <__swsetup_r+0x1e>
 801c0de:	4b24      	ldr	r3, [pc, #144]	; (801c170 <__swsetup_r+0xd8>)
 801c0e0:	429c      	cmp	r4, r3
 801c0e2:	bf08      	it	eq
 801c0e4:	68ec      	ldreq	r4, [r5, #12]
 801c0e6:	e7e6      	b.n	801c0b6 <__swsetup_r+0x1e>
 801c0e8:	0758      	lsls	r0, r3, #29
 801c0ea:	d512      	bpl.n	801c112 <__swsetup_r+0x7a>
 801c0ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c0ee:	b141      	cbz	r1, 801c102 <__swsetup_r+0x6a>
 801c0f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c0f4:	4299      	cmp	r1, r3
 801c0f6:	d002      	beq.n	801c0fe <__swsetup_r+0x66>
 801c0f8:	4630      	mov	r0, r6
 801c0fa:	f001 fc33 	bl	801d964 <_free_r>
 801c0fe:	2300      	movs	r3, #0
 801c100:	6363      	str	r3, [r4, #52]	; 0x34
 801c102:	89a3      	ldrh	r3, [r4, #12]
 801c104:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801c108:	81a3      	strh	r3, [r4, #12]
 801c10a:	2300      	movs	r3, #0
 801c10c:	6063      	str	r3, [r4, #4]
 801c10e:	6923      	ldr	r3, [r4, #16]
 801c110:	6023      	str	r3, [r4, #0]
 801c112:	89a3      	ldrh	r3, [r4, #12]
 801c114:	f043 0308 	orr.w	r3, r3, #8
 801c118:	81a3      	strh	r3, [r4, #12]
 801c11a:	6923      	ldr	r3, [r4, #16]
 801c11c:	b94b      	cbnz	r3, 801c132 <__swsetup_r+0x9a>
 801c11e:	89a3      	ldrh	r3, [r4, #12]
 801c120:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801c124:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c128:	d003      	beq.n	801c132 <__swsetup_r+0x9a>
 801c12a:	4621      	mov	r1, r4
 801c12c:	4630      	mov	r0, r6
 801c12e:	f001 f843 	bl	801d1b8 <__smakebuf_r>
 801c132:	89a0      	ldrh	r0, [r4, #12]
 801c134:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c138:	f010 0301 	ands.w	r3, r0, #1
 801c13c:	d00a      	beq.n	801c154 <__swsetup_r+0xbc>
 801c13e:	2300      	movs	r3, #0
 801c140:	60a3      	str	r3, [r4, #8]
 801c142:	6963      	ldr	r3, [r4, #20]
 801c144:	425b      	negs	r3, r3
 801c146:	61a3      	str	r3, [r4, #24]
 801c148:	6923      	ldr	r3, [r4, #16]
 801c14a:	b943      	cbnz	r3, 801c15e <__swsetup_r+0xc6>
 801c14c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801c150:	d1ba      	bne.n	801c0c8 <__swsetup_r+0x30>
 801c152:	bd70      	pop	{r4, r5, r6, pc}
 801c154:	0781      	lsls	r1, r0, #30
 801c156:	bf58      	it	pl
 801c158:	6963      	ldrpl	r3, [r4, #20]
 801c15a:	60a3      	str	r3, [r4, #8]
 801c15c:	e7f4      	b.n	801c148 <__swsetup_r+0xb0>
 801c15e:	2000      	movs	r0, #0
 801c160:	e7f7      	b.n	801c152 <__swsetup_r+0xba>
 801c162:	bf00      	nop
 801c164:	2000001c 	.word	0x2000001c
 801c168:	08021fcc 	.word	0x08021fcc
 801c16c:	08021fec 	.word	0x08021fec
 801c170:	08021fac 	.word	0x08021fac

0801c174 <__assert_func>:
 801c174:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c176:	4614      	mov	r4, r2
 801c178:	461a      	mov	r2, r3
 801c17a:	4b09      	ldr	r3, [pc, #36]	; (801c1a0 <__assert_func+0x2c>)
 801c17c:	681b      	ldr	r3, [r3, #0]
 801c17e:	4605      	mov	r5, r0
 801c180:	68d8      	ldr	r0, [r3, #12]
 801c182:	b14c      	cbz	r4, 801c198 <__assert_func+0x24>
 801c184:	4b07      	ldr	r3, [pc, #28]	; (801c1a4 <__assert_func+0x30>)
 801c186:	9100      	str	r1, [sp, #0]
 801c188:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c18c:	4906      	ldr	r1, [pc, #24]	; (801c1a8 <__assert_func+0x34>)
 801c18e:	462b      	mov	r3, r5
 801c190:	f000 ffb4 	bl	801d0fc <fiprintf>
 801c194:	f001 fe50 	bl	801de38 <abort>
 801c198:	4b04      	ldr	r3, [pc, #16]	; (801c1ac <__assert_func+0x38>)
 801c19a:	461c      	mov	r4, r3
 801c19c:	e7f3      	b.n	801c186 <__assert_func+0x12>
 801c19e:	bf00      	nop
 801c1a0:	2000001c 	.word	0x2000001c
 801c1a4:	08021ef2 	.word	0x08021ef2
 801c1a8:	08021eff 	.word	0x08021eff
 801c1ac:	08021f2d 	.word	0x08021f2d

0801c1b0 <quorem>:
 801c1b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c1b4:	6903      	ldr	r3, [r0, #16]
 801c1b6:	690c      	ldr	r4, [r1, #16]
 801c1b8:	42a3      	cmp	r3, r4
 801c1ba:	4607      	mov	r7, r0
 801c1bc:	f2c0 8081 	blt.w	801c2c2 <quorem+0x112>
 801c1c0:	3c01      	subs	r4, #1
 801c1c2:	f101 0814 	add.w	r8, r1, #20
 801c1c6:	f100 0514 	add.w	r5, r0, #20
 801c1ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c1ce:	9301      	str	r3, [sp, #4]
 801c1d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801c1d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c1d8:	3301      	adds	r3, #1
 801c1da:	429a      	cmp	r2, r3
 801c1dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801c1e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801c1e4:	fbb2 f6f3 	udiv	r6, r2, r3
 801c1e8:	d331      	bcc.n	801c24e <quorem+0x9e>
 801c1ea:	f04f 0e00 	mov.w	lr, #0
 801c1ee:	4640      	mov	r0, r8
 801c1f0:	46ac      	mov	ip, r5
 801c1f2:	46f2      	mov	sl, lr
 801c1f4:	f850 2b04 	ldr.w	r2, [r0], #4
 801c1f8:	b293      	uxth	r3, r2
 801c1fa:	fb06 e303 	mla	r3, r6, r3, lr
 801c1fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801c202:	b29b      	uxth	r3, r3
 801c204:	ebaa 0303 	sub.w	r3, sl, r3
 801c208:	0c12      	lsrs	r2, r2, #16
 801c20a:	f8dc a000 	ldr.w	sl, [ip]
 801c20e:	fb06 e202 	mla	r2, r6, r2, lr
 801c212:	fa13 f38a 	uxtah	r3, r3, sl
 801c216:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801c21a:	fa1f fa82 	uxth.w	sl, r2
 801c21e:	f8dc 2000 	ldr.w	r2, [ip]
 801c222:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801c226:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c22a:	b29b      	uxth	r3, r3
 801c22c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c230:	4581      	cmp	r9, r0
 801c232:	f84c 3b04 	str.w	r3, [ip], #4
 801c236:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801c23a:	d2db      	bcs.n	801c1f4 <quorem+0x44>
 801c23c:	f855 300b 	ldr.w	r3, [r5, fp]
 801c240:	b92b      	cbnz	r3, 801c24e <quorem+0x9e>
 801c242:	9b01      	ldr	r3, [sp, #4]
 801c244:	3b04      	subs	r3, #4
 801c246:	429d      	cmp	r5, r3
 801c248:	461a      	mov	r2, r3
 801c24a:	d32e      	bcc.n	801c2aa <quorem+0xfa>
 801c24c:	613c      	str	r4, [r7, #16]
 801c24e:	4638      	mov	r0, r7
 801c250:	f001 fa78 	bl	801d744 <__mcmp>
 801c254:	2800      	cmp	r0, #0
 801c256:	db24      	blt.n	801c2a2 <quorem+0xf2>
 801c258:	3601      	adds	r6, #1
 801c25a:	4628      	mov	r0, r5
 801c25c:	f04f 0c00 	mov.w	ip, #0
 801c260:	f858 2b04 	ldr.w	r2, [r8], #4
 801c264:	f8d0 e000 	ldr.w	lr, [r0]
 801c268:	b293      	uxth	r3, r2
 801c26a:	ebac 0303 	sub.w	r3, ip, r3
 801c26e:	0c12      	lsrs	r2, r2, #16
 801c270:	fa13 f38e 	uxtah	r3, r3, lr
 801c274:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801c278:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c27c:	b29b      	uxth	r3, r3
 801c27e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c282:	45c1      	cmp	r9, r8
 801c284:	f840 3b04 	str.w	r3, [r0], #4
 801c288:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801c28c:	d2e8      	bcs.n	801c260 <quorem+0xb0>
 801c28e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c292:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c296:	b922      	cbnz	r2, 801c2a2 <quorem+0xf2>
 801c298:	3b04      	subs	r3, #4
 801c29a:	429d      	cmp	r5, r3
 801c29c:	461a      	mov	r2, r3
 801c29e:	d30a      	bcc.n	801c2b6 <quorem+0x106>
 801c2a0:	613c      	str	r4, [r7, #16]
 801c2a2:	4630      	mov	r0, r6
 801c2a4:	b003      	add	sp, #12
 801c2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2aa:	6812      	ldr	r2, [r2, #0]
 801c2ac:	3b04      	subs	r3, #4
 801c2ae:	2a00      	cmp	r2, #0
 801c2b0:	d1cc      	bne.n	801c24c <quorem+0x9c>
 801c2b2:	3c01      	subs	r4, #1
 801c2b4:	e7c7      	b.n	801c246 <quorem+0x96>
 801c2b6:	6812      	ldr	r2, [r2, #0]
 801c2b8:	3b04      	subs	r3, #4
 801c2ba:	2a00      	cmp	r2, #0
 801c2bc:	d1f0      	bne.n	801c2a0 <quorem+0xf0>
 801c2be:	3c01      	subs	r4, #1
 801c2c0:	e7eb      	b.n	801c29a <quorem+0xea>
 801c2c2:	2000      	movs	r0, #0
 801c2c4:	e7ee      	b.n	801c2a4 <quorem+0xf4>
	...

0801c2c8 <_dtoa_r>:
 801c2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c2cc:	ec59 8b10 	vmov	r8, r9, d0
 801c2d0:	b095      	sub	sp, #84	; 0x54
 801c2d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801c2d4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 801c2d6:	9107      	str	r1, [sp, #28]
 801c2d8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801c2dc:	4606      	mov	r6, r0
 801c2de:	9209      	str	r2, [sp, #36]	; 0x24
 801c2e0:	9310      	str	r3, [sp, #64]	; 0x40
 801c2e2:	b975      	cbnz	r5, 801c302 <_dtoa_r+0x3a>
 801c2e4:	2010      	movs	r0, #16
 801c2e6:	f000 ffa7 	bl	801d238 <malloc>
 801c2ea:	4602      	mov	r2, r0
 801c2ec:	6270      	str	r0, [r6, #36]	; 0x24
 801c2ee:	b920      	cbnz	r0, 801c2fa <_dtoa_r+0x32>
 801c2f0:	4bab      	ldr	r3, [pc, #684]	; (801c5a0 <_dtoa_r+0x2d8>)
 801c2f2:	21ea      	movs	r1, #234	; 0xea
 801c2f4:	48ab      	ldr	r0, [pc, #684]	; (801c5a4 <_dtoa_r+0x2dc>)
 801c2f6:	f7ff ff3d 	bl	801c174 <__assert_func>
 801c2fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801c2fe:	6005      	str	r5, [r0, #0]
 801c300:	60c5      	str	r5, [r0, #12]
 801c302:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801c304:	6819      	ldr	r1, [r3, #0]
 801c306:	b151      	cbz	r1, 801c31e <_dtoa_r+0x56>
 801c308:	685a      	ldr	r2, [r3, #4]
 801c30a:	604a      	str	r2, [r1, #4]
 801c30c:	2301      	movs	r3, #1
 801c30e:	4093      	lsls	r3, r2
 801c310:	608b      	str	r3, [r1, #8]
 801c312:	4630      	mov	r0, r6
 801c314:	f000 ffd8 	bl	801d2c8 <_Bfree>
 801c318:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801c31a:	2200      	movs	r2, #0
 801c31c:	601a      	str	r2, [r3, #0]
 801c31e:	f1b9 0300 	subs.w	r3, r9, #0
 801c322:	bfbb      	ittet	lt
 801c324:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801c328:	9303      	strlt	r3, [sp, #12]
 801c32a:	2300      	movge	r3, #0
 801c32c:	2201      	movlt	r2, #1
 801c32e:	bfac      	ite	ge
 801c330:	6023      	strge	r3, [r4, #0]
 801c332:	6022      	strlt	r2, [r4, #0]
 801c334:	4b9c      	ldr	r3, [pc, #624]	; (801c5a8 <_dtoa_r+0x2e0>)
 801c336:	9c03      	ldr	r4, [sp, #12]
 801c338:	43a3      	bics	r3, r4
 801c33a:	d11a      	bne.n	801c372 <_dtoa_r+0xaa>
 801c33c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801c33e:	f242 730f 	movw	r3, #9999	; 0x270f
 801c342:	6013      	str	r3, [r2, #0]
 801c344:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801c348:	ea53 0308 	orrs.w	r3, r3, r8
 801c34c:	f000 8512 	beq.w	801cd74 <_dtoa_r+0xaac>
 801c350:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c352:	b953      	cbnz	r3, 801c36a <_dtoa_r+0xa2>
 801c354:	4b95      	ldr	r3, [pc, #596]	; (801c5ac <_dtoa_r+0x2e4>)
 801c356:	e01f      	b.n	801c398 <_dtoa_r+0xd0>
 801c358:	4b95      	ldr	r3, [pc, #596]	; (801c5b0 <_dtoa_r+0x2e8>)
 801c35a:	9300      	str	r3, [sp, #0]
 801c35c:	3308      	adds	r3, #8
 801c35e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c360:	6013      	str	r3, [r2, #0]
 801c362:	9800      	ldr	r0, [sp, #0]
 801c364:	b015      	add	sp, #84	; 0x54
 801c366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c36a:	4b90      	ldr	r3, [pc, #576]	; (801c5ac <_dtoa_r+0x2e4>)
 801c36c:	9300      	str	r3, [sp, #0]
 801c36e:	3303      	adds	r3, #3
 801c370:	e7f5      	b.n	801c35e <_dtoa_r+0x96>
 801c372:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c376:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c37a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c37e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801c382:	d10b      	bne.n	801c39c <_dtoa_r+0xd4>
 801c384:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801c386:	2301      	movs	r3, #1
 801c388:	6013      	str	r3, [r2, #0]
 801c38a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c38c:	2b00      	cmp	r3, #0
 801c38e:	f000 84ee 	beq.w	801cd6e <_dtoa_r+0xaa6>
 801c392:	4888      	ldr	r0, [pc, #544]	; (801c5b4 <_dtoa_r+0x2ec>)
 801c394:	6018      	str	r0, [r3, #0]
 801c396:	1e43      	subs	r3, r0, #1
 801c398:	9300      	str	r3, [sp, #0]
 801c39a:	e7e2      	b.n	801c362 <_dtoa_r+0x9a>
 801c39c:	a913      	add	r1, sp, #76	; 0x4c
 801c39e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801c3a2:	aa12      	add	r2, sp, #72	; 0x48
 801c3a4:	4630      	mov	r0, r6
 801c3a6:	f001 fa71 	bl	801d88c <__d2b>
 801c3aa:	f3c4 510a 	ubfx	r1, r4, #20, #11
 801c3ae:	4605      	mov	r5, r0
 801c3b0:	9812      	ldr	r0, [sp, #72]	; 0x48
 801c3b2:	2900      	cmp	r1, #0
 801c3b4:	d047      	beq.n	801c446 <_dtoa_r+0x17e>
 801c3b6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801c3b8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801c3bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801c3c0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801c3c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801c3c8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801c3cc:	2400      	movs	r4, #0
 801c3ce:	ec43 2b16 	vmov	d6, r2, r3
 801c3d2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801c3d6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 801c588 <_dtoa_r+0x2c0>
 801c3da:	ee36 7b47 	vsub.f64	d7, d6, d7
 801c3de:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 801c590 <_dtoa_r+0x2c8>
 801c3e2:	eea7 6b05 	vfma.f64	d6, d7, d5
 801c3e6:	eeb0 7b46 	vmov.f64	d7, d6
 801c3ea:	ee06 1a90 	vmov	s13, r1
 801c3ee:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 801c3f2:	ed9f 6b69 	vldr	d6, [pc, #420]	; 801c598 <_dtoa_r+0x2d0>
 801c3f6:	eea5 7b06 	vfma.f64	d7, d5, d6
 801c3fa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801c3fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801c402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c406:	ee16 ba90 	vmov	fp, s13
 801c40a:	9411      	str	r4, [sp, #68]	; 0x44
 801c40c:	d508      	bpl.n	801c420 <_dtoa_r+0x158>
 801c40e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801c412:	eeb4 6b47 	vcmp.f64	d6, d7
 801c416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c41a:	bf18      	it	ne
 801c41c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801c420:	f1bb 0f16 	cmp.w	fp, #22
 801c424:	d832      	bhi.n	801c48c <_dtoa_r+0x1c4>
 801c426:	4b64      	ldr	r3, [pc, #400]	; (801c5b8 <_dtoa_r+0x2f0>)
 801c428:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c42c:	ed93 7b00 	vldr	d7, [r3]
 801c430:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 801c434:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c43c:	d501      	bpl.n	801c442 <_dtoa_r+0x17a>
 801c43e:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c442:	2300      	movs	r3, #0
 801c444:	e023      	b.n	801c48e <_dtoa_r+0x1c6>
 801c446:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801c448:	4401      	add	r1, r0
 801c44a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 801c44e:	2b20      	cmp	r3, #32
 801c450:	bfc3      	ittte	gt
 801c452:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801c456:	fa04 f303 	lslgt.w	r3, r4, r3
 801c45a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 801c45e:	f1c3 0320 	rsble	r3, r3, #32
 801c462:	bfc6      	itte	gt
 801c464:	fa28 f804 	lsrgt.w	r8, r8, r4
 801c468:	ea43 0308 	orrgt.w	r3, r3, r8
 801c46c:	fa08 f303 	lslle.w	r3, r8, r3
 801c470:	ee07 3a90 	vmov	s15, r3
 801c474:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c478:	3901      	subs	r1, #1
 801c47a:	ed8d 7b00 	vstr	d7, [sp]
 801c47e:	9c01      	ldr	r4, [sp, #4]
 801c480:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c484:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 801c488:	2401      	movs	r4, #1
 801c48a:	e7a0      	b.n	801c3ce <_dtoa_r+0x106>
 801c48c:	2301      	movs	r3, #1
 801c48e:	930f      	str	r3, [sp, #60]	; 0x3c
 801c490:	1a43      	subs	r3, r0, r1
 801c492:	1e5a      	subs	r2, r3, #1
 801c494:	bf45      	ittet	mi
 801c496:	f1c3 0301 	rsbmi	r3, r3, #1
 801c49a:	9305      	strmi	r3, [sp, #20]
 801c49c:	2300      	movpl	r3, #0
 801c49e:	2300      	movmi	r3, #0
 801c4a0:	9206      	str	r2, [sp, #24]
 801c4a2:	bf54      	ite	pl
 801c4a4:	9305      	strpl	r3, [sp, #20]
 801c4a6:	9306      	strmi	r3, [sp, #24]
 801c4a8:	f1bb 0f00 	cmp.w	fp, #0
 801c4ac:	db18      	blt.n	801c4e0 <_dtoa_r+0x218>
 801c4ae:	9b06      	ldr	r3, [sp, #24]
 801c4b0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 801c4b4:	445b      	add	r3, fp
 801c4b6:	9306      	str	r3, [sp, #24]
 801c4b8:	2300      	movs	r3, #0
 801c4ba:	9a07      	ldr	r2, [sp, #28]
 801c4bc:	2a09      	cmp	r2, #9
 801c4be:	d849      	bhi.n	801c554 <_dtoa_r+0x28c>
 801c4c0:	2a05      	cmp	r2, #5
 801c4c2:	bfc4      	itt	gt
 801c4c4:	3a04      	subgt	r2, #4
 801c4c6:	9207      	strgt	r2, [sp, #28]
 801c4c8:	9a07      	ldr	r2, [sp, #28]
 801c4ca:	f1a2 0202 	sub.w	r2, r2, #2
 801c4ce:	bfcc      	ite	gt
 801c4d0:	2400      	movgt	r4, #0
 801c4d2:	2401      	movle	r4, #1
 801c4d4:	2a03      	cmp	r2, #3
 801c4d6:	d848      	bhi.n	801c56a <_dtoa_r+0x2a2>
 801c4d8:	e8df f002 	tbb	[pc, r2]
 801c4dc:	3a2c2e0b 	.word	0x3a2c2e0b
 801c4e0:	9b05      	ldr	r3, [sp, #20]
 801c4e2:	2200      	movs	r2, #0
 801c4e4:	eba3 030b 	sub.w	r3, r3, fp
 801c4e8:	9305      	str	r3, [sp, #20]
 801c4ea:	920e      	str	r2, [sp, #56]	; 0x38
 801c4ec:	f1cb 0300 	rsb	r3, fp, #0
 801c4f0:	e7e3      	b.n	801c4ba <_dtoa_r+0x1f2>
 801c4f2:	2200      	movs	r2, #0
 801c4f4:	9208      	str	r2, [sp, #32]
 801c4f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c4f8:	2a00      	cmp	r2, #0
 801c4fa:	dc39      	bgt.n	801c570 <_dtoa_r+0x2a8>
 801c4fc:	f04f 0a01 	mov.w	sl, #1
 801c500:	46d1      	mov	r9, sl
 801c502:	4652      	mov	r2, sl
 801c504:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801c508:	6a77      	ldr	r7, [r6, #36]	; 0x24
 801c50a:	2100      	movs	r1, #0
 801c50c:	6079      	str	r1, [r7, #4]
 801c50e:	2004      	movs	r0, #4
 801c510:	f100 0c14 	add.w	ip, r0, #20
 801c514:	4594      	cmp	ip, r2
 801c516:	6879      	ldr	r1, [r7, #4]
 801c518:	d92f      	bls.n	801c57a <_dtoa_r+0x2b2>
 801c51a:	4630      	mov	r0, r6
 801c51c:	930c      	str	r3, [sp, #48]	; 0x30
 801c51e:	f000 fe93 	bl	801d248 <_Balloc>
 801c522:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c524:	9000      	str	r0, [sp, #0]
 801c526:	4602      	mov	r2, r0
 801c528:	2800      	cmp	r0, #0
 801c52a:	d149      	bne.n	801c5c0 <_dtoa_r+0x2f8>
 801c52c:	4b23      	ldr	r3, [pc, #140]	; (801c5bc <_dtoa_r+0x2f4>)
 801c52e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801c532:	e6df      	b.n	801c2f4 <_dtoa_r+0x2c>
 801c534:	2201      	movs	r2, #1
 801c536:	e7dd      	b.n	801c4f4 <_dtoa_r+0x22c>
 801c538:	2200      	movs	r2, #0
 801c53a:	9208      	str	r2, [sp, #32]
 801c53c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c53e:	eb0b 0a02 	add.w	sl, fp, r2
 801c542:	f10a 0901 	add.w	r9, sl, #1
 801c546:	464a      	mov	r2, r9
 801c548:	2a01      	cmp	r2, #1
 801c54a:	bfb8      	it	lt
 801c54c:	2201      	movlt	r2, #1
 801c54e:	e7db      	b.n	801c508 <_dtoa_r+0x240>
 801c550:	2201      	movs	r2, #1
 801c552:	e7f2      	b.n	801c53a <_dtoa_r+0x272>
 801c554:	2401      	movs	r4, #1
 801c556:	2200      	movs	r2, #0
 801c558:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801c55c:	f04f 3aff 	mov.w	sl, #4294967295
 801c560:	2100      	movs	r1, #0
 801c562:	46d1      	mov	r9, sl
 801c564:	2212      	movs	r2, #18
 801c566:	9109      	str	r1, [sp, #36]	; 0x24
 801c568:	e7ce      	b.n	801c508 <_dtoa_r+0x240>
 801c56a:	2201      	movs	r2, #1
 801c56c:	9208      	str	r2, [sp, #32]
 801c56e:	e7f5      	b.n	801c55c <_dtoa_r+0x294>
 801c570:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801c574:	46d1      	mov	r9, sl
 801c576:	4652      	mov	r2, sl
 801c578:	e7c6      	b.n	801c508 <_dtoa_r+0x240>
 801c57a:	3101      	adds	r1, #1
 801c57c:	6079      	str	r1, [r7, #4]
 801c57e:	0040      	lsls	r0, r0, #1
 801c580:	e7c6      	b.n	801c510 <_dtoa_r+0x248>
 801c582:	bf00      	nop
 801c584:	f3af 8000 	nop.w
 801c588:	636f4361 	.word	0x636f4361
 801c58c:	3fd287a7 	.word	0x3fd287a7
 801c590:	8b60c8b3 	.word	0x8b60c8b3
 801c594:	3fc68a28 	.word	0x3fc68a28
 801c598:	509f79fb 	.word	0x509f79fb
 801c59c:	3fd34413 	.word	0x3fd34413
 801c5a0:	08021e7c 	.word	0x08021e7c
 801c5a4:	08021f3b 	.word	0x08021f3b
 801c5a8:	7ff00000 	.word	0x7ff00000
 801c5ac:	08021f37 	.word	0x08021f37
 801c5b0:	08021f2e 	.word	0x08021f2e
 801c5b4:	08021e59 	.word	0x08021e59
 801c5b8:	08022098 	.word	0x08022098
 801c5bc:	08021f9a 	.word	0x08021f9a
 801c5c0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 801c5c2:	9900      	ldr	r1, [sp, #0]
 801c5c4:	6011      	str	r1, [r2, #0]
 801c5c6:	f1b9 0f0e 	cmp.w	r9, #14
 801c5ca:	d872      	bhi.n	801c6b2 <_dtoa_r+0x3ea>
 801c5cc:	2c00      	cmp	r4, #0
 801c5ce:	d070      	beq.n	801c6b2 <_dtoa_r+0x3ea>
 801c5d0:	f1bb 0f00 	cmp.w	fp, #0
 801c5d4:	f340 80a6 	ble.w	801c724 <_dtoa_r+0x45c>
 801c5d8:	49ca      	ldr	r1, [pc, #808]	; (801c904 <_dtoa_r+0x63c>)
 801c5da:	f00b 020f 	and.w	r2, fp, #15
 801c5de:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 801c5e2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801c5e6:	ed92 7b00 	vldr	d7, [r2]
 801c5ea:	ea4f 112b 	mov.w	r1, fp, asr #4
 801c5ee:	f000 808d 	beq.w	801c70c <_dtoa_r+0x444>
 801c5f2:	4ac5      	ldr	r2, [pc, #788]	; (801c908 <_dtoa_r+0x640>)
 801c5f4:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 801c5f8:	ed92 6b08 	vldr	d6, [r2, #32]
 801c5fc:	ee85 6b06 	vdiv.f64	d6, d5, d6
 801c600:	ed8d 6b02 	vstr	d6, [sp, #8]
 801c604:	f001 010f 	and.w	r1, r1, #15
 801c608:	2203      	movs	r2, #3
 801c60a:	48bf      	ldr	r0, [pc, #764]	; (801c908 <_dtoa_r+0x640>)
 801c60c:	2900      	cmp	r1, #0
 801c60e:	d17f      	bne.n	801c710 <_dtoa_r+0x448>
 801c610:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c614:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c618:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c61c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801c61e:	2900      	cmp	r1, #0
 801c620:	f000 80b2 	beq.w	801c788 <_dtoa_r+0x4c0>
 801c624:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801c628:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c62c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c634:	f140 80a8 	bpl.w	801c788 <_dtoa_r+0x4c0>
 801c638:	f1b9 0f00 	cmp.w	r9, #0
 801c63c:	f000 80a4 	beq.w	801c788 <_dtoa_r+0x4c0>
 801c640:	f1ba 0f00 	cmp.w	sl, #0
 801c644:	dd31      	ble.n	801c6aa <_dtoa_r+0x3e2>
 801c646:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801c64a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c64e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c652:	f10b 37ff 	add.w	r7, fp, #4294967295
 801c656:	3201      	adds	r2, #1
 801c658:	4650      	mov	r0, sl
 801c65a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c65e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801c662:	ee07 2a90 	vmov	s15, r2
 801c666:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801c66a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801c66e:	ed8d 5b02 	vstr	d5, [sp, #8]
 801c672:	9c03      	ldr	r4, [sp, #12]
 801c674:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 801c678:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 801c67c:	2800      	cmp	r0, #0
 801c67e:	f040 8086 	bne.w	801c78e <_dtoa_r+0x4c6>
 801c682:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c686:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c68a:	ec42 1b17 	vmov	d7, r1, r2
 801c68e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c696:	f300 8272 	bgt.w	801cb7e <_dtoa_r+0x8b6>
 801c69a:	eeb1 7b47 	vneg.f64	d7, d7
 801c69e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c6a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c6a6:	f100 8267 	bmi.w	801cb78 <_dtoa_r+0x8b0>
 801c6aa:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 801c6ae:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801c6b2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801c6b4:	2a00      	cmp	r2, #0
 801c6b6:	f2c0 8129 	blt.w	801c90c <_dtoa_r+0x644>
 801c6ba:	f1bb 0f0e 	cmp.w	fp, #14
 801c6be:	f300 8125 	bgt.w	801c90c <_dtoa_r+0x644>
 801c6c2:	4b90      	ldr	r3, [pc, #576]	; (801c904 <_dtoa_r+0x63c>)
 801c6c4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c6c8:	ed93 6b00 	vldr	d6, [r3]
 801c6cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c6ce:	2b00      	cmp	r3, #0
 801c6d0:	f280 80c3 	bge.w	801c85a <_dtoa_r+0x592>
 801c6d4:	f1b9 0f00 	cmp.w	r9, #0
 801c6d8:	f300 80bf 	bgt.w	801c85a <_dtoa_r+0x592>
 801c6dc:	f040 824c 	bne.w	801cb78 <_dtoa_r+0x8b0>
 801c6e0:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c6e4:	ee26 6b07 	vmul.f64	d6, d6, d7
 801c6e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c6ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c6f4:	464c      	mov	r4, r9
 801c6f6:	464f      	mov	r7, r9
 801c6f8:	f280 8222 	bge.w	801cb40 <_dtoa_r+0x878>
 801c6fc:	f8dd 8000 	ldr.w	r8, [sp]
 801c700:	2331      	movs	r3, #49	; 0x31
 801c702:	f808 3b01 	strb.w	r3, [r8], #1
 801c706:	f10b 0b01 	add.w	fp, fp, #1
 801c70a:	e21e      	b.n	801cb4a <_dtoa_r+0x882>
 801c70c:	2202      	movs	r2, #2
 801c70e:	e77c      	b.n	801c60a <_dtoa_r+0x342>
 801c710:	07cc      	lsls	r4, r1, #31
 801c712:	d504      	bpl.n	801c71e <_dtoa_r+0x456>
 801c714:	ed90 6b00 	vldr	d6, [r0]
 801c718:	3201      	adds	r2, #1
 801c71a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c71e:	1049      	asrs	r1, r1, #1
 801c720:	3008      	adds	r0, #8
 801c722:	e773      	b.n	801c60c <_dtoa_r+0x344>
 801c724:	d02e      	beq.n	801c784 <_dtoa_r+0x4bc>
 801c726:	f1cb 0100 	rsb	r1, fp, #0
 801c72a:	4a76      	ldr	r2, [pc, #472]	; (801c904 <_dtoa_r+0x63c>)
 801c72c:	f001 000f 	and.w	r0, r1, #15
 801c730:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801c734:	ed92 7b00 	vldr	d7, [r2]
 801c738:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 801c73c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c740:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801c744:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 801c748:	e9cd 7802 	strd	r7, r8, [sp, #8]
 801c74c:	486e      	ldr	r0, [pc, #440]	; (801c908 <_dtoa_r+0x640>)
 801c74e:	1109      	asrs	r1, r1, #4
 801c750:	2400      	movs	r4, #0
 801c752:	2202      	movs	r2, #2
 801c754:	b939      	cbnz	r1, 801c766 <_dtoa_r+0x49e>
 801c756:	2c00      	cmp	r4, #0
 801c758:	f43f af60 	beq.w	801c61c <_dtoa_r+0x354>
 801c75c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c760:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c764:	e75a      	b.n	801c61c <_dtoa_r+0x354>
 801c766:	07cf      	lsls	r7, r1, #31
 801c768:	d509      	bpl.n	801c77e <_dtoa_r+0x4b6>
 801c76a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 801c76e:	ed90 7b00 	vldr	d7, [r0]
 801c772:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c776:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801c77a:	3201      	adds	r2, #1
 801c77c:	2401      	movs	r4, #1
 801c77e:	1049      	asrs	r1, r1, #1
 801c780:	3008      	adds	r0, #8
 801c782:	e7e7      	b.n	801c754 <_dtoa_r+0x48c>
 801c784:	2202      	movs	r2, #2
 801c786:	e749      	b.n	801c61c <_dtoa_r+0x354>
 801c788:	465f      	mov	r7, fp
 801c78a:	4648      	mov	r0, r9
 801c78c:	e765      	b.n	801c65a <_dtoa_r+0x392>
 801c78e:	ec42 1b17 	vmov	d7, r1, r2
 801c792:	4a5c      	ldr	r2, [pc, #368]	; (801c904 <_dtoa_r+0x63c>)
 801c794:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801c798:	ed12 4b02 	vldr	d4, [r2, #-8]
 801c79c:	9a00      	ldr	r2, [sp, #0]
 801c79e:	1814      	adds	r4, r2, r0
 801c7a0:	9a08      	ldr	r2, [sp, #32]
 801c7a2:	b352      	cbz	r2, 801c7fa <_dtoa_r+0x532>
 801c7a4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801c7a8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801c7ac:	f8dd 8000 	ldr.w	r8, [sp]
 801c7b0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801c7b4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c7b8:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c7bc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c7c0:	ee14 2a90 	vmov	r2, s9
 801c7c4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c7c8:	3230      	adds	r2, #48	; 0x30
 801c7ca:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c7ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c7d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7d6:	f808 2b01 	strb.w	r2, [r8], #1
 801c7da:	d439      	bmi.n	801c850 <_dtoa_r+0x588>
 801c7dc:	ee32 5b46 	vsub.f64	d5, d2, d6
 801c7e0:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801c7e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7e8:	d472      	bmi.n	801c8d0 <_dtoa_r+0x608>
 801c7ea:	45a0      	cmp	r8, r4
 801c7ec:	f43f af5d 	beq.w	801c6aa <_dtoa_r+0x3e2>
 801c7f0:	ee27 7b03 	vmul.f64	d7, d7, d3
 801c7f4:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c7f8:	e7e0      	b.n	801c7bc <_dtoa_r+0x4f4>
 801c7fa:	f8dd 8000 	ldr.w	r8, [sp]
 801c7fe:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c802:	4621      	mov	r1, r4
 801c804:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c808:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c80c:	ee14 2a90 	vmov	r2, s9
 801c810:	3230      	adds	r2, #48	; 0x30
 801c812:	f808 2b01 	strb.w	r2, [r8], #1
 801c816:	45a0      	cmp	r8, r4
 801c818:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c81c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c820:	d118      	bne.n	801c854 <_dtoa_r+0x58c>
 801c822:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801c826:	ee37 4b05 	vadd.f64	d4, d7, d5
 801c82a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801c82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c832:	dc4d      	bgt.n	801c8d0 <_dtoa_r+0x608>
 801c834:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c838:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c83c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c840:	f57f af33 	bpl.w	801c6aa <_dtoa_r+0x3e2>
 801c844:	4688      	mov	r8, r1
 801c846:	3901      	subs	r1, #1
 801c848:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801c84c:	2b30      	cmp	r3, #48	; 0x30
 801c84e:	d0f9      	beq.n	801c844 <_dtoa_r+0x57c>
 801c850:	46bb      	mov	fp, r7
 801c852:	e02a      	b.n	801c8aa <_dtoa_r+0x5e2>
 801c854:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c858:	e7d6      	b.n	801c808 <_dtoa_r+0x540>
 801c85a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c85e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801c862:	f8dd 8000 	ldr.w	r8, [sp]
 801c866:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801c86a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801c86e:	ee15 3a10 	vmov	r3, s10
 801c872:	3330      	adds	r3, #48	; 0x30
 801c874:	f808 3b01 	strb.w	r3, [r8], #1
 801c878:	9b00      	ldr	r3, [sp, #0]
 801c87a:	eba8 0303 	sub.w	r3, r8, r3
 801c87e:	4599      	cmp	r9, r3
 801c880:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801c884:	eea3 7b46 	vfms.f64	d7, d3, d6
 801c888:	d133      	bne.n	801c8f2 <_dtoa_r+0x62a>
 801c88a:	ee37 7b07 	vadd.f64	d7, d7, d7
 801c88e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c896:	dc1a      	bgt.n	801c8ce <_dtoa_r+0x606>
 801c898:	eeb4 7b46 	vcmp.f64	d7, d6
 801c89c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c8a0:	d103      	bne.n	801c8aa <_dtoa_r+0x5e2>
 801c8a2:	ee15 3a10 	vmov	r3, s10
 801c8a6:	07d9      	lsls	r1, r3, #31
 801c8a8:	d411      	bmi.n	801c8ce <_dtoa_r+0x606>
 801c8aa:	4629      	mov	r1, r5
 801c8ac:	4630      	mov	r0, r6
 801c8ae:	f000 fd0b 	bl	801d2c8 <_Bfree>
 801c8b2:	2300      	movs	r3, #0
 801c8b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801c8b6:	f888 3000 	strb.w	r3, [r8]
 801c8ba:	f10b 0301 	add.w	r3, fp, #1
 801c8be:	6013      	str	r3, [r2, #0]
 801c8c0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c8c2:	2b00      	cmp	r3, #0
 801c8c4:	f43f ad4d 	beq.w	801c362 <_dtoa_r+0x9a>
 801c8c8:	f8c3 8000 	str.w	r8, [r3]
 801c8cc:	e549      	b.n	801c362 <_dtoa_r+0x9a>
 801c8ce:	465f      	mov	r7, fp
 801c8d0:	4643      	mov	r3, r8
 801c8d2:	4698      	mov	r8, r3
 801c8d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c8d8:	2a39      	cmp	r2, #57	; 0x39
 801c8da:	d106      	bne.n	801c8ea <_dtoa_r+0x622>
 801c8dc:	9a00      	ldr	r2, [sp, #0]
 801c8de:	429a      	cmp	r2, r3
 801c8e0:	d1f7      	bne.n	801c8d2 <_dtoa_r+0x60a>
 801c8e2:	9900      	ldr	r1, [sp, #0]
 801c8e4:	2230      	movs	r2, #48	; 0x30
 801c8e6:	3701      	adds	r7, #1
 801c8e8:	700a      	strb	r2, [r1, #0]
 801c8ea:	781a      	ldrb	r2, [r3, #0]
 801c8ec:	3201      	adds	r2, #1
 801c8ee:	701a      	strb	r2, [r3, #0]
 801c8f0:	e7ae      	b.n	801c850 <_dtoa_r+0x588>
 801c8f2:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c8f6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c8fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c8fe:	d1b2      	bne.n	801c866 <_dtoa_r+0x59e>
 801c900:	e7d3      	b.n	801c8aa <_dtoa_r+0x5e2>
 801c902:	bf00      	nop
 801c904:	08022098 	.word	0x08022098
 801c908:	08022070 	.word	0x08022070
 801c90c:	9908      	ldr	r1, [sp, #32]
 801c90e:	2900      	cmp	r1, #0
 801c910:	f000 80d1 	beq.w	801cab6 <_dtoa_r+0x7ee>
 801c914:	9907      	ldr	r1, [sp, #28]
 801c916:	2901      	cmp	r1, #1
 801c918:	f300 80b4 	bgt.w	801ca84 <_dtoa_r+0x7bc>
 801c91c:	9911      	ldr	r1, [sp, #68]	; 0x44
 801c91e:	2900      	cmp	r1, #0
 801c920:	f000 80ac 	beq.w	801ca7c <_dtoa_r+0x7b4>
 801c924:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801c928:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801c92c:	461c      	mov	r4, r3
 801c92e:	930a      	str	r3, [sp, #40]	; 0x28
 801c930:	9b05      	ldr	r3, [sp, #20]
 801c932:	4413      	add	r3, r2
 801c934:	9305      	str	r3, [sp, #20]
 801c936:	9b06      	ldr	r3, [sp, #24]
 801c938:	2101      	movs	r1, #1
 801c93a:	4413      	add	r3, r2
 801c93c:	4630      	mov	r0, r6
 801c93e:	9306      	str	r3, [sp, #24]
 801c940:	f000 fd7e 	bl	801d440 <__i2b>
 801c944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c946:	4607      	mov	r7, r0
 801c948:	f1b8 0f00 	cmp.w	r8, #0
 801c94c:	dd0d      	ble.n	801c96a <_dtoa_r+0x6a2>
 801c94e:	9a06      	ldr	r2, [sp, #24]
 801c950:	2a00      	cmp	r2, #0
 801c952:	dd0a      	ble.n	801c96a <_dtoa_r+0x6a2>
 801c954:	4542      	cmp	r2, r8
 801c956:	9905      	ldr	r1, [sp, #20]
 801c958:	bfa8      	it	ge
 801c95a:	4642      	movge	r2, r8
 801c95c:	1a89      	subs	r1, r1, r2
 801c95e:	9105      	str	r1, [sp, #20]
 801c960:	9906      	ldr	r1, [sp, #24]
 801c962:	eba8 0802 	sub.w	r8, r8, r2
 801c966:	1a8a      	subs	r2, r1, r2
 801c968:	9206      	str	r2, [sp, #24]
 801c96a:	b303      	cbz	r3, 801c9ae <_dtoa_r+0x6e6>
 801c96c:	9a08      	ldr	r2, [sp, #32]
 801c96e:	2a00      	cmp	r2, #0
 801c970:	f000 80a6 	beq.w	801cac0 <_dtoa_r+0x7f8>
 801c974:	2c00      	cmp	r4, #0
 801c976:	dd13      	ble.n	801c9a0 <_dtoa_r+0x6d8>
 801c978:	4639      	mov	r1, r7
 801c97a:	4622      	mov	r2, r4
 801c97c:	4630      	mov	r0, r6
 801c97e:	930c      	str	r3, [sp, #48]	; 0x30
 801c980:	f000 fe1a 	bl	801d5b8 <__pow5mult>
 801c984:	462a      	mov	r2, r5
 801c986:	4601      	mov	r1, r0
 801c988:	4607      	mov	r7, r0
 801c98a:	4630      	mov	r0, r6
 801c98c:	f000 fd6e 	bl	801d46c <__multiply>
 801c990:	4629      	mov	r1, r5
 801c992:	900a      	str	r0, [sp, #40]	; 0x28
 801c994:	4630      	mov	r0, r6
 801c996:	f000 fc97 	bl	801d2c8 <_Bfree>
 801c99a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801c99c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c99e:	4615      	mov	r5, r2
 801c9a0:	1b1a      	subs	r2, r3, r4
 801c9a2:	d004      	beq.n	801c9ae <_dtoa_r+0x6e6>
 801c9a4:	4629      	mov	r1, r5
 801c9a6:	4630      	mov	r0, r6
 801c9a8:	f000 fe06 	bl	801d5b8 <__pow5mult>
 801c9ac:	4605      	mov	r5, r0
 801c9ae:	2101      	movs	r1, #1
 801c9b0:	4630      	mov	r0, r6
 801c9b2:	f000 fd45 	bl	801d440 <__i2b>
 801c9b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c9b8:	2b00      	cmp	r3, #0
 801c9ba:	4604      	mov	r4, r0
 801c9bc:	f340 8082 	ble.w	801cac4 <_dtoa_r+0x7fc>
 801c9c0:	461a      	mov	r2, r3
 801c9c2:	4601      	mov	r1, r0
 801c9c4:	4630      	mov	r0, r6
 801c9c6:	f000 fdf7 	bl	801d5b8 <__pow5mult>
 801c9ca:	9b07      	ldr	r3, [sp, #28]
 801c9cc:	2b01      	cmp	r3, #1
 801c9ce:	4604      	mov	r4, r0
 801c9d0:	dd7b      	ble.n	801caca <_dtoa_r+0x802>
 801c9d2:	2300      	movs	r3, #0
 801c9d4:	930a      	str	r3, [sp, #40]	; 0x28
 801c9d6:	6922      	ldr	r2, [r4, #16]
 801c9d8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801c9dc:	6910      	ldr	r0, [r2, #16]
 801c9de:	f000 fcdf 	bl	801d3a0 <__hi0bits>
 801c9e2:	f1c0 0020 	rsb	r0, r0, #32
 801c9e6:	9b06      	ldr	r3, [sp, #24]
 801c9e8:	4418      	add	r0, r3
 801c9ea:	f010 001f 	ands.w	r0, r0, #31
 801c9ee:	f000 808d 	beq.w	801cb0c <_dtoa_r+0x844>
 801c9f2:	f1c0 0220 	rsb	r2, r0, #32
 801c9f6:	2a04      	cmp	r2, #4
 801c9f8:	f340 8086 	ble.w	801cb08 <_dtoa_r+0x840>
 801c9fc:	f1c0 001c 	rsb	r0, r0, #28
 801ca00:	9b05      	ldr	r3, [sp, #20]
 801ca02:	4403      	add	r3, r0
 801ca04:	9305      	str	r3, [sp, #20]
 801ca06:	9b06      	ldr	r3, [sp, #24]
 801ca08:	4403      	add	r3, r0
 801ca0a:	4480      	add	r8, r0
 801ca0c:	9306      	str	r3, [sp, #24]
 801ca0e:	9b05      	ldr	r3, [sp, #20]
 801ca10:	2b00      	cmp	r3, #0
 801ca12:	dd05      	ble.n	801ca20 <_dtoa_r+0x758>
 801ca14:	4629      	mov	r1, r5
 801ca16:	461a      	mov	r2, r3
 801ca18:	4630      	mov	r0, r6
 801ca1a:	f000 fe27 	bl	801d66c <__lshift>
 801ca1e:	4605      	mov	r5, r0
 801ca20:	9b06      	ldr	r3, [sp, #24]
 801ca22:	2b00      	cmp	r3, #0
 801ca24:	dd05      	ble.n	801ca32 <_dtoa_r+0x76a>
 801ca26:	4621      	mov	r1, r4
 801ca28:	461a      	mov	r2, r3
 801ca2a:	4630      	mov	r0, r6
 801ca2c:	f000 fe1e 	bl	801d66c <__lshift>
 801ca30:	4604      	mov	r4, r0
 801ca32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ca34:	2b00      	cmp	r3, #0
 801ca36:	d06b      	beq.n	801cb10 <_dtoa_r+0x848>
 801ca38:	4621      	mov	r1, r4
 801ca3a:	4628      	mov	r0, r5
 801ca3c:	f000 fe82 	bl	801d744 <__mcmp>
 801ca40:	2800      	cmp	r0, #0
 801ca42:	da65      	bge.n	801cb10 <_dtoa_r+0x848>
 801ca44:	2300      	movs	r3, #0
 801ca46:	4629      	mov	r1, r5
 801ca48:	220a      	movs	r2, #10
 801ca4a:	4630      	mov	r0, r6
 801ca4c:	f000 fc5e 	bl	801d30c <__multadd>
 801ca50:	9b08      	ldr	r3, [sp, #32]
 801ca52:	f10b 3bff 	add.w	fp, fp, #4294967295
 801ca56:	4605      	mov	r5, r0
 801ca58:	2b00      	cmp	r3, #0
 801ca5a:	f000 8192 	beq.w	801cd82 <_dtoa_r+0xaba>
 801ca5e:	4639      	mov	r1, r7
 801ca60:	2300      	movs	r3, #0
 801ca62:	220a      	movs	r2, #10
 801ca64:	4630      	mov	r0, r6
 801ca66:	f000 fc51 	bl	801d30c <__multadd>
 801ca6a:	f1ba 0f00 	cmp.w	sl, #0
 801ca6e:	4607      	mov	r7, r0
 801ca70:	f300 808e 	bgt.w	801cb90 <_dtoa_r+0x8c8>
 801ca74:	9b07      	ldr	r3, [sp, #28]
 801ca76:	2b02      	cmp	r3, #2
 801ca78:	dc51      	bgt.n	801cb1e <_dtoa_r+0x856>
 801ca7a:	e089      	b.n	801cb90 <_dtoa_r+0x8c8>
 801ca7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801ca7e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801ca82:	e751      	b.n	801c928 <_dtoa_r+0x660>
 801ca84:	f109 34ff 	add.w	r4, r9, #4294967295
 801ca88:	42a3      	cmp	r3, r4
 801ca8a:	bfbf      	itttt	lt
 801ca8c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 801ca8e:	1ae3      	sublt	r3, r4, r3
 801ca90:	18d2      	addlt	r2, r2, r3
 801ca92:	4613      	movlt	r3, r2
 801ca94:	bfb7      	itett	lt
 801ca96:	930e      	strlt	r3, [sp, #56]	; 0x38
 801ca98:	1b1c      	subge	r4, r3, r4
 801ca9a:	4623      	movlt	r3, r4
 801ca9c:	2400      	movlt	r4, #0
 801ca9e:	f1b9 0f00 	cmp.w	r9, #0
 801caa2:	bfb5      	itete	lt
 801caa4:	9a05      	ldrlt	r2, [sp, #20]
 801caa6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 801caaa:	eba2 0809 	sublt.w	r8, r2, r9
 801caae:	464a      	movge	r2, r9
 801cab0:	bfb8      	it	lt
 801cab2:	2200      	movlt	r2, #0
 801cab4:	e73b      	b.n	801c92e <_dtoa_r+0x666>
 801cab6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801caba:	9f08      	ldr	r7, [sp, #32]
 801cabc:	461c      	mov	r4, r3
 801cabe:	e743      	b.n	801c948 <_dtoa_r+0x680>
 801cac0:	461a      	mov	r2, r3
 801cac2:	e76f      	b.n	801c9a4 <_dtoa_r+0x6dc>
 801cac4:	9b07      	ldr	r3, [sp, #28]
 801cac6:	2b01      	cmp	r3, #1
 801cac8:	dc18      	bgt.n	801cafc <_dtoa_r+0x834>
 801caca:	9b02      	ldr	r3, [sp, #8]
 801cacc:	b9b3      	cbnz	r3, 801cafc <_dtoa_r+0x834>
 801cace:	9b03      	ldr	r3, [sp, #12]
 801cad0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801cad4:	b9a2      	cbnz	r2, 801cb00 <_dtoa_r+0x838>
 801cad6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801cada:	0d12      	lsrs	r2, r2, #20
 801cadc:	0512      	lsls	r2, r2, #20
 801cade:	b18a      	cbz	r2, 801cb04 <_dtoa_r+0x83c>
 801cae0:	9b05      	ldr	r3, [sp, #20]
 801cae2:	3301      	adds	r3, #1
 801cae4:	9305      	str	r3, [sp, #20]
 801cae6:	9b06      	ldr	r3, [sp, #24]
 801cae8:	3301      	adds	r3, #1
 801caea:	9306      	str	r3, [sp, #24]
 801caec:	2301      	movs	r3, #1
 801caee:	930a      	str	r3, [sp, #40]	; 0x28
 801caf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801caf2:	2b00      	cmp	r3, #0
 801caf4:	f47f af6f 	bne.w	801c9d6 <_dtoa_r+0x70e>
 801caf8:	2001      	movs	r0, #1
 801cafa:	e774      	b.n	801c9e6 <_dtoa_r+0x71e>
 801cafc:	2300      	movs	r3, #0
 801cafe:	e7f6      	b.n	801caee <_dtoa_r+0x826>
 801cb00:	9b02      	ldr	r3, [sp, #8]
 801cb02:	e7f4      	b.n	801caee <_dtoa_r+0x826>
 801cb04:	920a      	str	r2, [sp, #40]	; 0x28
 801cb06:	e7f3      	b.n	801caf0 <_dtoa_r+0x828>
 801cb08:	d081      	beq.n	801ca0e <_dtoa_r+0x746>
 801cb0a:	4610      	mov	r0, r2
 801cb0c:	301c      	adds	r0, #28
 801cb0e:	e777      	b.n	801ca00 <_dtoa_r+0x738>
 801cb10:	f1b9 0f00 	cmp.w	r9, #0
 801cb14:	dc37      	bgt.n	801cb86 <_dtoa_r+0x8be>
 801cb16:	9b07      	ldr	r3, [sp, #28]
 801cb18:	2b02      	cmp	r3, #2
 801cb1a:	dd34      	ble.n	801cb86 <_dtoa_r+0x8be>
 801cb1c:	46ca      	mov	sl, r9
 801cb1e:	f1ba 0f00 	cmp.w	sl, #0
 801cb22:	d10d      	bne.n	801cb40 <_dtoa_r+0x878>
 801cb24:	4621      	mov	r1, r4
 801cb26:	4653      	mov	r3, sl
 801cb28:	2205      	movs	r2, #5
 801cb2a:	4630      	mov	r0, r6
 801cb2c:	f000 fbee 	bl	801d30c <__multadd>
 801cb30:	4601      	mov	r1, r0
 801cb32:	4604      	mov	r4, r0
 801cb34:	4628      	mov	r0, r5
 801cb36:	f000 fe05 	bl	801d744 <__mcmp>
 801cb3a:	2800      	cmp	r0, #0
 801cb3c:	f73f adde 	bgt.w	801c6fc <_dtoa_r+0x434>
 801cb40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cb42:	f8dd 8000 	ldr.w	r8, [sp]
 801cb46:	ea6f 0b03 	mvn.w	fp, r3
 801cb4a:	f04f 0900 	mov.w	r9, #0
 801cb4e:	4621      	mov	r1, r4
 801cb50:	4630      	mov	r0, r6
 801cb52:	f000 fbb9 	bl	801d2c8 <_Bfree>
 801cb56:	2f00      	cmp	r7, #0
 801cb58:	f43f aea7 	beq.w	801c8aa <_dtoa_r+0x5e2>
 801cb5c:	f1b9 0f00 	cmp.w	r9, #0
 801cb60:	d005      	beq.n	801cb6e <_dtoa_r+0x8a6>
 801cb62:	45b9      	cmp	r9, r7
 801cb64:	d003      	beq.n	801cb6e <_dtoa_r+0x8a6>
 801cb66:	4649      	mov	r1, r9
 801cb68:	4630      	mov	r0, r6
 801cb6a:	f000 fbad 	bl	801d2c8 <_Bfree>
 801cb6e:	4639      	mov	r1, r7
 801cb70:	4630      	mov	r0, r6
 801cb72:	f000 fba9 	bl	801d2c8 <_Bfree>
 801cb76:	e698      	b.n	801c8aa <_dtoa_r+0x5e2>
 801cb78:	2400      	movs	r4, #0
 801cb7a:	4627      	mov	r7, r4
 801cb7c:	e7e0      	b.n	801cb40 <_dtoa_r+0x878>
 801cb7e:	46bb      	mov	fp, r7
 801cb80:	4604      	mov	r4, r0
 801cb82:	4607      	mov	r7, r0
 801cb84:	e5ba      	b.n	801c6fc <_dtoa_r+0x434>
 801cb86:	9b08      	ldr	r3, [sp, #32]
 801cb88:	46ca      	mov	sl, r9
 801cb8a:	2b00      	cmp	r3, #0
 801cb8c:	f000 8100 	beq.w	801cd90 <_dtoa_r+0xac8>
 801cb90:	f1b8 0f00 	cmp.w	r8, #0
 801cb94:	dd05      	ble.n	801cba2 <_dtoa_r+0x8da>
 801cb96:	4639      	mov	r1, r7
 801cb98:	4642      	mov	r2, r8
 801cb9a:	4630      	mov	r0, r6
 801cb9c:	f000 fd66 	bl	801d66c <__lshift>
 801cba0:	4607      	mov	r7, r0
 801cba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cba4:	2b00      	cmp	r3, #0
 801cba6:	d05d      	beq.n	801cc64 <_dtoa_r+0x99c>
 801cba8:	6879      	ldr	r1, [r7, #4]
 801cbaa:	4630      	mov	r0, r6
 801cbac:	f000 fb4c 	bl	801d248 <_Balloc>
 801cbb0:	4680      	mov	r8, r0
 801cbb2:	b928      	cbnz	r0, 801cbc0 <_dtoa_r+0x8f8>
 801cbb4:	4b82      	ldr	r3, [pc, #520]	; (801cdc0 <_dtoa_r+0xaf8>)
 801cbb6:	4602      	mov	r2, r0
 801cbb8:	f240 21ea 	movw	r1, #746	; 0x2ea
 801cbbc:	f7ff bb9a 	b.w	801c2f4 <_dtoa_r+0x2c>
 801cbc0:	693a      	ldr	r2, [r7, #16]
 801cbc2:	3202      	adds	r2, #2
 801cbc4:	0092      	lsls	r2, r2, #2
 801cbc6:	f107 010c 	add.w	r1, r7, #12
 801cbca:	300c      	adds	r0, #12
 801cbcc:	f7fe fc1e 	bl	801b40c <memcpy>
 801cbd0:	2201      	movs	r2, #1
 801cbd2:	4641      	mov	r1, r8
 801cbd4:	4630      	mov	r0, r6
 801cbd6:	f000 fd49 	bl	801d66c <__lshift>
 801cbda:	9b00      	ldr	r3, [sp, #0]
 801cbdc:	3301      	adds	r3, #1
 801cbde:	9305      	str	r3, [sp, #20]
 801cbe0:	9b00      	ldr	r3, [sp, #0]
 801cbe2:	4453      	add	r3, sl
 801cbe4:	9309      	str	r3, [sp, #36]	; 0x24
 801cbe6:	9b02      	ldr	r3, [sp, #8]
 801cbe8:	f003 0301 	and.w	r3, r3, #1
 801cbec:	46b9      	mov	r9, r7
 801cbee:	9308      	str	r3, [sp, #32]
 801cbf0:	4607      	mov	r7, r0
 801cbf2:	9b05      	ldr	r3, [sp, #20]
 801cbf4:	4621      	mov	r1, r4
 801cbf6:	3b01      	subs	r3, #1
 801cbf8:	4628      	mov	r0, r5
 801cbfa:	9302      	str	r3, [sp, #8]
 801cbfc:	f7ff fad8 	bl	801c1b0 <quorem>
 801cc00:	4603      	mov	r3, r0
 801cc02:	3330      	adds	r3, #48	; 0x30
 801cc04:	9006      	str	r0, [sp, #24]
 801cc06:	4649      	mov	r1, r9
 801cc08:	4628      	mov	r0, r5
 801cc0a:	930a      	str	r3, [sp, #40]	; 0x28
 801cc0c:	f000 fd9a 	bl	801d744 <__mcmp>
 801cc10:	463a      	mov	r2, r7
 801cc12:	4682      	mov	sl, r0
 801cc14:	4621      	mov	r1, r4
 801cc16:	4630      	mov	r0, r6
 801cc18:	f000 fdb0 	bl	801d77c <__mdiff>
 801cc1c:	68c2      	ldr	r2, [r0, #12]
 801cc1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cc20:	4680      	mov	r8, r0
 801cc22:	bb0a      	cbnz	r2, 801cc68 <_dtoa_r+0x9a0>
 801cc24:	4601      	mov	r1, r0
 801cc26:	4628      	mov	r0, r5
 801cc28:	f000 fd8c 	bl	801d744 <__mcmp>
 801cc2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cc2e:	4602      	mov	r2, r0
 801cc30:	4641      	mov	r1, r8
 801cc32:	4630      	mov	r0, r6
 801cc34:	920e      	str	r2, [sp, #56]	; 0x38
 801cc36:	930a      	str	r3, [sp, #40]	; 0x28
 801cc38:	f000 fb46 	bl	801d2c8 <_Bfree>
 801cc3c:	9b07      	ldr	r3, [sp, #28]
 801cc3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801cc40:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801cc44:	ea43 0102 	orr.w	r1, r3, r2
 801cc48:	9b08      	ldr	r3, [sp, #32]
 801cc4a:	430b      	orrs	r3, r1
 801cc4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cc4e:	d10d      	bne.n	801cc6c <_dtoa_r+0x9a4>
 801cc50:	2b39      	cmp	r3, #57	; 0x39
 801cc52:	d029      	beq.n	801cca8 <_dtoa_r+0x9e0>
 801cc54:	f1ba 0f00 	cmp.w	sl, #0
 801cc58:	dd01      	ble.n	801cc5e <_dtoa_r+0x996>
 801cc5a:	9b06      	ldr	r3, [sp, #24]
 801cc5c:	3331      	adds	r3, #49	; 0x31
 801cc5e:	9a02      	ldr	r2, [sp, #8]
 801cc60:	7013      	strb	r3, [r2, #0]
 801cc62:	e774      	b.n	801cb4e <_dtoa_r+0x886>
 801cc64:	4638      	mov	r0, r7
 801cc66:	e7b8      	b.n	801cbda <_dtoa_r+0x912>
 801cc68:	2201      	movs	r2, #1
 801cc6a:	e7e1      	b.n	801cc30 <_dtoa_r+0x968>
 801cc6c:	f1ba 0f00 	cmp.w	sl, #0
 801cc70:	db06      	blt.n	801cc80 <_dtoa_r+0x9b8>
 801cc72:	9907      	ldr	r1, [sp, #28]
 801cc74:	ea41 0a0a 	orr.w	sl, r1, sl
 801cc78:	9908      	ldr	r1, [sp, #32]
 801cc7a:	ea5a 0101 	orrs.w	r1, sl, r1
 801cc7e:	d120      	bne.n	801ccc2 <_dtoa_r+0x9fa>
 801cc80:	2a00      	cmp	r2, #0
 801cc82:	ddec      	ble.n	801cc5e <_dtoa_r+0x996>
 801cc84:	4629      	mov	r1, r5
 801cc86:	2201      	movs	r2, #1
 801cc88:	4630      	mov	r0, r6
 801cc8a:	9305      	str	r3, [sp, #20]
 801cc8c:	f000 fcee 	bl	801d66c <__lshift>
 801cc90:	4621      	mov	r1, r4
 801cc92:	4605      	mov	r5, r0
 801cc94:	f000 fd56 	bl	801d744 <__mcmp>
 801cc98:	2800      	cmp	r0, #0
 801cc9a:	9b05      	ldr	r3, [sp, #20]
 801cc9c:	dc02      	bgt.n	801cca4 <_dtoa_r+0x9dc>
 801cc9e:	d1de      	bne.n	801cc5e <_dtoa_r+0x996>
 801cca0:	07da      	lsls	r2, r3, #31
 801cca2:	d5dc      	bpl.n	801cc5e <_dtoa_r+0x996>
 801cca4:	2b39      	cmp	r3, #57	; 0x39
 801cca6:	d1d8      	bne.n	801cc5a <_dtoa_r+0x992>
 801cca8:	9a02      	ldr	r2, [sp, #8]
 801ccaa:	2339      	movs	r3, #57	; 0x39
 801ccac:	7013      	strb	r3, [r2, #0]
 801ccae:	4643      	mov	r3, r8
 801ccb0:	4698      	mov	r8, r3
 801ccb2:	3b01      	subs	r3, #1
 801ccb4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801ccb8:	2a39      	cmp	r2, #57	; 0x39
 801ccba:	d051      	beq.n	801cd60 <_dtoa_r+0xa98>
 801ccbc:	3201      	adds	r2, #1
 801ccbe:	701a      	strb	r2, [r3, #0]
 801ccc0:	e745      	b.n	801cb4e <_dtoa_r+0x886>
 801ccc2:	2a00      	cmp	r2, #0
 801ccc4:	dd03      	ble.n	801ccce <_dtoa_r+0xa06>
 801ccc6:	2b39      	cmp	r3, #57	; 0x39
 801ccc8:	d0ee      	beq.n	801cca8 <_dtoa_r+0x9e0>
 801ccca:	3301      	adds	r3, #1
 801cccc:	e7c7      	b.n	801cc5e <_dtoa_r+0x996>
 801ccce:	9a05      	ldr	r2, [sp, #20]
 801ccd0:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ccd2:	f802 3c01 	strb.w	r3, [r2, #-1]
 801ccd6:	428a      	cmp	r2, r1
 801ccd8:	d02b      	beq.n	801cd32 <_dtoa_r+0xa6a>
 801ccda:	4629      	mov	r1, r5
 801ccdc:	2300      	movs	r3, #0
 801ccde:	220a      	movs	r2, #10
 801cce0:	4630      	mov	r0, r6
 801cce2:	f000 fb13 	bl	801d30c <__multadd>
 801cce6:	45b9      	cmp	r9, r7
 801cce8:	4605      	mov	r5, r0
 801ccea:	f04f 0300 	mov.w	r3, #0
 801ccee:	f04f 020a 	mov.w	r2, #10
 801ccf2:	4649      	mov	r1, r9
 801ccf4:	4630      	mov	r0, r6
 801ccf6:	d107      	bne.n	801cd08 <_dtoa_r+0xa40>
 801ccf8:	f000 fb08 	bl	801d30c <__multadd>
 801ccfc:	4681      	mov	r9, r0
 801ccfe:	4607      	mov	r7, r0
 801cd00:	9b05      	ldr	r3, [sp, #20]
 801cd02:	3301      	adds	r3, #1
 801cd04:	9305      	str	r3, [sp, #20]
 801cd06:	e774      	b.n	801cbf2 <_dtoa_r+0x92a>
 801cd08:	f000 fb00 	bl	801d30c <__multadd>
 801cd0c:	4639      	mov	r1, r7
 801cd0e:	4681      	mov	r9, r0
 801cd10:	2300      	movs	r3, #0
 801cd12:	220a      	movs	r2, #10
 801cd14:	4630      	mov	r0, r6
 801cd16:	f000 faf9 	bl	801d30c <__multadd>
 801cd1a:	4607      	mov	r7, r0
 801cd1c:	e7f0      	b.n	801cd00 <_dtoa_r+0xa38>
 801cd1e:	f1ba 0f00 	cmp.w	sl, #0
 801cd22:	9a00      	ldr	r2, [sp, #0]
 801cd24:	bfcc      	ite	gt
 801cd26:	46d0      	movgt	r8, sl
 801cd28:	f04f 0801 	movle.w	r8, #1
 801cd2c:	4490      	add	r8, r2
 801cd2e:	f04f 0900 	mov.w	r9, #0
 801cd32:	4629      	mov	r1, r5
 801cd34:	2201      	movs	r2, #1
 801cd36:	4630      	mov	r0, r6
 801cd38:	9302      	str	r3, [sp, #8]
 801cd3a:	f000 fc97 	bl	801d66c <__lshift>
 801cd3e:	4621      	mov	r1, r4
 801cd40:	4605      	mov	r5, r0
 801cd42:	f000 fcff 	bl	801d744 <__mcmp>
 801cd46:	2800      	cmp	r0, #0
 801cd48:	dcb1      	bgt.n	801ccae <_dtoa_r+0x9e6>
 801cd4a:	d102      	bne.n	801cd52 <_dtoa_r+0xa8a>
 801cd4c:	9b02      	ldr	r3, [sp, #8]
 801cd4e:	07db      	lsls	r3, r3, #31
 801cd50:	d4ad      	bmi.n	801ccae <_dtoa_r+0x9e6>
 801cd52:	4643      	mov	r3, r8
 801cd54:	4698      	mov	r8, r3
 801cd56:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801cd5a:	2a30      	cmp	r2, #48	; 0x30
 801cd5c:	d0fa      	beq.n	801cd54 <_dtoa_r+0xa8c>
 801cd5e:	e6f6      	b.n	801cb4e <_dtoa_r+0x886>
 801cd60:	9a00      	ldr	r2, [sp, #0]
 801cd62:	429a      	cmp	r2, r3
 801cd64:	d1a4      	bne.n	801ccb0 <_dtoa_r+0x9e8>
 801cd66:	f10b 0b01 	add.w	fp, fp, #1
 801cd6a:	2331      	movs	r3, #49	; 0x31
 801cd6c:	e778      	b.n	801cc60 <_dtoa_r+0x998>
 801cd6e:	4b15      	ldr	r3, [pc, #84]	; (801cdc4 <_dtoa_r+0xafc>)
 801cd70:	f7ff bb12 	b.w	801c398 <_dtoa_r+0xd0>
 801cd74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801cd76:	2b00      	cmp	r3, #0
 801cd78:	f47f aaee 	bne.w	801c358 <_dtoa_r+0x90>
 801cd7c:	4b12      	ldr	r3, [pc, #72]	; (801cdc8 <_dtoa_r+0xb00>)
 801cd7e:	f7ff bb0b 	b.w	801c398 <_dtoa_r+0xd0>
 801cd82:	f1ba 0f00 	cmp.w	sl, #0
 801cd86:	dc03      	bgt.n	801cd90 <_dtoa_r+0xac8>
 801cd88:	9b07      	ldr	r3, [sp, #28]
 801cd8a:	2b02      	cmp	r3, #2
 801cd8c:	f73f aec7 	bgt.w	801cb1e <_dtoa_r+0x856>
 801cd90:	f8dd 8000 	ldr.w	r8, [sp]
 801cd94:	4621      	mov	r1, r4
 801cd96:	4628      	mov	r0, r5
 801cd98:	f7ff fa0a 	bl	801c1b0 <quorem>
 801cd9c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801cda0:	f808 3b01 	strb.w	r3, [r8], #1
 801cda4:	9a00      	ldr	r2, [sp, #0]
 801cda6:	eba8 0202 	sub.w	r2, r8, r2
 801cdaa:	4592      	cmp	sl, r2
 801cdac:	ddb7      	ble.n	801cd1e <_dtoa_r+0xa56>
 801cdae:	4629      	mov	r1, r5
 801cdb0:	2300      	movs	r3, #0
 801cdb2:	220a      	movs	r2, #10
 801cdb4:	4630      	mov	r0, r6
 801cdb6:	f000 faa9 	bl	801d30c <__multadd>
 801cdba:	4605      	mov	r5, r0
 801cdbc:	e7ea      	b.n	801cd94 <_dtoa_r+0xacc>
 801cdbe:	bf00      	nop
 801cdc0:	08021f9a 	.word	0x08021f9a
 801cdc4:	08021e58 	.word	0x08021e58
 801cdc8:	08021f2e 	.word	0x08021f2e

0801cdcc <__sflush_r>:
 801cdcc:	898a      	ldrh	r2, [r1, #12]
 801cdce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cdd2:	4605      	mov	r5, r0
 801cdd4:	0710      	lsls	r0, r2, #28
 801cdd6:	460c      	mov	r4, r1
 801cdd8:	d458      	bmi.n	801ce8c <__sflush_r+0xc0>
 801cdda:	684b      	ldr	r3, [r1, #4]
 801cddc:	2b00      	cmp	r3, #0
 801cdde:	dc05      	bgt.n	801cdec <__sflush_r+0x20>
 801cde0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801cde2:	2b00      	cmp	r3, #0
 801cde4:	dc02      	bgt.n	801cdec <__sflush_r+0x20>
 801cde6:	2000      	movs	r0, #0
 801cde8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cdec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cdee:	2e00      	cmp	r6, #0
 801cdf0:	d0f9      	beq.n	801cde6 <__sflush_r+0x1a>
 801cdf2:	2300      	movs	r3, #0
 801cdf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801cdf8:	682f      	ldr	r7, [r5, #0]
 801cdfa:	602b      	str	r3, [r5, #0]
 801cdfc:	d032      	beq.n	801ce64 <__sflush_r+0x98>
 801cdfe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ce00:	89a3      	ldrh	r3, [r4, #12]
 801ce02:	075a      	lsls	r2, r3, #29
 801ce04:	d505      	bpl.n	801ce12 <__sflush_r+0x46>
 801ce06:	6863      	ldr	r3, [r4, #4]
 801ce08:	1ac0      	subs	r0, r0, r3
 801ce0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ce0c:	b10b      	cbz	r3, 801ce12 <__sflush_r+0x46>
 801ce0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ce10:	1ac0      	subs	r0, r0, r3
 801ce12:	2300      	movs	r3, #0
 801ce14:	4602      	mov	r2, r0
 801ce16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ce18:	6a21      	ldr	r1, [r4, #32]
 801ce1a:	4628      	mov	r0, r5
 801ce1c:	47b0      	blx	r6
 801ce1e:	1c43      	adds	r3, r0, #1
 801ce20:	89a3      	ldrh	r3, [r4, #12]
 801ce22:	d106      	bne.n	801ce32 <__sflush_r+0x66>
 801ce24:	6829      	ldr	r1, [r5, #0]
 801ce26:	291d      	cmp	r1, #29
 801ce28:	d82c      	bhi.n	801ce84 <__sflush_r+0xb8>
 801ce2a:	4a2a      	ldr	r2, [pc, #168]	; (801ced4 <__sflush_r+0x108>)
 801ce2c:	40ca      	lsrs	r2, r1
 801ce2e:	07d6      	lsls	r6, r2, #31
 801ce30:	d528      	bpl.n	801ce84 <__sflush_r+0xb8>
 801ce32:	2200      	movs	r2, #0
 801ce34:	6062      	str	r2, [r4, #4]
 801ce36:	04d9      	lsls	r1, r3, #19
 801ce38:	6922      	ldr	r2, [r4, #16]
 801ce3a:	6022      	str	r2, [r4, #0]
 801ce3c:	d504      	bpl.n	801ce48 <__sflush_r+0x7c>
 801ce3e:	1c42      	adds	r2, r0, #1
 801ce40:	d101      	bne.n	801ce46 <__sflush_r+0x7a>
 801ce42:	682b      	ldr	r3, [r5, #0]
 801ce44:	b903      	cbnz	r3, 801ce48 <__sflush_r+0x7c>
 801ce46:	6560      	str	r0, [r4, #84]	; 0x54
 801ce48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ce4a:	602f      	str	r7, [r5, #0]
 801ce4c:	2900      	cmp	r1, #0
 801ce4e:	d0ca      	beq.n	801cde6 <__sflush_r+0x1a>
 801ce50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ce54:	4299      	cmp	r1, r3
 801ce56:	d002      	beq.n	801ce5e <__sflush_r+0x92>
 801ce58:	4628      	mov	r0, r5
 801ce5a:	f000 fd83 	bl	801d964 <_free_r>
 801ce5e:	2000      	movs	r0, #0
 801ce60:	6360      	str	r0, [r4, #52]	; 0x34
 801ce62:	e7c1      	b.n	801cde8 <__sflush_r+0x1c>
 801ce64:	6a21      	ldr	r1, [r4, #32]
 801ce66:	2301      	movs	r3, #1
 801ce68:	4628      	mov	r0, r5
 801ce6a:	47b0      	blx	r6
 801ce6c:	1c41      	adds	r1, r0, #1
 801ce6e:	d1c7      	bne.n	801ce00 <__sflush_r+0x34>
 801ce70:	682b      	ldr	r3, [r5, #0]
 801ce72:	2b00      	cmp	r3, #0
 801ce74:	d0c4      	beq.n	801ce00 <__sflush_r+0x34>
 801ce76:	2b1d      	cmp	r3, #29
 801ce78:	d001      	beq.n	801ce7e <__sflush_r+0xb2>
 801ce7a:	2b16      	cmp	r3, #22
 801ce7c:	d101      	bne.n	801ce82 <__sflush_r+0xb6>
 801ce7e:	602f      	str	r7, [r5, #0]
 801ce80:	e7b1      	b.n	801cde6 <__sflush_r+0x1a>
 801ce82:	89a3      	ldrh	r3, [r4, #12]
 801ce84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ce88:	81a3      	strh	r3, [r4, #12]
 801ce8a:	e7ad      	b.n	801cde8 <__sflush_r+0x1c>
 801ce8c:	690f      	ldr	r7, [r1, #16]
 801ce8e:	2f00      	cmp	r7, #0
 801ce90:	d0a9      	beq.n	801cde6 <__sflush_r+0x1a>
 801ce92:	0793      	lsls	r3, r2, #30
 801ce94:	680e      	ldr	r6, [r1, #0]
 801ce96:	bf08      	it	eq
 801ce98:	694b      	ldreq	r3, [r1, #20]
 801ce9a:	600f      	str	r7, [r1, #0]
 801ce9c:	bf18      	it	ne
 801ce9e:	2300      	movne	r3, #0
 801cea0:	eba6 0807 	sub.w	r8, r6, r7
 801cea4:	608b      	str	r3, [r1, #8]
 801cea6:	f1b8 0f00 	cmp.w	r8, #0
 801ceaa:	dd9c      	ble.n	801cde6 <__sflush_r+0x1a>
 801ceac:	6a21      	ldr	r1, [r4, #32]
 801ceae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801ceb0:	4643      	mov	r3, r8
 801ceb2:	463a      	mov	r2, r7
 801ceb4:	4628      	mov	r0, r5
 801ceb6:	47b0      	blx	r6
 801ceb8:	2800      	cmp	r0, #0
 801ceba:	dc06      	bgt.n	801ceca <__sflush_r+0xfe>
 801cebc:	89a3      	ldrh	r3, [r4, #12]
 801cebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cec2:	81a3      	strh	r3, [r4, #12]
 801cec4:	f04f 30ff 	mov.w	r0, #4294967295
 801cec8:	e78e      	b.n	801cde8 <__sflush_r+0x1c>
 801ceca:	4407      	add	r7, r0
 801cecc:	eba8 0800 	sub.w	r8, r8, r0
 801ced0:	e7e9      	b.n	801cea6 <__sflush_r+0xda>
 801ced2:	bf00      	nop
 801ced4:	20400001 	.word	0x20400001

0801ced8 <_fflush_r>:
 801ced8:	b538      	push	{r3, r4, r5, lr}
 801ceda:	690b      	ldr	r3, [r1, #16]
 801cedc:	4605      	mov	r5, r0
 801cede:	460c      	mov	r4, r1
 801cee0:	b913      	cbnz	r3, 801cee8 <_fflush_r+0x10>
 801cee2:	2500      	movs	r5, #0
 801cee4:	4628      	mov	r0, r5
 801cee6:	bd38      	pop	{r3, r4, r5, pc}
 801cee8:	b118      	cbz	r0, 801cef2 <_fflush_r+0x1a>
 801ceea:	6983      	ldr	r3, [r0, #24]
 801ceec:	b90b      	cbnz	r3, 801cef2 <_fflush_r+0x1a>
 801ceee:	f000 f887 	bl	801d000 <__sinit>
 801cef2:	4b14      	ldr	r3, [pc, #80]	; (801cf44 <_fflush_r+0x6c>)
 801cef4:	429c      	cmp	r4, r3
 801cef6:	d11b      	bne.n	801cf30 <_fflush_r+0x58>
 801cef8:	686c      	ldr	r4, [r5, #4]
 801cefa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cefe:	2b00      	cmp	r3, #0
 801cf00:	d0ef      	beq.n	801cee2 <_fflush_r+0xa>
 801cf02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801cf04:	07d0      	lsls	r0, r2, #31
 801cf06:	d404      	bmi.n	801cf12 <_fflush_r+0x3a>
 801cf08:	0599      	lsls	r1, r3, #22
 801cf0a:	d402      	bmi.n	801cf12 <_fflush_r+0x3a>
 801cf0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801cf0e:	f000 f92c 	bl	801d16a <__retarget_lock_acquire_recursive>
 801cf12:	4628      	mov	r0, r5
 801cf14:	4621      	mov	r1, r4
 801cf16:	f7ff ff59 	bl	801cdcc <__sflush_r>
 801cf1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801cf1c:	07da      	lsls	r2, r3, #31
 801cf1e:	4605      	mov	r5, r0
 801cf20:	d4e0      	bmi.n	801cee4 <_fflush_r+0xc>
 801cf22:	89a3      	ldrh	r3, [r4, #12]
 801cf24:	059b      	lsls	r3, r3, #22
 801cf26:	d4dd      	bmi.n	801cee4 <_fflush_r+0xc>
 801cf28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801cf2a:	f000 f91f 	bl	801d16c <__retarget_lock_release_recursive>
 801cf2e:	e7d9      	b.n	801cee4 <_fflush_r+0xc>
 801cf30:	4b05      	ldr	r3, [pc, #20]	; (801cf48 <_fflush_r+0x70>)
 801cf32:	429c      	cmp	r4, r3
 801cf34:	d101      	bne.n	801cf3a <_fflush_r+0x62>
 801cf36:	68ac      	ldr	r4, [r5, #8]
 801cf38:	e7df      	b.n	801cefa <_fflush_r+0x22>
 801cf3a:	4b04      	ldr	r3, [pc, #16]	; (801cf4c <_fflush_r+0x74>)
 801cf3c:	429c      	cmp	r4, r3
 801cf3e:	bf08      	it	eq
 801cf40:	68ec      	ldreq	r4, [r5, #12]
 801cf42:	e7da      	b.n	801cefa <_fflush_r+0x22>
 801cf44:	08021fcc 	.word	0x08021fcc
 801cf48:	08021fec 	.word	0x08021fec
 801cf4c:	08021fac 	.word	0x08021fac

0801cf50 <std>:
 801cf50:	2300      	movs	r3, #0
 801cf52:	b510      	push	{r4, lr}
 801cf54:	4604      	mov	r4, r0
 801cf56:	e9c0 3300 	strd	r3, r3, [r0]
 801cf5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801cf5e:	6083      	str	r3, [r0, #8]
 801cf60:	8181      	strh	r1, [r0, #12]
 801cf62:	6643      	str	r3, [r0, #100]	; 0x64
 801cf64:	81c2      	strh	r2, [r0, #14]
 801cf66:	6183      	str	r3, [r0, #24]
 801cf68:	4619      	mov	r1, r3
 801cf6a:	2208      	movs	r2, #8
 801cf6c:	305c      	adds	r0, #92	; 0x5c
 801cf6e:	f7fe fa5b 	bl	801b428 <memset>
 801cf72:	4b05      	ldr	r3, [pc, #20]	; (801cf88 <std+0x38>)
 801cf74:	6263      	str	r3, [r4, #36]	; 0x24
 801cf76:	4b05      	ldr	r3, [pc, #20]	; (801cf8c <std+0x3c>)
 801cf78:	62a3      	str	r3, [r4, #40]	; 0x28
 801cf7a:	4b05      	ldr	r3, [pc, #20]	; (801cf90 <std+0x40>)
 801cf7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801cf7e:	4b05      	ldr	r3, [pc, #20]	; (801cf94 <std+0x44>)
 801cf80:	6224      	str	r4, [r4, #32]
 801cf82:	6323      	str	r3, [r4, #48]	; 0x30
 801cf84:	bd10      	pop	{r4, pc}
 801cf86:	bf00      	nop
 801cf88:	0801dd8d 	.word	0x0801dd8d
 801cf8c:	0801ddaf 	.word	0x0801ddaf
 801cf90:	0801dde7 	.word	0x0801dde7
 801cf94:	0801de0b 	.word	0x0801de0b

0801cf98 <_cleanup_r>:
 801cf98:	4901      	ldr	r1, [pc, #4]	; (801cfa0 <_cleanup_r+0x8>)
 801cf9a:	f000 b8c1 	b.w	801d120 <_fwalk_reent>
 801cf9e:	bf00      	nop
 801cfa0:	0801ced9 	.word	0x0801ced9

0801cfa4 <__sfmoreglue>:
 801cfa4:	b570      	push	{r4, r5, r6, lr}
 801cfa6:	1e4a      	subs	r2, r1, #1
 801cfa8:	2568      	movs	r5, #104	; 0x68
 801cfaa:	4355      	muls	r5, r2
 801cfac:	460e      	mov	r6, r1
 801cfae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801cfb2:	f000 fd27 	bl	801da04 <_malloc_r>
 801cfb6:	4604      	mov	r4, r0
 801cfb8:	b140      	cbz	r0, 801cfcc <__sfmoreglue+0x28>
 801cfba:	2100      	movs	r1, #0
 801cfbc:	e9c0 1600 	strd	r1, r6, [r0]
 801cfc0:	300c      	adds	r0, #12
 801cfc2:	60a0      	str	r0, [r4, #8]
 801cfc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801cfc8:	f7fe fa2e 	bl	801b428 <memset>
 801cfcc:	4620      	mov	r0, r4
 801cfce:	bd70      	pop	{r4, r5, r6, pc}

0801cfd0 <__sfp_lock_acquire>:
 801cfd0:	4801      	ldr	r0, [pc, #4]	; (801cfd8 <__sfp_lock_acquire+0x8>)
 801cfd2:	f000 b8ca 	b.w	801d16a <__retarget_lock_acquire_recursive>
 801cfd6:	bf00      	nop
 801cfd8:	2000d7e8 	.word	0x2000d7e8

0801cfdc <__sfp_lock_release>:
 801cfdc:	4801      	ldr	r0, [pc, #4]	; (801cfe4 <__sfp_lock_release+0x8>)
 801cfde:	f000 b8c5 	b.w	801d16c <__retarget_lock_release_recursive>
 801cfe2:	bf00      	nop
 801cfe4:	2000d7e8 	.word	0x2000d7e8

0801cfe8 <__sinit_lock_acquire>:
 801cfe8:	4801      	ldr	r0, [pc, #4]	; (801cff0 <__sinit_lock_acquire+0x8>)
 801cfea:	f000 b8be 	b.w	801d16a <__retarget_lock_acquire_recursive>
 801cfee:	bf00      	nop
 801cff0:	2000d7e3 	.word	0x2000d7e3

0801cff4 <__sinit_lock_release>:
 801cff4:	4801      	ldr	r0, [pc, #4]	; (801cffc <__sinit_lock_release+0x8>)
 801cff6:	f000 b8b9 	b.w	801d16c <__retarget_lock_release_recursive>
 801cffa:	bf00      	nop
 801cffc:	2000d7e3 	.word	0x2000d7e3

0801d000 <__sinit>:
 801d000:	b510      	push	{r4, lr}
 801d002:	4604      	mov	r4, r0
 801d004:	f7ff fff0 	bl	801cfe8 <__sinit_lock_acquire>
 801d008:	69a3      	ldr	r3, [r4, #24]
 801d00a:	b11b      	cbz	r3, 801d014 <__sinit+0x14>
 801d00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d010:	f7ff bff0 	b.w	801cff4 <__sinit_lock_release>
 801d014:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801d018:	6523      	str	r3, [r4, #80]	; 0x50
 801d01a:	4b13      	ldr	r3, [pc, #76]	; (801d068 <__sinit+0x68>)
 801d01c:	4a13      	ldr	r2, [pc, #76]	; (801d06c <__sinit+0x6c>)
 801d01e:	681b      	ldr	r3, [r3, #0]
 801d020:	62a2      	str	r2, [r4, #40]	; 0x28
 801d022:	42a3      	cmp	r3, r4
 801d024:	bf04      	itt	eq
 801d026:	2301      	moveq	r3, #1
 801d028:	61a3      	streq	r3, [r4, #24]
 801d02a:	4620      	mov	r0, r4
 801d02c:	f000 f820 	bl	801d070 <__sfp>
 801d030:	6060      	str	r0, [r4, #4]
 801d032:	4620      	mov	r0, r4
 801d034:	f000 f81c 	bl	801d070 <__sfp>
 801d038:	60a0      	str	r0, [r4, #8]
 801d03a:	4620      	mov	r0, r4
 801d03c:	f000 f818 	bl	801d070 <__sfp>
 801d040:	2200      	movs	r2, #0
 801d042:	60e0      	str	r0, [r4, #12]
 801d044:	2104      	movs	r1, #4
 801d046:	6860      	ldr	r0, [r4, #4]
 801d048:	f7ff ff82 	bl	801cf50 <std>
 801d04c:	68a0      	ldr	r0, [r4, #8]
 801d04e:	2201      	movs	r2, #1
 801d050:	2109      	movs	r1, #9
 801d052:	f7ff ff7d 	bl	801cf50 <std>
 801d056:	68e0      	ldr	r0, [r4, #12]
 801d058:	2202      	movs	r2, #2
 801d05a:	2112      	movs	r1, #18
 801d05c:	f7ff ff78 	bl	801cf50 <std>
 801d060:	2301      	movs	r3, #1
 801d062:	61a3      	str	r3, [r4, #24]
 801d064:	e7d2      	b.n	801d00c <__sinit+0xc>
 801d066:	bf00      	nop
 801d068:	08021e44 	.word	0x08021e44
 801d06c:	0801cf99 	.word	0x0801cf99

0801d070 <__sfp>:
 801d070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d072:	4607      	mov	r7, r0
 801d074:	f7ff ffac 	bl	801cfd0 <__sfp_lock_acquire>
 801d078:	4b1e      	ldr	r3, [pc, #120]	; (801d0f4 <__sfp+0x84>)
 801d07a:	681e      	ldr	r6, [r3, #0]
 801d07c:	69b3      	ldr	r3, [r6, #24]
 801d07e:	b913      	cbnz	r3, 801d086 <__sfp+0x16>
 801d080:	4630      	mov	r0, r6
 801d082:	f7ff ffbd 	bl	801d000 <__sinit>
 801d086:	3648      	adds	r6, #72	; 0x48
 801d088:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801d08c:	3b01      	subs	r3, #1
 801d08e:	d503      	bpl.n	801d098 <__sfp+0x28>
 801d090:	6833      	ldr	r3, [r6, #0]
 801d092:	b30b      	cbz	r3, 801d0d8 <__sfp+0x68>
 801d094:	6836      	ldr	r6, [r6, #0]
 801d096:	e7f7      	b.n	801d088 <__sfp+0x18>
 801d098:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801d09c:	b9d5      	cbnz	r5, 801d0d4 <__sfp+0x64>
 801d09e:	4b16      	ldr	r3, [pc, #88]	; (801d0f8 <__sfp+0x88>)
 801d0a0:	60e3      	str	r3, [r4, #12]
 801d0a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801d0a6:	6665      	str	r5, [r4, #100]	; 0x64
 801d0a8:	f000 f85e 	bl	801d168 <__retarget_lock_init_recursive>
 801d0ac:	f7ff ff96 	bl	801cfdc <__sfp_lock_release>
 801d0b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801d0b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801d0b8:	6025      	str	r5, [r4, #0]
 801d0ba:	61a5      	str	r5, [r4, #24]
 801d0bc:	2208      	movs	r2, #8
 801d0be:	4629      	mov	r1, r5
 801d0c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801d0c4:	f7fe f9b0 	bl	801b428 <memset>
 801d0c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801d0cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801d0d0:	4620      	mov	r0, r4
 801d0d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d0d4:	3468      	adds	r4, #104	; 0x68
 801d0d6:	e7d9      	b.n	801d08c <__sfp+0x1c>
 801d0d8:	2104      	movs	r1, #4
 801d0da:	4638      	mov	r0, r7
 801d0dc:	f7ff ff62 	bl	801cfa4 <__sfmoreglue>
 801d0e0:	4604      	mov	r4, r0
 801d0e2:	6030      	str	r0, [r6, #0]
 801d0e4:	2800      	cmp	r0, #0
 801d0e6:	d1d5      	bne.n	801d094 <__sfp+0x24>
 801d0e8:	f7ff ff78 	bl	801cfdc <__sfp_lock_release>
 801d0ec:	230c      	movs	r3, #12
 801d0ee:	603b      	str	r3, [r7, #0]
 801d0f0:	e7ee      	b.n	801d0d0 <__sfp+0x60>
 801d0f2:	bf00      	nop
 801d0f4:	08021e44 	.word	0x08021e44
 801d0f8:	ffff0001 	.word	0xffff0001

0801d0fc <fiprintf>:
 801d0fc:	b40e      	push	{r1, r2, r3}
 801d0fe:	b503      	push	{r0, r1, lr}
 801d100:	4601      	mov	r1, r0
 801d102:	ab03      	add	r3, sp, #12
 801d104:	4805      	ldr	r0, [pc, #20]	; (801d11c <fiprintf+0x20>)
 801d106:	f853 2b04 	ldr.w	r2, [r3], #4
 801d10a:	6800      	ldr	r0, [r0, #0]
 801d10c:	9301      	str	r3, [sp, #4]
 801d10e:	f000 fcfd 	bl	801db0c <_vfiprintf_r>
 801d112:	b002      	add	sp, #8
 801d114:	f85d eb04 	ldr.w	lr, [sp], #4
 801d118:	b003      	add	sp, #12
 801d11a:	4770      	bx	lr
 801d11c:	2000001c 	.word	0x2000001c

0801d120 <_fwalk_reent>:
 801d120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d124:	4606      	mov	r6, r0
 801d126:	4688      	mov	r8, r1
 801d128:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801d12c:	2700      	movs	r7, #0
 801d12e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801d132:	f1b9 0901 	subs.w	r9, r9, #1
 801d136:	d505      	bpl.n	801d144 <_fwalk_reent+0x24>
 801d138:	6824      	ldr	r4, [r4, #0]
 801d13a:	2c00      	cmp	r4, #0
 801d13c:	d1f7      	bne.n	801d12e <_fwalk_reent+0xe>
 801d13e:	4638      	mov	r0, r7
 801d140:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d144:	89ab      	ldrh	r3, [r5, #12]
 801d146:	2b01      	cmp	r3, #1
 801d148:	d907      	bls.n	801d15a <_fwalk_reent+0x3a>
 801d14a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d14e:	3301      	adds	r3, #1
 801d150:	d003      	beq.n	801d15a <_fwalk_reent+0x3a>
 801d152:	4629      	mov	r1, r5
 801d154:	4630      	mov	r0, r6
 801d156:	47c0      	blx	r8
 801d158:	4307      	orrs	r7, r0
 801d15a:	3568      	adds	r5, #104	; 0x68
 801d15c:	e7e9      	b.n	801d132 <_fwalk_reent+0x12>
	...

0801d160 <_localeconv_r>:
 801d160:	4800      	ldr	r0, [pc, #0]	; (801d164 <_localeconv_r+0x4>)
 801d162:	4770      	bx	lr
 801d164:	20000170 	.word	0x20000170

0801d168 <__retarget_lock_init_recursive>:
 801d168:	4770      	bx	lr

0801d16a <__retarget_lock_acquire_recursive>:
 801d16a:	4770      	bx	lr

0801d16c <__retarget_lock_release_recursive>:
 801d16c:	4770      	bx	lr

0801d16e <__swhatbuf_r>:
 801d16e:	b570      	push	{r4, r5, r6, lr}
 801d170:	460e      	mov	r6, r1
 801d172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d176:	2900      	cmp	r1, #0
 801d178:	b096      	sub	sp, #88	; 0x58
 801d17a:	4614      	mov	r4, r2
 801d17c:	461d      	mov	r5, r3
 801d17e:	da07      	bge.n	801d190 <__swhatbuf_r+0x22>
 801d180:	2300      	movs	r3, #0
 801d182:	602b      	str	r3, [r5, #0]
 801d184:	89b3      	ldrh	r3, [r6, #12]
 801d186:	061a      	lsls	r2, r3, #24
 801d188:	d410      	bmi.n	801d1ac <__swhatbuf_r+0x3e>
 801d18a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d18e:	e00e      	b.n	801d1ae <__swhatbuf_r+0x40>
 801d190:	466a      	mov	r2, sp
 801d192:	f000 fe69 	bl	801de68 <_fstat_r>
 801d196:	2800      	cmp	r0, #0
 801d198:	dbf2      	blt.n	801d180 <__swhatbuf_r+0x12>
 801d19a:	9a01      	ldr	r2, [sp, #4]
 801d19c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801d1a0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801d1a4:	425a      	negs	r2, r3
 801d1a6:	415a      	adcs	r2, r3
 801d1a8:	602a      	str	r2, [r5, #0]
 801d1aa:	e7ee      	b.n	801d18a <__swhatbuf_r+0x1c>
 801d1ac:	2340      	movs	r3, #64	; 0x40
 801d1ae:	2000      	movs	r0, #0
 801d1b0:	6023      	str	r3, [r4, #0]
 801d1b2:	b016      	add	sp, #88	; 0x58
 801d1b4:	bd70      	pop	{r4, r5, r6, pc}
	...

0801d1b8 <__smakebuf_r>:
 801d1b8:	898b      	ldrh	r3, [r1, #12]
 801d1ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801d1bc:	079d      	lsls	r5, r3, #30
 801d1be:	4606      	mov	r6, r0
 801d1c0:	460c      	mov	r4, r1
 801d1c2:	d507      	bpl.n	801d1d4 <__smakebuf_r+0x1c>
 801d1c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801d1c8:	6023      	str	r3, [r4, #0]
 801d1ca:	6123      	str	r3, [r4, #16]
 801d1cc:	2301      	movs	r3, #1
 801d1ce:	6163      	str	r3, [r4, #20]
 801d1d0:	b002      	add	sp, #8
 801d1d2:	bd70      	pop	{r4, r5, r6, pc}
 801d1d4:	ab01      	add	r3, sp, #4
 801d1d6:	466a      	mov	r2, sp
 801d1d8:	f7ff ffc9 	bl	801d16e <__swhatbuf_r>
 801d1dc:	9900      	ldr	r1, [sp, #0]
 801d1de:	4605      	mov	r5, r0
 801d1e0:	4630      	mov	r0, r6
 801d1e2:	f000 fc0f 	bl	801da04 <_malloc_r>
 801d1e6:	b948      	cbnz	r0, 801d1fc <__smakebuf_r+0x44>
 801d1e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d1ec:	059a      	lsls	r2, r3, #22
 801d1ee:	d4ef      	bmi.n	801d1d0 <__smakebuf_r+0x18>
 801d1f0:	f023 0303 	bic.w	r3, r3, #3
 801d1f4:	f043 0302 	orr.w	r3, r3, #2
 801d1f8:	81a3      	strh	r3, [r4, #12]
 801d1fa:	e7e3      	b.n	801d1c4 <__smakebuf_r+0xc>
 801d1fc:	4b0d      	ldr	r3, [pc, #52]	; (801d234 <__smakebuf_r+0x7c>)
 801d1fe:	62b3      	str	r3, [r6, #40]	; 0x28
 801d200:	89a3      	ldrh	r3, [r4, #12]
 801d202:	6020      	str	r0, [r4, #0]
 801d204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d208:	81a3      	strh	r3, [r4, #12]
 801d20a:	9b00      	ldr	r3, [sp, #0]
 801d20c:	6163      	str	r3, [r4, #20]
 801d20e:	9b01      	ldr	r3, [sp, #4]
 801d210:	6120      	str	r0, [r4, #16]
 801d212:	b15b      	cbz	r3, 801d22c <__smakebuf_r+0x74>
 801d214:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d218:	4630      	mov	r0, r6
 801d21a:	f000 fe37 	bl	801de8c <_isatty_r>
 801d21e:	b128      	cbz	r0, 801d22c <__smakebuf_r+0x74>
 801d220:	89a3      	ldrh	r3, [r4, #12]
 801d222:	f023 0303 	bic.w	r3, r3, #3
 801d226:	f043 0301 	orr.w	r3, r3, #1
 801d22a:	81a3      	strh	r3, [r4, #12]
 801d22c:	89a0      	ldrh	r0, [r4, #12]
 801d22e:	4305      	orrs	r5, r0
 801d230:	81a5      	strh	r5, [r4, #12]
 801d232:	e7cd      	b.n	801d1d0 <__smakebuf_r+0x18>
 801d234:	0801cf99 	.word	0x0801cf99

0801d238 <malloc>:
 801d238:	4b02      	ldr	r3, [pc, #8]	; (801d244 <malloc+0xc>)
 801d23a:	4601      	mov	r1, r0
 801d23c:	6818      	ldr	r0, [r3, #0]
 801d23e:	f000 bbe1 	b.w	801da04 <_malloc_r>
 801d242:	bf00      	nop
 801d244:	2000001c 	.word	0x2000001c

0801d248 <_Balloc>:
 801d248:	b570      	push	{r4, r5, r6, lr}
 801d24a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801d24c:	4604      	mov	r4, r0
 801d24e:	460d      	mov	r5, r1
 801d250:	b976      	cbnz	r6, 801d270 <_Balloc+0x28>
 801d252:	2010      	movs	r0, #16
 801d254:	f7ff fff0 	bl	801d238 <malloc>
 801d258:	4602      	mov	r2, r0
 801d25a:	6260      	str	r0, [r4, #36]	; 0x24
 801d25c:	b920      	cbnz	r0, 801d268 <_Balloc+0x20>
 801d25e:	4b18      	ldr	r3, [pc, #96]	; (801d2c0 <_Balloc+0x78>)
 801d260:	4818      	ldr	r0, [pc, #96]	; (801d2c4 <_Balloc+0x7c>)
 801d262:	2166      	movs	r1, #102	; 0x66
 801d264:	f7fe ff86 	bl	801c174 <__assert_func>
 801d268:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d26c:	6006      	str	r6, [r0, #0]
 801d26e:	60c6      	str	r6, [r0, #12]
 801d270:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801d272:	68f3      	ldr	r3, [r6, #12]
 801d274:	b183      	cbz	r3, 801d298 <_Balloc+0x50>
 801d276:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d278:	68db      	ldr	r3, [r3, #12]
 801d27a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801d27e:	b9b8      	cbnz	r0, 801d2b0 <_Balloc+0x68>
 801d280:	2101      	movs	r1, #1
 801d282:	fa01 f605 	lsl.w	r6, r1, r5
 801d286:	1d72      	adds	r2, r6, #5
 801d288:	0092      	lsls	r2, r2, #2
 801d28a:	4620      	mov	r0, r4
 801d28c:	f000 fb5a 	bl	801d944 <_calloc_r>
 801d290:	b160      	cbz	r0, 801d2ac <_Balloc+0x64>
 801d292:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801d296:	e00e      	b.n	801d2b6 <_Balloc+0x6e>
 801d298:	2221      	movs	r2, #33	; 0x21
 801d29a:	2104      	movs	r1, #4
 801d29c:	4620      	mov	r0, r4
 801d29e:	f000 fb51 	bl	801d944 <_calloc_r>
 801d2a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d2a4:	60f0      	str	r0, [r6, #12]
 801d2a6:	68db      	ldr	r3, [r3, #12]
 801d2a8:	2b00      	cmp	r3, #0
 801d2aa:	d1e4      	bne.n	801d276 <_Balloc+0x2e>
 801d2ac:	2000      	movs	r0, #0
 801d2ae:	bd70      	pop	{r4, r5, r6, pc}
 801d2b0:	6802      	ldr	r2, [r0, #0]
 801d2b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801d2b6:	2300      	movs	r3, #0
 801d2b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d2bc:	e7f7      	b.n	801d2ae <_Balloc+0x66>
 801d2be:	bf00      	nop
 801d2c0:	08021e7c 	.word	0x08021e7c
 801d2c4:	0802200c 	.word	0x0802200c

0801d2c8 <_Bfree>:
 801d2c8:	b570      	push	{r4, r5, r6, lr}
 801d2ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801d2cc:	4605      	mov	r5, r0
 801d2ce:	460c      	mov	r4, r1
 801d2d0:	b976      	cbnz	r6, 801d2f0 <_Bfree+0x28>
 801d2d2:	2010      	movs	r0, #16
 801d2d4:	f7ff ffb0 	bl	801d238 <malloc>
 801d2d8:	4602      	mov	r2, r0
 801d2da:	6268      	str	r0, [r5, #36]	; 0x24
 801d2dc:	b920      	cbnz	r0, 801d2e8 <_Bfree+0x20>
 801d2de:	4b09      	ldr	r3, [pc, #36]	; (801d304 <_Bfree+0x3c>)
 801d2e0:	4809      	ldr	r0, [pc, #36]	; (801d308 <_Bfree+0x40>)
 801d2e2:	218a      	movs	r1, #138	; 0x8a
 801d2e4:	f7fe ff46 	bl	801c174 <__assert_func>
 801d2e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d2ec:	6006      	str	r6, [r0, #0]
 801d2ee:	60c6      	str	r6, [r0, #12]
 801d2f0:	b13c      	cbz	r4, 801d302 <_Bfree+0x3a>
 801d2f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801d2f4:	6862      	ldr	r2, [r4, #4]
 801d2f6:	68db      	ldr	r3, [r3, #12]
 801d2f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d2fc:	6021      	str	r1, [r4, #0]
 801d2fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801d302:	bd70      	pop	{r4, r5, r6, pc}
 801d304:	08021e7c 	.word	0x08021e7c
 801d308:	0802200c 	.word	0x0802200c

0801d30c <__multadd>:
 801d30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d310:	690e      	ldr	r6, [r1, #16]
 801d312:	4607      	mov	r7, r0
 801d314:	4698      	mov	r8, r3
 801d316:	460c      	mov	r4, r1
 801d318:	f101 0014 	add.w	r0, r1, #20
 801d31c:	2300      	movs	r3, #0
 801d31e:	6805      	ldr	r5, [r0, #0]
 801d320:	b2a9      	uxth	r1, r5
 801d322:	fb02 8101 	mla	r1, r2, r1, r8
 801d326:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801d32a:	0c2d      	lsrs	r5, r5, #16
 801d32c:	fb02 c505 	mla	r5, r2, r5, ip
 801d330:	b289      	uxth	r1, r1
 801d332:	3301      	adds	r3, #1
 801d334:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801d338:	429e      	cmp	r6, r3
 801d33a:	f840 1b04 	str.w	r1, [r0], #4
 801d33e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801d342:	dcec      	bgt.n	801d31e <__multadd+0x12>
 801d344:	f1b8 0f00 	cmp.w	r8, #0
 801d348:	d022      	beq.n	801d390 <__multadd+0x84>
 801d34a:	68a3      	ldr	r3, [r4, #8]
 801d34c:	42b3      	cmp	r3, r6
 801d34e:	dc19      	bgt.n	801d384 <__multadd+0x78>
 801d350:	6861      	ldr	r1, [r4, #4]
 801d352:	4638      	mov	r0, r7
 801d354:	3101      	adds	r1, #1
 801d356:	f7ff ff77 	bl	801d248 <_Balloc>
 801d35a:	4605      	mov	r5, r0
 801d35c:	b928      	cbnz	r0, 801d36a <__multadd+0x5e>
 801d35e:	4602      	mov	r2, r0
 801d360:	4b0d      	ldr	r3, [pc, #52]	; (801d398 <__multadd+0x8c>)
 801d362:	480e      	ldr	r0, [pc, #56]	; (801d39c <__multadd+0x90>)
 801d364:	21b5      	movs	r1, #181	; 0xb5
 801d366:	f7fe ff05 	bl	801c174 <__assert_func>
 801d36a:	6922      	ldr	r2, [r4, #16]
 801d36c:	3202      	adds	r2, #2
 801d36e:	f104 010c 	add.w	r1, r4, #12
 801d372:	0092      	lsls	r2, r2, #2
 801d374:	300c      	adds	r0, #12
 801d376:	f7fe f849 	bl	801b40c <memcpy>
 801d37a:	4621      	mov	r1, r4
 801d37c:	4638      	mov	r0, r7
 801d37e:	f7ff ffa3 	bl	801d2c8 <_Bfree>
 801d382:	462c      	mov	r4, r5
 801d384:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801d388:	3601      	adds	r6, #1
 801d38a:	f8c3 8014 	str.w	r8, [r3, #20]
 801d38e:	6126      	str	r6, [r4, #16]
 801d390:	4620      	mov	r0, r4
 801d392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d396:	bf00      	nop
 801d398:	08021f9a 	.word	0x08021f9a
 801d39c:	0802200c 	.word	0x0802200c

0801d3a0 <__hi0bits>:
 801d3a0:	0c03      	lsrs	r3, r0, #16
 801d3a2:	041b      	lsls	r3, r3, #16
 801d3a4:	b9d3      	cbnz	r3, 801d3dc <__hi0bits+0x3c>
 801d3a6:	0400      	lsls	r0, r0, #16
 801d3a8:	2310      	movs	r3, #16
 801d3aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801d3ae:	bf04      	itt	eq
 801d3b0:	0200      	lsleq	r0, r0, #8
 801d3b2:	3308      	addeq	r3, #8
 801d3b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801d3b8:	bf04      	itt	eq
 801d3ba:	0100      	lsleq	r0, r0, #4
 801d3bc:	3304      	addeq	r3, #4
 801d3be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801d3c2:	bf04      	itt	eq
 801d3c4:	0080      	lsleq	r0, r0, #2
 801d3c6:	3302      	addeq	r3, #2
 801d3c8:	2800      	cmp	r0, #0
 801d3ca:	db05      	blt.n	801d3d8 <__hi0bits+0x38>
 801d3cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801d3d0:	f103 0301 	add.w	r3, r3, #1
 801d3d4:	bf08      	it	eq
 801d3d6:	2320      	moveq	r3, #32
 801d3d8:	4618      	mov	r0, r3
 801d3da:	4770      	bx	lr
 801d3dc:	2300      	movs	r3, #0
 801d3de:	e7e4      	b.n	801d3aa <__hi0bits+0xa>

0801d3e0 <__lo0bits>:
 801d3e0:	6803      	ldr	r3, [r0, #0]
 801d3e2:	f013 0207 	ands.w	r2, r3, #7
 801d3e6:	4601      	mov	r1, r0
 801d3e8:	d00b      	beq.n	801d402 <__lo0bits+0x22>
 801d3ea:	07da      	lsls	r2, r3, #31
 801d3ec:	d424      	bmi.n	801d438 <__lo0bits+0x58>
 801d3ee:	0798      	lsls	r0, r3, #30
 801d3f0:	bf49      	itett	mi
 801d3f2:	085b      	lsrmi	r3, r3, #1
 801d3f4:	089b      	lsrpl	r3, r3, #2
 801d3f6:	2001      	movmi	r0, #1
 801d3f8:	600b      	strmi	r3, [r1, #0]
 801d3fa:	bf5c      	itt	pl
 801d3fc:	600b      	strpl	r3, [r1, #0]
 801d3fe:	2002      	movpl	r0, #2
 801d400:	4770      	bx	lr
 801d402:	b298      	uxth	r0, r3
 801d404:	b9b0      	cbnz	r0, 801d434 <__lo0bits+0x54>
 801d406:	0c1b      	lsrs	r3, r3, #16
 801d408:	2010      	movs	r0, #16
 801d40a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801d40e:	bf04      	itt	eq
 801d410:	0a1b      	lsreq	r3, r3, #8
 801d412:	3008      	addeq	r0, #8
 801d414:	071a      	lsls	r2, r3, #28
 801d416:	bf04      	itt	eq
 801d418:	091b      	lsreq	r3, r3, #4
 801d41a:	3004      	addeq	r0, #4
 801d41c:	079a      	lsls	r2, r3, #30
 801d41e:	bf04      	itt	eq
 801d420:	089b      	lsreq	r3, r3, #2
 801d422:	3002      	addeq	r0, #2
 801d424:	07da      	lsls	r2, r3, #31
 801d426:	d403      	bmi.n	801d430 <__lo0bits+0x50>
 801d428:	085b      	lsrs	r3, r3, #1
 801d42a:	f100 0001 	add.w	r0, r0, #1
 801d42e:	d005      	beq.n	801d43c <__lo0bits+0x5c>
 801d430:	600b      	str	r3, [r1, #0]
 801d432:	4770      	bx	lr
 801d434:	4610      	mov	r0, r2
 801d436:	e7e8      	b.n	801d40a <__lo0bits+0x2a>
 801d438:	2000      	movs	r0, #0
 801d43a:	4770      	bx	lr
 801d43c:	2020      	movs	r0, #32
 801d43e:	4770      	bx	lr

0801d440 <__i2b>:
 801d440:	b510      	push	{r4, lr}
 801d442:	460c      	mov	r4, r1
 801d444:	2101      	movs	r1, #1
 801d446:	f7ff feff 	bl	801d248 <_Balloc>
 801d44a:	4602      	mov	r2, r0
 801d44c:	b928      	cbnz	r0, 801d45a <__i2b+0x1a>
 801d44e:	4b05      	ldr	r3, [pc, #20]	; (801d464 <__i2b+0x24>)
 801d450:	4805      	ldr	r0, [pc, #20]	; (801d468 <__i2b+0x28>)
 801d452:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801d456:	f7fe fe8d 	bl	801c174 <__assert_func>
 801d45a:	2301      	movs	r3, #1
 801d45c:	6144      	str	r4, [r0, #20]
 801d45e:	6103      	str	r3, [r0, #16]
 801d460:	bd10      	pop	{r4, pc}
 801d462:	bf00      	nop
 801d464:	08021f9a 	.word	0x08021f9a
 801d468:	0802200c 	.word	0x0802200c

0801d46c <__multiply>:
 801d46c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d470:	4614      	mov	r4, r2
 801d472:	690a      	ldr	r2, [r1, #16]
 801d474:	6923      	ldr	r3, [r4, #16]
 801d476:	429a      	cmp	r2, r3
 801d478:	bfb8      	it	lt
 801d47a:	460b      	movlt	r3, r1
 801d47c:	460d      	mov	r5, r1
 801d47e:	bfbc      	itt	lt
 801d480:	4625      	movlt	r5, r4
 801d482:	461c      	movlt	r4, r3
 801d484:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801d488:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801d48c:	68ab      	ldr	r3, [r5, #8]
 801d48e:	6869      	ldr	r1, [r5, #4]
 801d490:	eb0a 0709 	add.w	r7, sl, r9
 801d494:	42bb      	cmp	r3, r7
 801d496:	b085      	sub	sp, #20
 801d498:	bfb8      	it	lt
 801d49a:	3101      	addlt	r1, #1
 801d49c:	f7ff fed4 	bl	801d248 <_Balloc>
 801d4a0:	b930      	cbnz	r0, 801d4b0 <__multiply+0x44>
 801d4a2:	4602      	mov	r2, r0
 801d4a4:	4b42      	ldr	r3, [pc, #264]	; (801d5b0 <__multiply+0x144>)
 801d4a6:	4843      	ldr	r0, [pc, #268]	; (801d5b4 <__multiply+0x148>)
 801d4a8:	f240 115d 	movw	r1, #349	; 0x15d
 801d4ac:	f7fe fe62 	bl	801c174 <__assert_func>
 801d4b0:	f100 0614 	add.w	r6, r0, #20
 801d4b4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801d4b8:	4633      	mov	r3, r6
 801d4ba:	2200      	movs	r2, #0
 801d4bc:	4543      	cmp	r3, r8
 801d4be:	d31e      	bcc.n	801d4fe <__multiply+0x92>
 801d4c0:	f105 0c14 	add.w	ip, r5, #20
 801d4c4:	f104 0314 	add.w	r3, r4, #20
 801d4c8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801d4cc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801d4d0:	9202      	str	r2, [sp, #8]
 801d4d2:	ebac 0205 	sub.w	r2, ip, r5
 801d4d6:	3a15      	subs	r2, #21
 801d4d8:	f022 0203 	bic.w	r2, r2, #3
 801d4dc:	3204      	adds	r2, #4
 801d4de:	f105 0115 	add.w	r1, r5, #21
 801d4e2:	458c      	cmp	ip, r1
 801d4e4:	bf38      	it	cc
 801d4e6:	2204      	movcc	r2, #4
 801d4e8:	9201      	str	r2, [sp, #4]
 801d4ea:	9a02      	ldr	r2, [sp, #8]
 801d4ec:	9303      	str	r3, [sp, #12]
 801d4ee:	429a      	cmp	r2, r3
 801d4f0:	d808      	bhi.n	801d504 <__multiply+0x98>
 801d4f2:	2f00      	cmp	r7, #0
 801d4f4:	dc55      	bgt.n	801d5a2 <__multiply+0x136>
 801d4f6:	6107      	str	r7, [r0, #16]
 801d4f8:	b005      	add	sp, #20
 801d4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d4fe:	f843 2b04 	str.w	r2, [r3], #4
 801d502:	e7db      	b.n	801d4bc <__multiply+0x50>
 801d504:	f8b3 a000 	ldrh.w	sl, [r3]
 801d508:	f1ba 0f00 	cmp.w	sl, #0
 801d50c:	d020      	beq.n	801d550 <__multiply+0xe4>
 801d50e:	f105 0e14 	add.w	lr, r5, #20
 801d512:	46b1      	mov	r9, r6
 801d514:	2200      	movs	r2, #0
 801d516:	f85e 4b04 	ldr.w	r4, [lr], #4
 801d51a:	f8d9 b000 	ldr.w	fp, [r9]
 801d51e:	b2a1      	uxth	r1, r4
 801d520:	fa1f fb8b 	uxth.w	fp, fp
 801d524:	fb0a b101 	mla	r1, sl, r1, fp
 801d528:	4411      	add	r1, r2
 801d52a:	f8d9 2000 	ldr.w	r2, [r9]
 801d52e:	0c24      	lsrs	r4, r4, #16
 801d530:	0c12      	lsrs	r2, r2, #16
 801d532:	fb0a 2404 	mla	r4, sl, r4, r2
 801d536:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801d53a:	b289      	uxth	r1, r1
 801d53c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801d540:	45f4      	cmp	ip, lr
 801d542:	f849 1b04 	str.w	r1, [r9], #4
 801d546:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801d54a:	d8e4      	bhi.n	801d516 <__multiply+0xaa>
 801d54c:	9901      	ldr	r1, [sp, #4]
 801d54e:	5072      	str	r2, [r6, r1]
 801d550:	9a03      	ldr	r2, [sp, #12]
 801d552:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801d556:	3304      	adds	r3, #4
 801d558:	f1b9 0f00 	cmp.w	r9, #0
 801d55c:	d01f      	beq.n	801d59e <__multiply+0x132>
 801d55e:	6834      	ldr	r4, [r6, #0]
 801d560:	f105 0114 	add.w	r1, r5, #20
 801d564:	46b6      	mov	lr, r6
 801d566:	f04f 0a00 	mov.w	sl, #0
 801d56a:	880a      	ldrh	r2, [r1, #0]
 801d56c:	f8be b002 	ldrh.w	fp, [lr, #2]
 801d570:	fb09 b202 	mla	r2, r9, r2, fp
 801d574:	4492      	add	sl, r2
 801d576:	b2a4      	uxth	r4, r4
 801d578:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801d57c:	f84e 4b04 	str.w	r4, [lr], #4
 801d580:	f851 4b04 	ldr.w	r4, [r1], #4
 801d584:	f8be 2000 	ldrh.w	r2, [lr]
 801d588:	0c24      	lsrs	r4, r4, #16
 801d58a:	fb09 2404 	mla	r4, r9, r4, r2
 801d58e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801d592:	458c      	cmp	ip, r1
 801d594:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801d598:	d8e7      	bhi.n	801d56a <__multiply+0xfe>
 801d59a:	9a01      	ldr	r2, [sp, #4]
 801d59c:	50b4      	str	r4, [r6, r2]
 801d59e:	3604      	adds	r6, #4
 801d5a0:	e7a3      	b.n	801d4ea <__multiply+0x7e>
 801d5a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801d5a6:	2b00      	cmp	r3, #0
 801d5a8:	d1a5      	bne.n	801d4f6 <__multiply+0x8a>
 801d5aa:	3f01      	subs	r7, #1
 801d5ac:	e7a1      	b.n	801d4f2 <__multiply+0x86>
 801d5ae:	bf00      	nop
 801d5b0:	08021f9a 	.word	0x08021f9a
 801d5b4:	0802200c 	.word	0x0802200c

0801d5b8 <__pow5mult>:
 801d5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d5bc:	4615      	mov	r5, r2
 801d5be:	f012 0203 	ands.w	r2, r2, #3
 801d5c2:	4606      	mov	r6, r0
 801d5c4:	460f      	mov	r7, r1
 801d5c6:	d007      	beq.n	801d5d8 <__pow5mult+0x20>
 801d5c8:	4c25      	ldr	r4, [pc, #148]	; (801d660 <__pow5mult+0xa8>)
 801d5ca:	3a01      	subs	r2, #1
 801d5cc:	2300      	movs	r3, #0
 801d5ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d5d2:	f7ff fe9b 	bl	801d30c <__multadd>
 801d5d6:	4607      	mov	r7, r0
 801d5d8:	10ad      	asrs	r5, r5, #2
 801d5da:	d03d      	beq.n	801d658 <__pow5mult+0xa0>
 801d5dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801d5de:	b97c      	cbnz	r4, 801d600 <__pow5mult+0x48>
 801d5e0:	2010      	movs	r0, #16
 801d5e2:	f7ff fe29 	bl	801d238 <malloc>
 801d5e6:	4602      	mov	r2, r0
 801d5e8:	6270      	str	r0, [r6, #36]	; 0x24
 801d5ea:	b928      	cbnz	r0, 801d5f8 <__pow5mult+0x40>
 801d5ec:	4b1d      	ldr	r3, [pc, #116]	; (801d664 <__pow5mult+0xac>)
 801d5ee:	481e      	ldr	r0, [pc, #120]	; (801d668 <__pow5mult+0xb0>)
 801d5f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801d5f4:	f7fe fdbe 	bl	801c174 <__assert_func>
 801d5f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d5fc:	6004      	str	r4, [r0, #0]
 801d5fe:	60c4      	str	r4, [r0, #12]
 801d600:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801d604:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d608:	b94c      	cbnz	r4, 801d61e <__pow5mult+0x66>
 801d60a:	f240 2171 	movw	r1, #625	; 0x271
 801d60e:	4630      	mov	r0, r6
 801d610:	f7ff ff16 	bl	801d440 <__i2b>
 801d614:	2300      	movs	r3, #0
 801d616:	f8c8 0008 	str.w	r0, [r8, #8]
 801d61a:	4604      	mov	r4, r0
 801d61c:	6003      	str	r3, [r0, #0]
 801d61e:	f04f 0900 	mov.w	r9, #0
 801d622:	07eb      	lsls	r3, r5, #31
 801d624:	d50a      	bpl.n	801d63c <__pow5mult+0x84>
 801d626:	4639      	mov	r1, r7
 801d628:	4622      	mov	r2, r4
 801d62a:	4630      	mov	r0, r6
 801d62c:	f7ff ff1e 	bl	801d46c <__multiply>
 801d630:	4639      	mov	r1, r7
 801d632:	4680      	mov	r8, r0
 801d634:	4630      	mov	r0, r6
 801d636:	f7ff fe47 	bl	801d2c8 <_Bfree>
 801d63a:	4647      	mov	r7, r8
 801d63c:	106d      	asrs	r5, r5, #1
 801d63e:	d00b      	beq.n	801d658 <__pow5mult+0xa0>
 801d640:	6820      	ldr	r0, [r4, #0]
 801d642:	b938      	cbnz	r0, 801d654 <__pow5mult+0x9c>
 801d644:	4622      	mov	r2, r4
 801d646:	4621      	mov	r1, r4
 801d648:	4630      	mov	r0, r6
 801d64a:	f7ff ff0f 	bl	801d46c <__multiply>
 801d64e:	6020      	str	r0, [r4, #0]
 801d650:	f8c0 9000 	str.w	r9, [r0]
 801d654:	4604      	mov	r4, r0
 801d656:	e7e4      	b.n	801d622 <__pow5mult+0x6a>
 801d658:	4638      	mov	r0, r7
 801d65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d65e:	bf00      	nop
 801d660:	08022160 	.word	0x08022160
 801d664:	08021e7c 	.word	0x08021e7c
 801d668:	0802200c 	.word	0x0802200c

0801d66c <__lshift>:
 801d66c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d670:	460c      	mov	r4, r1
 801d672:	6849      	ldr	r1, [r1, #4]
 801d674:	6923      	ldr	r3, [r4, #16]
 801d676:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d67a:	68a3      	ldr	r3, [r4, #8]
 801d67c:	4607      	mov	r7, r0
 801d67e:	4691      	mov	r9, r2
 801d680:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d684:	f108 0601 	add.w	r6, r8, #1
 801d688:	42b3      	cmp	r3, r6
 801d68a:	db0b      	blt.n	801d6a4 <__lshift+0x38>
 801d68c:	4638      	mov	r0, r7
 801d68e:	f7ff fddb 	bl	801d248 <_Balloc>
 801d692:	4605      	mov	r5, r0
 801d694:	b948      	cbnz	r0, 801d6aa <__lshift+0x3e>
 801d696:	4602      	mov	r2, r0
 801d698:	4b28      	ldr	r3, [pc, #160]	; (801d73c <__lshift+0xd0>)
 801d69a:	4829      	ldr	r0, [pc, #164]	; (801d740 <__lshift+0xd4>)
 801d69c:	f240 11d9 	movw	r1, #473	; 0x1d9
 801d6a0:	f7fe fd68 	bl	801c174 <__assert_func>
 801d6a4:	3101      	adds	r1, #1
 801d6a6:	005b      	lsls	r3, r3, #1
 801d6a8:	e7ee      	b.n	801d688 <__lshift+0x1c>
 801d6aa:	2300      	movs	r3, #0
 801d6ac:	f100 0114 	add.w	r1, r0, #20
 801d6b0:	f100 0210 	add.w	r2, r0, #16
 801d6b4:	4618      	mov	r0, r3
 801d6b6:	4553      	cmp	r3, sl
 801d6b8:	db33      	blt.n	801d722 <__lshift+0xb6>
 801d6ba:	6920      	ldr	r0, [r4, #16]
 801d6bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d6c0:	f104 0314 	add.w	r3, r4, #20
 801d6c4:	f019 091f 	ands.w	r9, r9, #31
 801d6c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d6cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d6d0:	d02b      	beq.n	801d72a <__lshift+0xbe>
 801d6d2:	f1c9 0e20 	rsb	lr, r9, #32
 801d6d6:	468a      	mov	sl, r1
 801d6d8:	2200      	movs	r2, #0
 801d6da:	6818      	ldr	r0, [r3, #0]
 801d6dc:	fa00 f009 	lsl.w	r0, r0, r9
 801d6e0:	4302      	orrs	r2, r0
 801d6e2:	f84a 2b04 	str.w	r2, [sl], #4
 801d6e6:	f853 2b04 	ldr.w	r2, [r3], #4
 801d6ea:	459c      	cmp	ip, r3
 801d6ec:	fa22 f20e 	lsr.w	r2, r2, lr
 801d6f0:	d8f3      	bhi.n	801d6da <__lshift+0x6e>
 801d6f2:	ebac 0304 	sub.w	r3, ip, r4
 801d6f6:	3b15      	subs	r3, #21
 801d6f8:	f023 0303 	bic.w	r3, r3, #3
 801d6fc:	3304      	adds	r3, #4
 801d6fe:	f104 0015 	add.w	r0, r4, #21
 801d702:	4584      	cmp	ip, r0
 801d704:	bf38      	it	cc
 801d706:	2304      	movcc	r3, #4
 801d708:	50ca      	str	r2, [r1, r3]
 801d70a:	b10a      	cbz	r2, 801d710 <__lshift+0xa4>
 801d70c:	f108 0602 	add.w	r6, r8, #2
 801d710:	3e01      	subs	r6, #1
 801d712:	4638      	mov	r0, r7
 801d714:	612e      	str	r6, [r5, #16]
 801d716:	4621      	mov	r1, r4
 801d718:	f7ff fdd6 	bl	801d2c8 <_Bfree>
 801d71c:	4628      	mov	r0, r5
 801d71e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d722:	f842 0f04 	str.w	r0, [r2, #4]!
 801d726:	3301      	adds	r3, #1
 801d728:	e7c5      	b.n	801d6b6 <__lshift+0x4a>
 801d72a:	3904      	subs	r1, #4
 801d72c:	f853 2b04 	ldr.w	r2, [r3], #4
 801d730:	f841 2f04 	str.w	r2, [r1, #4]!
 801d734:	459c      	cmp	ip, r3
 801d736:	d8f9      	bhi.n	801d72c <__lshift+0xc0>
 801d738:	e7ea      	b.n	801d710 <__lshift+0xa4>
 801d73a:	bf00      	nop
 801d73c:	08021f9a 	.word	0x08021f9a
 801d740:	0802200c 	.word	0x0802200c

0801d744 <__mcmp>:
 801d744:	b530      	push	{r4, r5, lr}
 801d746:	6902      	ldr	r2, [r0, #16]
 801d748:	690c      	ldr	r4, [r1, #16]
 801d74a:	1b12      	subs	r2, r2, r4
 801d74c:	d10e      	bne.n	801d76c <__mcmp+0x28>
 801d74e:	f100 0314 	add.w	r3, r0, #20
 801d752:	3114      	adds	r1, #20
 801d754:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801d758:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801d75c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801d760:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801d764:	42a5      	cmp	r5, r4
 801d766:	d003      	beq.n	801d770 <__mcmp+0x2c>
 801d768:	d305      	bcc.n	801d776 <__mcmp+0x32>
 801d76a:	2201      	movs	r2, #1
 801d76c:	4610      	mov	r0, r2
 801d76e:	bd30      	pop	{r4, r5, pc}
 801d770:	4283      	cmp	r3, r0
 801d772:	d3f3      	bcc.n	801d75c <__mcmp+0x18>
 801d774:	e7fa      	b.n	801d76c <__mcmp+0x28>
 801d776:	f04f 32ff 	mov.w	r2, #4294967295
 801d77a:	e7f7      	b.n	801d76c <__mcmp+0x28>

0801d77c <__mdiff>:
 801d77c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d780:	460c      	mov	r4, r1
 801d782:	4606      	mov	r6, r0
 801d784:	4611      	mov	r1, r2
 801d786:	4620      	mov	r0, r4
 801d788:	4617      	mov	r7, r2
 801d78a:	f7ff ffdb 	bl	801d744 <__mcmp>
 801d78e:	1e05      	subs	r5, r0, #0
 801d790:	d110      	bne.n	801d7b4 <__mdiff+0x38>
 801d792:	4629      	mov	r1, r5
 801d794:	4630      	mov	r0, r6
 801d796:	f7ff fd57 	bl	801d248 <_Balloc>
 801d79a:	b930      	cbnz	r0, 801d7aa <__mdiff+0x2e>
 801d79c:	4b39      	ldr	r3, [pc, #228]	; (801d884 <__mdiff+0x108>)
 801d79e:	4602      	mov	r2, r0
 801d7a0:	f240 2132 	movw	r1, #562	; 0x232
 801d7a4:	4838      	ldr	r0, [pc, #224]	; (801d888 <__mdiff+0x10c>)
 801d7a6:	f7fe fce5 	bl	801c174 <__assert_func>
 801d7aa:	2301      	movs	r3, #1
 801d7ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d7b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d7b4:	bfa4      	itt	ge
 801d7b6:	463b      	movge	r3, r7
 801d7b8:	4627      	movge	r7, r4
 801d7ba:	4630      	mov	r0, r6
 801d7bc:	6879      	ldr	r1, [r7, #4]
 801d7be:	bfa6      	itte	ge
 801d7c0:	461c      	movge	r4, r3
 801d7c2:	2500      	movge	r5, #0
 801d7c4:	2501      	movlt	r5, #1
 801d7c6:	f7ff fd3f 	bl	801d248 <_Balloc>
 801d7ca:	b920      	cbnz	r0, 801d7d6 <__mdiff+0x5a>
 801d7cc:	4b2d      	ldr	r3, [pc, #180]	; (801d884 <__mdiff+0x108>)
 801d7ce:	4602      	mov	r2, r0
 801d7d0:	f44f 7110 	mov.w	r1, #576	; 0x240
 801d7d4:	e7e6      	b.n	801d7a4 <__mdiff+0x28>
 801d7d6:	693e      	ldr	r6, [r7, #16]
 801d7d8:	60c5      	str	r5, [r0, #12]
 801d7da:	6925      	ldr	r5, [r4, #16]
 801d7dc:	f107 0114 	add.w	r1, r7, #20
 801d7e0:	f104 0914 	add.w	r9, r4, #20
 801d7e4:	f100 0e14 	add.w	lr, r0, #20
 801d7e8:	f107 0210 	add.w	r2, r7, #16
 801d7ec:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801d7f0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801d7f4:	46f2      	mov	sl, lr
 801d7f6:	2700      	movs	r7, #0
 801d7f8:	f859 3b04 	ldr.w	r3, [r9], #4
 801d7fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801d800:	fa1f f883 	uxth.w	r8, r3
 801d804:	fa17 f78b 	uxtah	r7, r7, fp
 801d808:	0c1b      	lsrs	r3, r3, #16
 801d80a:	eba7 0808 	sub.w	r8, r7, r8
 801d80e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801d812:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801d816:	fa1f f888 	uxth.w	r8, r8
 801d81a:	141f      	asrs	r7, r3, #16
 801d81c:	454d      	cmp	r5, r9
 801d81e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801d822:	f84a 3b04 	str.w	r3, [sl], #4
 801d826:	d8e7      	bhi.n	801d7f8 <__mdiff+0x7c>
 801d828:	1b2b      	subs	r3, r5, r4
 801d82a:	3b15      	subs	r3, #21
 801d82c:	f023 0303 	bic.w	r3, r3, #3
 801d830:	3304      	adds	r3, #4
 801d832:	3415      	adds	r4, #21
 801d834:	42a5      	cmp	r5, r4
 801d836:	bf38      	it	cc
 801d838:	2304      	movcc	r3, #4
 801d83a:	4419      	add	r1, r3
 801d83c:	4473      	add	r3, lr
 801d83e:	469e      	mov	lr, r3
 801d840:	460d      	mov	r5, r1
 801d842:	4565      	cmp	r5, ip
 801d844:	d30e      	bcc.n	801d864 <__mdiff+0xe8>
 801d846:	f10c 0203 	add.w	r2, ip, #3
 801d84a:	1a52      	subs	r2, r2, r1
 801d84c:	f022 0203 	bic.w	r2, r2, #3
 801d850:	3903      	subs	r1, #3
 801d852:	458c      	cmp	ip, r1
 801d854:	bf38      	it	cc
 801d856:	2200      	movcc	r2, #0
 801d858:	441a      	add	r2, r3
 801d85a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801d85e:	b17b      	cbz	r3, 801d880 <__mdiff+0x104>
 801d860:	6106      	str	r6, [r0, #16]
 801d862:	e7a5      	b.n	801d7b0 <__mdiff+0x34>
 801d864:	f855 8b04 	ldr.w	r8, [r5], #4
 801d868:	fa17 f488 	uxtah	r4, r7, r8
 801d86c:	1422      	asrs	r2, r4, #16
 801d86e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801d872:	b2a4      	uxth	r4, r4
 801d874:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801d878:	f84e 4b04 	str.w	r4, [lr], #4
 801d87c:	1417      	asrs	r7, r2, #16
 801d87e:	e7e0      	b.n	801d842 <__mdiff+0xc6>
 801d880:	3e01      	subs	r6, #1
 801d882:	e7ea      	b.n	801d85a <__mdiff+0xde>
 801d884:	08021f9a 	.word	0x08021f9a
 801d888:	0802200c 	.word	0x0802200c

0801d88c <__d2b>:
 801d88c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d890:	4689      	mov	r9, r1
 801d892:	2101      	movs	r1, #1
 801d894:	ec57 6b10 	vmov	r6, r7, d0
 801d898:	4690      	mov	r8, r2
 801d89a:	f7ff fcd5 	bl	801d248 <_Balloc>
 801d89e:	4604      	mov	r4, r0
 801d8a0:	b930      	cbnz	r0, 801d8b0 <__d2b+0x24>
 801d8a2:	4602      	mov	r2, r0
 801d8a4:	4b25      	ldr	r3, [pc, #148]	; (801d93c <__d2b+0xb0>)
 801d8a6:	4826      	ldr	r0, [pc, #152]	; (801d940 <__d2b+0xb4>)
 801d8a8:	f240 310a 	movw	r1, #778	; 0x30a
 801d8ac:	f7fe fc62 	bl	801c174 <__assert_func>
 801d8b0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801d8b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801d8b8:	bb35      	cbnz	r5, 801d908 <__d2b+0x7c>
 801d8ba:	2e00      	cmp	r6, #0
 801d8bc:	9301      	str	r3, [sp, #4]
 801d8be:	d028      	beq.n	801d912 <__d2b+0x86>
 801d8c0:	4668      	mov	r0, sp
 801d8c2:	9600      	str	r6, [sp, #0]
 801d8c4:	f7ff fd8c 	bl	801d3e0 <__lo0bits>
 801d8c8:	9900      	ldr	r1, [sp, #0]
 801d8ca:	b300      	cbz	r0, 801d90e <__d2b+0x82>
 801d8cc:	9a01      	ldr	r2, [sp, #4]
 801d8ce:	f1c0 0320 	rsb	r3, r0, #32
 801d8d2:	fa02 f303 	lsl.w	r3, r2, r3
 801d8d6:	430b      	orrs	r3, r1
 801d8d8:	40c2      	lsrs	r2, r0
 801d8da:	6163      	str	r3, [r4, #20]
 801d8dc:	9201      	str	r2, [sp, #4]
 801d8de:	9b01      	ldr	r3, [sp, #4]
 801d8e0:	61a3      	str	r3, [r4, #24]
 801d8e2:	2b00      	cmp	r3, #0
 801d8e4:	bf14      	ite	ne
 801d8e6:	2202      	movne	r2, #2
 801d8e8:	2201      	moveq	r2, #1
 801d8ea:	6122      	str	r2, [r4, #16]
 801d8ec:	b1d5      	cbz	r5, 801d924 <__d2b+0x98>
 801d8ee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801d8f2:	4405      	add	r5, r0
 801d8f4:	f8c9 5000 	str.w	r5, [r9]
 801d8f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801d8fc:	f8c8 0000 	str.w	r0, [r8]
 801d900:	4620      	mov	r0, r4
 801d902:	b003      	add	sp, #12
 801d904:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801d90c:	e7d5      	b.n	801d8ba <__d2b+0x2e>
 801d90e:	6161      	str	r1, [r4, #20]
 801d910:	e7e5      	b.n	801d8de <__d2b+0x52>
 801d912:	a801      	add	r0, sp, #4
 801d914:	f7ff fd64 	bl	801d3e0 <__lo0bits>
 801d918:	9b01      	ldr	r3, [sp, #4]
 801d91a:	6163      	str	r3, [r4, #20]
 801d91c:	2201      	movs	r2, #1
 801d91e:	6122      	str	r2, [r4, #16]
 801d920:	3020      	adds	r0, #32
 801d922:	e7e3      	b.n	801d8ec <__d2b+0x60>
 801d924:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d928:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801d92c:	f8c9 0000 	str.w	r0, [r9]
 801d930:	6918      	ldr	r0, [r3, #16]
 801d932:	f7ff fd35 	bl	801d3a0 <__hi0bits>
 801d936:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d93a:	e7df      	b.n	801d8fc <__d2b+0x70>
 801d93c:	08021f9a 	.word	0x08021f9a
 801d940:	0802200c 	.word	0x0802200c

0801d944 <_calloc_r>:
 801d944:	b513      	push	{r0, r1, r4, lr}
 801d946:	434a      	muls	r2, r1
 801d948:	4611      	mov	r1, r2
 801d94a:	9201      	str	r2, [sp, #4]
 801d94c:	f000 f85a 	bl	801da04 <_malloc_r>
 801d950:	4604      	mov	r4, r0
 801d952:	b118      	cbz	r0, 801d95c <_calloc_r+0x18>
 801d954:	9a01      	ldr	r2, [sp, #4]
 801d956:	2100      	movs	r1, #0
 801d958:	f7fd fd66 	bl	801b428 <memset>
 801d95c:	4620      	mov	r0, r4
 801d95e:	b002      	add	sp, #8
 801d960:	bd10      	pop	{r4, pc}
	...

0801d964 <_free_r>:
 801d964:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801d966:	2900      	cmp	r1, #0
 801d968:	d048      	beq.n	801d9fc <_free_r+0x98>
 801d96a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d96e:	9001      	str	r0, [sp, #4]
 801d970:	2b00      	cmp	r3, #0
 801d972:	f1a1 0404 	sub.w	r4, r1, #4
 801d976:	bfb8      	it	lt
 801d978:	18e4      	addlt	r4, r4, r3
 801d97a:	f000 fabb 	bl	801def4 <__malloc_lock>
 801d97e:	4a20      	ldr	r2, [pc, #128]	; (801da00 <_free_r+0x9c>)
 801d980:	9801      	ldr	r0, [sp, #4]
 801d982:	6813      	ldr	r3, [r2, #0]
 801d984:	4615      	mov	r5, r2
 801d986:	b933      	cbnz	r3, 801d996 <_free_r+0x32>
 801d988:	6063      	str	r3, [r4, #4]
 801d98a:	6014      	str	r4, [r2, #0]
 801d98c:	b003      	add	sp, #12
 801d98e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d992:	f000 bab5 	b.w	801df00 <__malloc_unlock>
 801d996:	42a3      	cmp	r3, r4
 801d998:	d90b      	bls.n	801d9b2 <_free_r+0x4e>
 801d99a:	6821      	ldr	r1, [r4, #0]
 801d99c:	1862      	adds	r2, r4, r1
 801d99e:	4293      	cmp	r3, r2
 801d9a0:	bf04      	itt	eq
 801d9a2:	681a      	ldreq	r2, [r3, #0]
 801d9a4:	685b      	ldreq	r3, [r3, #4]
 801d9a6:	6063      	str	r3, [r4, #4]
 801d9a8:	bf04      	itt	eq
 801d9aa:	1852      	addeq	r2, r2, r1
 801d9ac:	6022      	streq	r2, [r4, #0]
 801d9ae:	602c      	str	r4, [r5, #0]
 801d9b0:	e7ec      	b.n	801d98c <_free_r+0x28>
 801d9b2:	461a      	mov	r2, r3
 801d9b4:	685b      	ldr	r3, [r3, #4]
 801d9b6:	b10b      	cbz	r3, 801d9bc <_free_r+0x58>
 801d9b8:	42a3      	cmp	r3, r4
 801d9ba:	d9fa      	bls.n	801d9b2 <_free_r+0x4e>
 801d9bc:	6811      	ldr	r1, [r2, #0]
 801d9be:	1855      	adds	r5, r2, r1
 801d9c0:	42a5      	cmp	r5, r4
 801d9c2:	d10b      	bne.n	801d9dc <_free_r+0x78>
 801d9c4:	6824      	ldr	r4, [r4, #0]
 801d9c6:	4421      	add	r1, r4
 801d9c8:	1854      	adds	r4, r2, r1
 801d9ca:	42a3      	cmp	r3, r4
 801d9cc:	6011      	str	r1, [r2, #0]
 801d9ce:	d1dd      	bne.n	801d98c <_free_r+0x28>
 801d9d0:	681c      	ldr	r4, [r3, #0]
 801d9d2:	685b      	ldr	r3, [r3, #4]
 801d9d4:	6053      	str	r3, [r2, #4]
 801d9d6:	4421      	add	r1, r4
 801d9d8:	6011      	str	r1, [r2, #0]
 801d9da:	e7d7      	b.n	801d98c <_free_r+0x28>
 801d9dc:	d902      	bls.n	801d9e4 <_free_r+0x80>
 801d9de:	230c      	movs	r3, #12
 801d9e0:	6003      	str	r3, [r0, #0]
 801d9e2:	e7d3      	b.n	801d98c <_free_r+0x28>
 801d9e4:	6825      	ldr	r5, [r4, #0]
 801d9e6:	1961      	adds	r1, r4, r5
 801d9e8:	428b      	cmp	r3, r1
 801d9ea:	bf04      	itt	eq
 801d9ec:	6819      	ldreq	r1, [r3, #0]
 801d9ee:	685b      	ldreq	r3, [r3, #4]
 801d9f0:	6063      	str	r3, [r4, #4]
 801d9f2:	bf04      	itt	eq
 801d9f4:	1949      	addeq	r1, r1, r5
 801d9f6:	6021      	streq	r1, [r4, #0]
 801d9f8:	6054      	str	r4, [r2, #4]
 801d9fa:	e7c7      	b.n	801d98c <_free_r+0x28>
 801d9fc:	b003      	add	sp, #12
 801d9fe:	bd30      	pop	{r4, r5, pc}
 801da00:	20004930 	.word	0x20004930

0801da04 <_malloc_r>:
 801da04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801da06:	1ccd      	adds	r5, r1, #3
 801da08:	f025 0503 	bic.w	r5, r5, #3
 801da0c:	3508      	adds	r5, #8
 801da0e:	2d0c      	cmp	r5, #12
 801da10:	bf38      	it	cc
 801da12:	250c      	movcc	r5, #12
 801da14:	2d00      	cmp	r5, #0
 801da16:	4606      	mov	r6, r0
 801da18:	db01      	blt.n	801da1e <_malloc_r+0x1a>
 801da1a:	42a9      	cmp	r1, r5
 801da1c:	d903      	bls.n	801da26 <_malloc_r+0x22>
 801da1e:	230c      	movs	r3, #12
 801da20:	6033      	str	r3, [r6, #0]
 801da22:	2000      	movs	r0, #0
 801da24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801da26:	f000 fa65 	bl	801def4 <__malloc_lock>
 801da2a:	4921      	ldr	r1, [pc, #132]	; (801dab0 <_malloc_r+0xac>)
 801da2c:	680a      	ldr	r2, [r1, #0]
 801da2e:	4614      	mov	r4, r2
 801da30:	b99c      	cbnz	r4, 801da5a <_malloc_r+0x56>
 801da32:	4f20      	ldr	r7, [pc, #128]	; (801dab4 <_malloc_r+0xb0>)
 801da34:	683b      	ldr	r3, [r7, #0]
 801da36:	b923      	cbnz	r3, 801da42 <_malloc_r+0x3e>
 801da38:	4621      	mov	r1, r4
 801da3a:	4630      	mov	r0, r6
 801da3c:	f000 f996 	bl	801dd6c <_sbrk_r>
 801da40:	6038      	str	r0, [r7, #0]
 801da42:	4629      	mov	r1, r5
 801da44:	4630      	mov	r0, r6
 801da46:	f000 f991 	bl	801dd6c <_sbrk_r>
 801da4a:	1c43      	adds	r3, r0, #1
 801da4c:	d123      	bne.n	801da96 <_malloc_r+0x92>
 801da4e:	230c      	movs	r3, #12
 801da50:	6033      	str	r3, [r6, #0]
 801da52:	4630      	mov	r0, r6
 801da54:	f000 fa54 	bl	801df00 <__malloc_unlock>
 801da58:	e7e3      	b.n	801da22 <_malloc_r+0x1e>
 801da5a:	6823      	ldr	r3, [r4, #0]
 801da5c:	1b5b      	subs	r3, r3, r5
 801da5e:	d417      	bmi.n	801da90 <_malloc_r+0x8c>
 801da60:	2b0b      	cmp	r3, #11
 801da62:	d903      	bls.n	801da6c <_malloc_r+0x68>
 801da64:	6023      	str	r3, [r4, #0]
 801da66:	441c      	add	r4, r3
 801da68:	6025      	str	r5, [r4, #0]
 801da6a:	e004      	b.n	801da76 <_malloc_r+0x72>
 801da6c:	6863      	ldr	r3, [r4, #4]
 801da6e:	42a2      	cmp	r2, r4
 801da70:	bf0c      	ite	eq
 801da72:	600b      	streq	r3, [r1, #0]
 801da74:	6053      	strne	r3, [r2, #4]
 801da76:	4630      	mov	r0, r6
 801da78:	f000 fa42 	bl	801df00 <__malloc_unlock>
 801da7c:	f104 000b 	add.w	r0, r4, #11
 801da80:	1d23      	adds	r3, r4, #4
 801da82:	f020 0007 	bic.w	r0, r0, #7
 801da86:	1ac2      	subs	r2, r0, r3
 801da88:	d0cc      	beq.n	801da24 <_malloc_r+0x20>
 801da8a:	1a1b      	subs	r3, r3, r0
 801da8c:	50a3      	str	r3, [r4, r2]
 801da8e:	e7c9      	b.n	801da24 <_malloc_r+0x20>
 801da90:	4622      	mov	r2, r4
 801da92:	6864      	ldr	r4, [r4, #4]
 801da94:	e7cc      	b.n	801da30 <_malloc_r+0x2c>
 801da96:	1cc4      	adds	r4, r0, #3
 801da98:	f024 0403 	bic.w	r4, r4, #3
 801da9c:	42a0      	cmp	r0, r4
 801da9e:	d0e3      	beq.n	801da68 <_malloc_r+0x64>
 801daa0:	1a21      	subs	r1, r4, r0
 801daa2:	4630      	mov	r0, r6
 801daa4:	f000 f962 	bl	801dd6c <_sbrk_r>
 801daa8:	3001      	adds	r0, #1
 801daaa:	d1dd      	bne.n	801da68 <_malloc_r+0x64>
 801daac:	e7cf      	b.n	801da4e <_malloc_r+0x4a>
 801daae:	bf00      	nop
 801dab0:	20004930 	.word	0x20004930
 801dab4:	20004934 	.word	0x20004934

0801dab8 <__sfputc_r>:
 801dab8:	6893      	ldr	r3, [r2, #8]
 801daba:	3b01      	subs	r3, #1
 801dabc:	2b00      	cmp	r3, #0
 801dabe:	b410      	push	{r4}
 801dac0:	6093      	str	r3, [r2, #8]
 801dac2:	da08      	bge.n	801dad6 <__sfputc_r+0x1e>
 801dac4:	6994      	ldr	r4, [r2, #24]
 801dac6:	42a3      	cmp	r3, r4
 801dac8:	db01      	blt.n	801dace <__sfputc_r+0x16>
 801daca:	290a      	cmp	r1, #10
 801dacc:	d103      	bne.n	801dad6 <__sfputc_r+0x1e>
 801dace:	f85d 4b04 	ldr.w	r4, [sp], #4
 801dad2:	f7fe ba8f 	b.w	801bff4 <__swbuf_r>
 801dad6:	6813      	ldr	r3, [r2, #0]
 801dad8:	1c58      	adds	r0, r3, #1
 801dada:	6010      	str	r0, [r2, #0]
 801dadc:	7019      	strb	r1, [r3, #0]
 801dade:	4608      	mov	r0, r1
 801dae0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801dae4:	4770      	bx	lr

0801dae6 <__sfputs_r>:
 801dae6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dae8:	4606      	mov	r6, r0
 801daea:	460f      	mov	r7, r1
 801daec:	4614      	mov	r4, r2
 801daee:	18d5      	adds	r5, r2, r3
 801daf0:	42ac      	cmp	r4, r5
 801daf2:	d101      	bne.n	801daf8 <__sfputs_r+0x12>
 801daf4:	2000      	movs	r0, #0
 801daf6:	e007      	b.n	801db08 <__sfputs_r+0x22>
 801daf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dafc:	463a      	mov	r2, r7
 801dafe:	4630      	mov	r0, r6
 801db00:	f7ff ffda 	bl	801dab8 <__sfputc_r>
 801db04:	1c43      	adds	r3, r0, #1
 801db06:	d1f3      	bne.n	801daf0 <__sfputs_r+0xa>
 801db08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801db0c <_vfiprintf_r>:
 801db0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db10:	460d      	mov	r5, r1
 801db12:	b09d      	sub	sp, #116	; 0x74
 801db14:	4614      	mov	r4, r2
 801db16:	4698      	mov	r8, r3
 801db18:	4606      	mov	r6, r0
 801db1a:	b118      	cbz	r0, 801db24 <_vfiprintf_r+0x18>
 801db1c:	6983      	ldr	r3, [r0, #24]
 801db1e:	b90b      	cbnz	r3, 801db24 <_vfiprintf_r+0x18>
 801db20:	f7ff fa6e 	bl	801d000 <__sinit>
 801db24:	4b89      	ldr	r3, [pc, #548]	; (801dd4c <_vfiprintf_r+0x240>)
 801db26:	429d      	cmp	r5, r3
 801db28:	d11b      	bne.n	801db62 <_vfiprintf_r+0x56>
 801db2a:	6875      	ldr	r5, [r6, #4]
 801db2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801db2e:	07d9      	lsls	r1, r3, #31
 801db30:	d405      	bmi.n	801db3e <_vfiprintf_r+0x32>
 801db32:	89ab      	ldrh	r3, [r5, #12]
 801db34:	059a      	lsls	r2, r3, #22
 801db36:	d402      	bmi.n	801db3e <_vfiprintf_r+0x32>
 801db38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801db3a:	f7ff fb16 	bl	801d16a <__retarget_lock_acquire_recursive>
 801db3e:	89ab      	ldrh	r3, [r5, #12]
 801db40:	071b      	lsls	r3, r3, #28
 801db42:	d501      	bpl.n	801db48 <_vfiprintf_r+0x3c>
 801db44:	692b      	ldr	r3, [r5, #16]
 801db46:	b9eb      	cbnz	r3, 801db84 <_vfiprintf_r+0x78>
 801db48:	4629      	mov	r1, r5
 801db4a:	4630      	mov	r0, r6
 801db4c:	f7fe faa4 	bl	801c098 <__swsetup_r>
 801db50:	b1c0      	cbz	r0, 801db84 <_vfiprintf_r+0x78>
 801db52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801db54:	07dc      	lsls	r4, r3, #31
 801db56:	d50e      	bpl.n	801db76 <_vfiprintf_r+0x6a>
 801db58:	f04f 30ff 	mov.w	r0, #4294967295
 801db5c:	b01d      	add	sp, #116	; 0x74
 801db5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801db62:	4b7b      	ldr	r3, [pc, #492]	; (801dd50 <_vfiprintf_r+0x244>)
 801db64:	429d      	cmp	r5, r3
 801db66:	d101      	bne.n	801db6c <_vfiprintf_r+0x60>
 801db68:	68b5      	ldr	r5, [r6, #8]
 801db6a:	e7df      	b.n	801db2c <_vfiprintf_r+0x20>
 801db6c:	4b79      	ldr	r3, [pc, #484]	; (801dd54 <_vfiprintf_r+0x248>)
 801db6e:	429d      	cmp	r5, r3
 801db70:	bf08      	it	eq
 801db72:	68f5      	ldreq	r5, [r6, #12]
 801db74:	e7da      	b.n	801db2c <_vfiprintf_r+0x20>
 801db76:	89ab      	ldrh	r3, [r5, #12]
 801db78:	0598      	lsls	r0, r3, #22
 801db7a:	d4ed      	bmi.n	801db58 <_vfiprintf_r+0x4c>
 801db7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801db7e:	f7ff faf5 	bl	801d16c <__retarget_lock_release_recursive>
 801db82:	e7e9      	b.n	801db58 <_vfiprintf_r+0x4c>
 801db84:	2300      	movs	r3, #0
 801db86:	9309      	str	r3, [sp, #36]	; 0x24
 801db88:	2320      	movs	r3, #32
 801db8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801db8e:	f8cd 800c 	str.w	r8, [sp, #12]
 801db92:	2330      	movs	r3, #48	; 0x30
 801db94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801dd58 <_vfiprintf_r+0x24c>
 801db98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801db9c:	f04f 0901 	mov.w	r9, #1
 801dba0:	4623      	mov	r3, r4
 801dba2:	469a      	mov	sl, r3
 801dba4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801dba8:	b10a      	cbz	r2, 801dbae <_vfiprintf_r+0xa2>
 801dbaa:	2a25      	cmp	r2, #37	; 0x25
 801dbac:	d1f9      	bne.n	801dba2 <_vfiprintf_r+0x96>
 801dbae:	ebba 0b04 	subs.w	fp, sl, r4
 801dbb2:	d00b      	beq.n	801dbcc <_vfiprintf_r+0xc0>
 801dbb4:	465b      	mov	r3, fp
 801dbb6:	4622      	mov	r2, r4
 801dbb8:	4629      	mov	r1, r5
 801dbba:	4630      	mov	r0, r6
 801dbbc:	f7ff ff93 	bl	801dae6 <__sfputs_r>
 801dbc0:	3001      	adds	r0, #1
 801dbc2:	f000 80aa 	beq.w	801dd1a <_vfiprintf_r+0x20e>
 801dbc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801dbc8:	445a      	add	r2, fp
 801dbca:	9209      	str	r2, [sp, #36]	; 0x24
 801dbcc:	f89a 3000 	ldrb.w	r3, [sl]
 801dbd0:	2b00      	cmp	r3, #0
 801dbd2:	f000 80a2 	beq.w	801dd1a <_vfiprintf_r+0x20e>
 801dbd6:	2300      	movs	r3, #0
 801dbd8:	f04f 32ff 	mov.w	r2, #4294967295
 801dbdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801dbe0:	f10a 0a01 	add.w	sl, sl, #1
 801dbe4:	9304      	str	r3, [sp, #16]
 801dbe6:	9307      	str	r3, [sp, #28]
 801dbe8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801dbec:	931a      	str	r3, [sp, #104]	; 0x68
 801dbee:	4654      	mov	r4, sl
 801dbf0:	2205      	movs	r2, #5
 801dbf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dbf6:	4858      	ldr	r0, [pc, #352]	; (801dd58 <_vfiprintf_r+0x24c>)
 801dbf8:	f7e2 fb2a 	bl	8000250 <memchr>
 801dbfc:	9a04      	ldr	r2, [sp, #16]
 801dbfe:	b9d8      	cbnz	r0, 801dc38 <_vfiprintf_r+0x12c>
 801dc00:	06d1      	lsls	r1, r2, #27
 801dc02:	bf44      	itt	mi
 801dc04:	2320      	movmi	r3, #32
 801dc06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801dc0a:	0713      	lsls	r3, r2, #28
 801dc0c:	bf44      	itt	mi
 801dc0e:	232b      	movmi	r3, #43	; 0x2b
 801dc10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801dc14:	f89a 3000 	ldrb.w	r3, [sl]
 801dc18:	2b2a      	cmp	r3, #42	; 0x2a
 801dc1a:	d015      	beq.n	801dc48 <_vfiprintf_r+0x13c>
 801dc1c:	9a07      	ldr	r2, [sp, #28]
 801dc1e:	4654      	mov	r4, sl
 801dc20:	2000      	movs	r0, #0
 801dc22:	f04f 0c0a 	mov.w	ip, #10
 801dc26:	4621      	mov	r1, r4
 801dc28:	f811 3b01 	ldrb.w	r3, [r1], #1
 801dc2c:	3b30      	subs	r3, #48	; 0x30
 801dc2e:	2b09      	cmp	r3, #9
 801dc30:	d94e      	bls.n	801dcd0 <_vfiprintf_r+0x1c4>
 801dc32:	b1b0      	cbz	r0, 801dc62 <_vfiprintf_r+0x156>
 801dc34:	9207      	str	r2, [sp, #28]
 801dc36:	e014      	b.n	801dc62 <_vfiprintf_r+0x156>
 801dc38:	eba0 0308 	sub.w	r3, r0, r8
 801dc3c:	fa09 f303 	lsl.w	r3, r9, r3
 801dc40:	4313      	orrs	r3, r2
 801dc42:	9304      	str	r3, [sp, #16]
 801dc44:	46a2      	mov	sl, r4
 801dc46:	e7d2      	b.n	801dbee <_vfiprintf_r+0xe2>
 801dc48:	9b03      	ldr	r3, [sp, #12]
 801dc4a:	1d19      	adds	r1, r3, #4
 801dc4c:	681b      	ldr	r3, [r3, #0]
 801dc4e:	9103      	str	r1, [sp, #12]
 801dc50:	2b00      	cmp	r3, #0
 801dc52:	bfbb      	ittet	lt
 801dc54:	425b      	neglt	r3, r3
 801dc56:	f042 0202 	orrlt.w	r2, r2, #2
 801dc5a:	9307      	strge	r3, [sp, #28]
 801dc5c:	9307      	strlt	r3, [sp, #28]
 801dc5e:	bfb8      	it	lt
 801dc60:	9204      	strlt	r2, [sp, #16]
 801dc62:	7823      	ldrb	r3, [r4, #0]
 801dc64:	2b2e      	cmp	r3, #46	; 0x2e
 801dc66:	d10c      	bne.n	801dc82 <_vfiprintf_r+0x176>
 801dc68:	7863      	ldrb	r3, [r4, #1]
 801dc6a:	2b2a      	cmp	r3, #42	; 0x2a
 801dc6c:	d135      	bne.n	801dcda <_vfiprintf_r+0x1ce>
 801dc6e:	9b03      	ldr	r3, [sp, #12]
 801dc70:	1d1a      	adds	r2, r3, #4
 801dc72:	681b      	ldr	r3, [r3, #0]
 801dc74:	9203      	str	r2, [sp, #12]
 801dc76:	2b00      	cmp	r3, #0
 801dc78:	bfb8      	it	lt
 801dc7a:	f04f 33ff 	movlt.w	r3, #4294967295
 801dc7e:	3402      	adds	r4, #2
 801dc80:	9305      	str	r3, [sp, #20]
 801dc82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801dd68 <_vfiprintf_r+0x25c>
 801dc86:	7821      	ldrb	r1, [r4, #0]
 801dc88:	2203      	movs	r2, #3
 801dc8a:	4650      	mov	r0, sl
 801dc8c:	f7e2 fae0 	bl	8000250 <memchr>
 801dc90:	b140      	cbz	r0, 801dca4 <_vfiprintf_r+0x198>
 801dc92:	2340      	movs	r3, #64	; 0x40
 801dc94:	eba0 000a 	sub.w	r0, r0, sl
 801dc98:	fa03 f000 	lsl.w	r0, r3, r0
 801dc9c:	9b04      	ldr	r3, [sp, #16]
 801dc9e:	4303      	orrs	r3, r0
 801dca0:	3401      	adds	r4, #1
 801dca2:	9304      	str	r3, [sp, #16]
 801dca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dca8:	482c      	ldr	r0, [pc, #176]	; (801dd5c <_vfiprintf_r+0x250>)
 801dcaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801dcae:	2206      	movs	r2, #6
 801dcb0:	f7e2 face 	bl	8000250 <memchr>
 801dcb4:	2800      	cmp	r0, #0
 801dcb6:	d03f      	beq.n	801dd38 <_vfiprintf_r+0x22c>
 801dcb8:	4b29      	ldr	r3, [pc, #164]	; (801dd60 <_vfiprintf_r+0x254>)
 801dcba:	bb1b      	cbnz	r3, 801dd04 <_vfiprintf_r+0x1f8>
 801dcbc:	9b03      	ldr	r3, [sp, #12]
 801dcbe:	3307      	adds	r3, #7
 801dcc0:	f023 0307 	bic.w	r3, r3, #7
 801dcc4:	3308      	adds	r3, #8
 801dcc6:	9303      	str	r3, [sp, #12]
 801dcc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801dcca:	443b      	add	r3, r7
 801dccc:	9309      	str	r3, [sp, #36]	; 0x24
 801dcce:	e767      	b.n	801dba0 <_vfiprintf_r+0x94>
 801dcd0:	fb0c 3202 	mla	r2, ip, r2, r3
 801dcd4:	460c      	mov	r4, r1
 801dcd6:	2001      	movs	r0, #1
 801dcd8:	e7a5      	b.n	801dc26 <_vfiprintf_r+0x11a>
 801dcda:	2300      	movs	r3, #0
 801dcdc:	3401      	adds	r4, #1
 801dcde:	9305      	str	r3, [sp, #20]
 801dce0:	4619      	mov	r1, r3
 801dce2:	f04f 0c0a 	mov.w	ip, #10
 801dce6:	4620      	mov	r0, r4
 801dce8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801dcec:	3a30      	subs	r2, #48	; 0x30
 801dcee:	2a09      	cmp	r2, #9
 801dcf0:	d903      	bls.n	801dcfa <_vfiprintf_r+0x1ee>
 801dcf2:	2b00      	cmp	r3, #0
 801dcf4:	d0c5      	beq.n	801dc82 <_vfiprintf_r+0x176>
 801dcf6:	9105      	str	r1, [sp, #20]
 801dcf8:	e7c3      	b.n	801dc82 <_vfiprintf_r+0x176>
 801dcfa:	fb0c 2101 	mla	r1, ip, r1, r2
 801dcfe:	4604      	mov	r4, r0
 801dd00:	2301      	movs	r3, #1
 801dd02:	e7f0      	b.n	801dce6 <_vfiprintf_r+0x1da>
 801dd04:	ab03      	add	r3, sp, #12
 801dd06:	9300      	str	r3, [sp, #0]
 801dd08:	462a      	mov	r2, r5
 801dd0a:	4b16      	ldr	r3, [pc, #88]	; (801dd64 <_vfiprintf_r+0x258>)
 801dd0c:	a904      	add	r1, sp, #16
 801dd0e:	4630      	mov	r0, r6
 801dd10:	f7fd fc22 	bl	801b558 <_printf_float>
 801dd14:	4607      	mov	r7, r0
 801dd16:	1c78      	adds	r0, r7, #1
 801dd18:	d1d6      	bne.n	801dcc8 <_vfiprintf_r+0x1bc>
 801dd1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801dd1c:	07d9      	lsls	r1, r3, #31
 801dd1e:	d405      	bmi.n	801dd2c <_vfiprintf_r+0x220>
 801dd20:	89ab      	ldrh	r3, [r5, #12]
 801dd22:	059a      	lsls	r2, r3, #22
 801dd24:	d402      	bmi.n	801dd2c <_vfiprintf_r+0x220>
 801dd26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801dd28:	f7ff fa20 	bl	801d16c <__retarget_lock_release_recursive>
 801dd2c:	89ab      	ldrh	r3, [r5, #12]
 801dd2e:	065b      	lsls	r3, r3, #25
 801dd30:	f53f af12 	bmi.w	801db58 <_vfiprintf_r+0x4c>
 801dd34:	9809      	ldr	r0, [sp, #36]	; 0x24
 801dd36:	e711      	b.n	801db5c <_vfiprintf_r+0x50>
 801dd38:	ab03      	add	r3, sp, #12
 801dd3a:	9300      	str	r3, [sp, #0]
 801dd3c:	462a      	mov	r2, r5
 801dd3e:	4b09      	ldr	r3, [pc, #36]	; (801dd64 <_vfiprintf_r+0x258>)
 801dd40:	a904      	add	r1, sp, #16
 801dd42:	4630      	mov	r0, r6
 801dd44:	f7fd fe94 	bl	801ba70 <_printf_i>
 801dd48:	e7e4      	b.n	801dd14 <_vfiprintf_r+0x208>
 801dd4a:	bf00      	nop
 801dd4c:	08021fcc 	.word	0x08021fcc
 801dd50:	08021fec 	.word	0x08021fec
 801dd54:	08021fac 	.word	0x08021fac
 801dd58:	0802216c 	.word	0x0802216c
 801dd5c:	08022176 	.word	0x08022176
 801dd60:	0801b559 	.word	0x0801b559
 801dd64:	0801dae7 	.word	0x0801dae7
 801dd68:	08022172 	.word	0x08022172

0801dd6c <_sbrk_r>:
 801dd6c:	b538      	push	{r3, r4, r5, lr}
 801dd6e:	4d06      	ldr	r5, [pc, #24]	; (801dd88 <_sbrk_r+0x1c>)
 801dd70:	2300      	movs	r3, #0
 801dd72:	4604      	mov	r4, r0
 801dd74:	4608      	mov	r0, r1
 801dd76:	602b      	str	r3, [r5, #0]
 801dd78:	f7e4 f886 	bl	8001e88 <_sbrk>
 801dd7c:	1c43      	adds	r3, r0, #1
 801dd7e:	d102      	bne.n	801dd86 <_sbrk_r+0x1a>
 801dd80:	682b      	ldr	r3, [r5, #0]
 801dd82:	b103      	cbz	r3, 801dd86 <_sbrk_r+0x1a>
 801dd84:	6023      	str	r3, [r4, #0]
 801dd86:	bd38      	pop	{r3, r4, r5, pc}
 801dd88:	2000d7d8 	.word	0x2000d7d8

0801dd8c <__sread>:
 801dd8c:	b510      	push	{r4, lr}
 801dd8e:	460c      	mov	r4, r1
 801dd90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dd94:	f000 f8ba 	bl	801df0c <_read_r>
 801dd98:	2800      	cmp	r0, #0
 801dd9a:	bfab      	itete	ge
 801dd9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801dd9e:	89a3      	ldrhlt	r3, [r4, #12]
 801dda0:	181b      	addge	r3, r3, r0
 801dda2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801dda6:	bfac      	ite	ge
 801dda8:	6563      	strge	r3, [r4, #84]	; 0x54
 801ddaa:	81a3      	strhlt	r3, [r4, #12]
 801ddac:	bd10      	pop	{r4, pc}

0801ddae <__swrite>:
 801ddae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ddb2:	461f      	mov	r7, r3
 801ddb4:	898b      	ldrh	r3, [r1, #12]
 801ddb6:	05db      	lsls	r3, r3, #23
 801ddb8:	4605      	mov	r5, r0
 801ddba:	460c      	mov	r4, r1
 801ddbc:	4616      	mov	r6, r2
 801ddbe:	d505      	bpl.n	801ddcc <__swrite+0x1e>
 801ddc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ddc4:	2302      	movs	r3, #2
 801ddc6:	2200      	movs	r2, #0
 801ddc8:	f000 f870 	bl	801deac <_lseek_r>
 801ddcc:	89a3      	ldrh	r3, [r4, #12]
 801ddce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ddd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ddd6:	81a3      	strh	r3, [r4, #12]
 801ddd8:	4632      	mov	r2, r6
 801ddda:	463b      	mov	r3, r7
 801dddc:	4628      	mov	r0, r5
 801ddde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801dde2:	f000 b817 	b.w	801de14 <_write_r>

0801dde6 <__sseek>:
 801dde6:	b510      	push	{r4, lr}
 801dde8:	460c      	mov	r4, r1
 801ddea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ddee:	f000 f85d 	bl	801deac <_lseek_r>
 801ddf2:	1c43      	adds	r3, r0, #1
 801ddf4:	89a3      	ldrh	r3, [r4, #12]
 801ddf6:	bf15      	itete	ne
 801ddf8:	6560      	strne	r0, [r4, #84]	; 0x54
 801ddfa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ddfe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801de02:	81a3      	strheq	r3, [r4, #12]
 801de04:	bf18      	it	ne
 801de06:	81a3      	strhne	r3, [r4, #12]
 801de08:	bd10      	pop	{r4, pc}

0801de0a <__sclose>:
 801de0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801de0e:	f000 b81b 	b.w	801de48 <_close_r>
	...

0801de14 <_write_r>:
 801de14:	b538      	push	{r3, r4, r5, lr}
 801de16:	4d07      	ldr	r5, [pc, #28]	; (801de34 <_write_r+0x20>)
 801de18:	4604      	mov	r4, r0
 801de1a:	4608      	mov	r0, r1
 801de1c:	4611      	mov	r1, r2
 801de1e:	2200      	movs	r2, #0
 801de20:	602a      	str	r2, [r5, #0]
 801de22:	461a      	mov	r2, r3
 801de24:	f7e3 ffdf 	bl	8001de6 <_write>
 801de28:	1c43      	adds	r3, r0, #1
 801de2a:	d102      	bne.n	801de32 <_write_r+0x1e>
 801de2c:	682b      	ldr	r3, [r5, #0]
 801de2e:	b103      	cbz	r3, 801de32 <_write_r+0x1e>
 801de30:	6023      	str	r3, [r4, #0]
 801de32:	bd38      	pop	{r3, r4, r5, pc}
 801de34:	2000d7d8 	.word	0x2000d7d8

0801de38 <abort>:
 801de38:	b508      	push	{r3, lr}
 801de3a:	2006      	movs	r0, #6
 801de3c:	f000 f8a0 	bl	801df80 <raise>
 801de40:	2001      	movs	r0, #1
 801de42:	f7e3 ffa9 	bl	8001d98 <_exit>
	...

0801de48 <_close_r>:
 801de48:	b538      	push	{r3, r4, r5, lr}
 801de4a:	4d06      	ldr	r5, [pc, #24]	; (801de64 <_close_r+0x1c>)
 801de4c:	2300      	movs	r3, #0
 801de4e:	4604      	mov	r4, r0
 801de50:	4608      	mov	r0, r1
 801de52:	602b      	str	r3, [r5, #0]
 801de54:	f7e3 ffe3 	bl	8001e1e <_close>
 801de58:	1c43      	adds	r3, r0, #1
 801de5a:	d102      	bne.n	801de62 <_close_r+0x1a>
 801de5c:	682b      	ldr	r3, [r5, #0]
 801de5e:	b103      	cbz	r3, 801de62 <_close_r+0x1a>
 801de60:	6023      	str	r3, [r4, #0]
 801de62:	bd38      	pop	{r3, r4, r5, pc}
 801de64:	2000d7d8 	.word	0x2000d7d8

0801de68 <_fstat_r>:
 801de68:	b538      	push	{r3, r4, r5, lr}
 801de6a:	4d07      	ldr	r5, [pc, #28]	; (801de88 <_fstat_r+0x20>)
 801de6c:	2300      	movs	r3, #0
 801de6e:	4604      	mov	r4, r0
 801de70:	4608      	mov	r0, r1
 801de72:	4611      	mov	r1, r2
 801de74:	602b      	str	r3, [r5, #0]
 801de76:	f7e3 ffde 	bl	8001e36 <_fstat>
 801de7a:	1c43      	adds	r3, r0, #1
 801de7c:	d102      	bne.n	801de84 <_fstat_r+0x1c>
 801de7e:	682b      	ldr	r3, [r5, #0]
 801de80:	b103      	cbz	r3, 801de84 <_fstat_r+0x1c>
 801de82:	6023      	str	r3, [r4, #0]
 801de84:	bd38      	pop	{r3, r4, r5, pc}
 801de86:	bf00      	nop
 801de88:	2000d7d8 	.word	0x2000d7d8

0801de8c <_isatty_r>:
 801de8c:	b538      	push	{r3, r4, r5, lr}
 801de8e:	4d06      	ldr	r5, [pc, #24]	; (801dea8 <_isatty_r+0x1c>)
 801de90:	2300      	movs	r3, #0
 801de92:	4604      	mov	r4, r0
 801de94:	4608      	mov	r0, r1
 801de96:	602b      	str	r3, [r5, #0]
 801de98:	f7e3 ffdd 	bl	8001e56 <_isatty>
 801de9c:	1c43      	adds	r3, r0, #1
 801de9e:	d102      	bne.n	801dea6 <_isatty_r+0x1a>
 801dea0:	682b      	ldr	r3, [r5, #0]
 801dea2:	b103      	cbz	r3, 801dea6 <_isatty_r+0x1a>
 801dea4:	6023      	str	r3, [r4, #0]
 801dea6:	bd38      	pop	{r3, r4, r5, pc}
 801dea8:	2000d7d8 	.word	0x2000d7d8

0801deac <_lseek_r>:
 801deac:	b538      	push	{r3, r4, r5, lr}
 801deae:	4d07      	ldr	r5, [pc, #28]	; (801decc <_lseek_r+0x20>)
 801deb0:	4604      	mov	r4, r0
 801deb2:	4608      	mov	r0, r1
 801deb4:	4611      	mov	r1, r2
 801deb6:	2200      	movs	r2, #0
 801deb8:	602a      	str	r2, [r5, #0]
 801deba:	461a      	mov	r2, r3
 801debc:	f7e3 ffd6 	bl	8001e6c <_lseek>
 801dec0:	1c43      	adds	r3, r0, #1
 801dec2:	d102      	bne.n	801deca <_lseek_r+0x1e>
 801dec4:	682b      	ldr	r3, [r5, #0]
 801dec6:	b103      	cbz	r3, 801deca <_lseek_r+0x1e>
 801dec8:	6023      	str	r3, [r4, #0]
 801deca:	bd38      	pop	{r3, r4, r5, pc}
 801decc:	2000d7d8 	.word	0x2000d7d8

0801ded0 <__ascii_mbtowc>:
 801ded0:	b082      	sub	sp, #8
 801ded2:	b901      	cbnz	r1, 801ded6 <__ascii_mbtowc+0x6>
 801ded4:	a901      	add	r1, sp, #4
 801ded6:	b142      	cbz	r2, 801deea <__ascii_mbtowc+0x1a>
 801ded8:	b14b      	cbz	r3, 801deee <__ascii_mbtowc+0x1e>
 801deda:	7813      	ldrb	r3, [r2, #0]
 801dedc:	600b      	str	r3, [r1, #0]
 801dede:	7812      	ldrb	r2, [r2, #0]
 801dee0:	1e10      	subs	r0, r2, #0
 801dee2:	bf18      	it	ne
 801dee4:	2001      	movne	r0, #1
 801dee6:	b002      	add	sp, #8
 801dee8:	4770      	bx	lr
 801deea:	4610      	mov	r0, r2
 801deec:	e7fb      	b.n	801dee6 <__ascii_mbtowc+0x16>
 801deee:	f06f 0001 	mvn.w	r0, #1
 801def2:	e7f8      	b.n	801dee6 <__ascii_mbtowc+0x16>

0801def4 <__malloc_lock>:
 801def4:	4801      	ldr	r0, [pc, #4]	; (801defc <__malloc_lock+0x8>)
 801def6:	f7ff b938 	b.w	801d16a <__retarget_lock_acquire_recursive>
 801defa:	bf00      	nop
 801defc:	2000d7e4 	.word	0x2000d7e4

0801df00 <__malloc_unlock>:
 801df00:	4801      	ldr	r0, [pc, #4]	; (801df08 <__malloc_unlock+0x8>)
 801df02:	f7ff b933 	b.w	801d16c <__retarget_lock_release_recursive>
 801df06:	bf00      	nop
 801df08:	2000d7e4 	.word	0x2000d7e4

0801df0c <_read_r>:
 801df0c:	b538      	push	{r3, r4, r5, lr}
 801df0e:	4d07      	ldr	r5, [pc, #28]	; (801df2c <_read_r+0x20>)
 801df10:	4604      	mov	r4, r0
 801df12:	4608      	mov	r0, r1
 801df14:	4611      	mov	r1, r2
 801df16:	2200      	movs	r2, #0
 801df18:	602a      	str	r2, [r5, #0]
 801df1a:	461a      	mov	r2, r3
 801df1c:	f7e3 ff46 	bl	8001dac <_read>
 801df20:	1c43      	adds	r3, r0, #1
 801df22:	d102      	bne.n	801df2a <_read_r+0x1e>
 801df24:	682b      	ldr	r3, [r5, #0]
 801df26:	b103      	cbz	r3, 801df2a <_read_r+0x1e>
 801df28:	6023      	str	r3, [r4, #0]
 801df2a:	bd38      	pop	{r3, r4, r5, pc}
 801df2c:	2000d7d8 	.word	0x2000d7d8

0801df30 <_raise_r>:
 801df30:	291f      	cmp	r1, #31
 801df32:	b538      	push	{r3, r4, r5, lr}
 801df34:	4604      	mov	r4, r0
 801df36:	460d      	mov	r5, r1
 801df38:	d904      	bls.n	801df44 <_raise_r+0x14>
 801df3a:	2316      	movs	r3, #22
 801df3c:	6003      	str	r3, [r0, #0]
 801df3e:	f04f 30ff 	mov.w	r0, #4294967295
 801df42:	bd38      	pop	{r3, r4, r5, pc}
 801df44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801df46:	b112      	cbz	r2, 801df4e <_raise_r+0x1e>
 801df48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801df4c:	b94b      	cbnz	r3, 801df62 <_raise_r+0x32>
 801df4e:	4620      	mov	r0, r4
 801df50:	f000 f830 	bl	801dfb4 <_getpid_r>
 801df54:	462a      	mov	r2, r5
 801df56:	4601      	mov	r1, r0
 801df58:	4620      	mov	r0, r4
 801df5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801df5e:	f000 b817 	b.w	801df90 <_kill_r>
 801df62:	2b01      	cmp	r3, #1
 801df64:	d00a      	beq.n	801df7c <_raise_r+0x4c>
 801df66:	1c59      	adds	r1, r3, #1
 801df68:	d103      	bne.n	801df72 <_raise_r+0x42>
 801df6a:	2316      	movs	r3, #22
 801df6c:	6003      	str	r3, [r0, #0]
 801df6e:	2001      	movs	r0, #1
 801df70:	e7e7      	b.n	801df42 <_raise_r+0x12>
 801df72:	2400      	movs	r4, #0
 801df74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801df78:	4628      	mov	r0, r5
 801df7a:	4798      	blx	r3
 801df7c:	2000      	movs	r0, #0
 801df7e:	e7e0      	b.n	801df42 <_raise_r+0x12>

0801df80 <raise>:
 801df80:	4b02      	ldr	r3, [pc, #8]	; (801df8c <raise+0xc>)
 801df82:	4601      	mov	r1, r0
 801df84:	6818      	ldr	r0, [r3, #0]
 801df86:	f7ff bfd3 	b.w	801df30 <_raise_r>
 801df8a:	bf00      	nop
 801df8c:	2000001c 	.word	0x2000001c

0801df90 <_kill_r>:
 801df90:	b538      	push	{r3, r4, r5, lr}
 801df92:	4d07      	ldr	r5, [pc, #28]	; (801dfb0 <_kill_r+0x20>)
 801df94:	2300      	movs	r3, #0
 801df96:	4604      	mov	r4, r0
 801df98:	4608      	mov	r0, r1
 801df9a:	4611      	mov	r1, r2
 801df9c:	602b      	str	r3, [r5, #0]
 801df9e:	f7e3 fee9 	bl	8001d74 <_kill>
 801dfa2:	1c43      	adds	r3, r0, #1
 801dfa4:	d102      	bne.n	801dfac <_kill_r+0x1c>
 801dfa6:	682b      	ldr	r3, [r5, #0]
 801dfa8:	b103      	cbz	r3, 801dfac <_kill_r+0x1c>
 801dfaa:	6023      	str	r3, [r4, #0]
 801dfac:	bd38      	pop	{r3, r4, r5, pc}
 801dfae:	bf00      	nop
 801dfb0:	2000d7d8 	.word	0x2000d7d8

0801dfb4 <_getpid_r>:
 801dfb4:	f7e3 bed6 	b.w	8001d64 <_getpid>

0801dfb8 <__ascii_wctomb>:
 801dfb8:	b149      	cbz	r1, 801dfce <__ascii_wctomb+0x16>
 801dfba:	2aff      	cmp	r2, #255	; 0xff
 801dfbc:	bf85      	ittet	hi
 801dfbe:	238a      	movhi	r3, #138	; 0x8a
 801dfc0:	6003      	strhi	r3, [r0, #0]
 801dfc2:	700a      	strbls	r2, [r1, #0]
 801dfc4:	f04f 30ff 	movhi.w	r0, #4294967295
 801dfc8:	bf98      	it	ls
 801dfca:	2001      	movls	r0, #1
 801dfcc:	4770      	bx	lr
 801dfce:	4608      	mov	r0, r1
 801dfd0:	4770      	bx	lr
	...

0801dfd4 <_init>:
 801dfd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dfd6:	bf00      	nop
 801dfd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dfda:	bc08      	pop	{r3}
 801dfdc:	469e      	mov	lr, r3
 801dfde:	4770      	bx	lr

0801dfe0 <_fini>:
 801dfe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dfe2:	bf00      	nop
 801dfe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dfe6:	bc08      	pop	{r3}
 801dfe8:	469e      	mov	lr, r3
 801dfea:	4770      	bx	lr
