============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  11:18:05 am
  Module:                 b15
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                    Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock CLOCK)                   launch                                    0 R 
InstQueueRd_Addr_reg[0]/CK                                100    +0       0 R 
InstQueueRd_Addr_reg[0]/Q       DFFRHQX4         21  9.6   77  +337     337 R 
g77305/A                                                         +0     337   
g77305/Y                        INVX3             2  2.5   41   +61     398 F 
g77286__5122/B                                                   +0     398   
g77286__5122/Y                  NOR2X4            4  2.4   52   +53     451 R 
g77260__5477/B                                                   +0     451   
g77260__5477/Y                  NAND2X1           3  0.9   86   +85     536 F 
g74811/A                                                         +0     536   
g74811/Y                        INVX1            10  2.8   79   +89     625 R 
g142615/A                                                        +0     625   
g142615/Y                       INVX2            14  3.7   68   +78     703 F 
g142510/B                                                        +0     703   
g142510/Y                       NOR2X1            6  1.8  110  +102     805 R 
g141899/A                                                        +0     805   
g141899/Y                       NOR2X1            1  0.3   45   +90     894 F 
g141664/B                                                        +0     894   
g141664/Y                       NAND2X1           1  0.4   32   +41     936 R 
g143415/D                                                        +0     936   
g143415/Y                       NOR4BX1           1  0.3   53   +39     975 F 
g141161/B                                                        +0     975   
g141161/Y                       NAND2X1           2  0.6   34   +48    1022 R 
g143388/BN                                                       +0    1022   
g143388/Y                       NOR4BBX1          1  0.3  112  +177    1199 R 
g140604/A                                                        +0    1199   
g140604/Y                       CLKAND2X2         2  1.2   30  +149    1348 R 
g140182/B                                                        +0    1348   
g140182/Y                       CLKAND2X6        29 11.2   57  +107    1455 R 
g139976__2346/B                                                  +0    1455   
g139976__2346/Y                 NOR2X1            1  0.3   33   +50    1505 F 
g139740__2802/B                                                  +0    1505   
g139740__2802/Y                 NAND2X1           1  0.2   25   +32    1538 R 
g139587__7410/C                                                  +0    1538   
g139587__7410/Y                 OR3X1             2  1.6   48   +86    1624 R 
g139529__7098/B                                                  +0    1624   
g139529__7098/Y                 NAND2X2           4  1.9   95   +82    1706 F 
g139480/A                                                        +0    1706   
g139480/Y                       INVX1             4  0.8   40   +71    1777 R 
g139426__7482/B                                                  +0    1777   
g139426__7482/Y                 AND2X1           32  8.2  184  +225    2002 R 
g143362/A1                                                       +0    2002   
g143362/Y                       AO22XL            1  0.4   32  +248    2250 R 
g139187__5115/C0                                                 +0    2250   
g139187__5115/Y                 AOI221X1          1  0.3  117   +37    2287 F 
g139177__3680/C0                                                 +0    2287   
g139177__3680/Y                 OAI211X1          1  0.2   70   +83    2370 R 
InstAddrPointer_reg[1]/D   <<<  DFFRX1                           +0    2370   
InstAddrPointer_reg[1]/CK       setup                     100  +120    2490 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLOCK)                   capture                                2500 R 
                                uncertainty                     -10    2490 R 
------------------------------------------------------------------------------
Cost Group   : 'CLOCK' (path_group 'CLOCK')
Timing slack :       0ps 
Start-point  : InstQueueRd_Addr_reg[0]/CK
End-point    : InstAddrPointer_reg[1]/D

