13:55:21 INFO  : Registering command handlers for SDK TCF services
13:55:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_project\hw5_6\hw5_6.sdk\temp_xsdb_launch_script.tcl
13:55:25 INFO  : XSCT server has started successfully.
13:55:28 INFO  : Successfully done setting XSCT server connection channel  
13:55:28 INFO  : Processing command line option -hwspec C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf.
13:55:28 INFO  : Successfully done setting SDK workspace  
14:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:25 INFO  : 'jtag frequency' command is executed.
14:02:25 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:28 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:28 INFO  : Context for 'APU' is selected.
14:02:28 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:02:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:28 INFO  : Context for 'APU' is selected.
14:02:28 INFO  : 'stop' command is executed.
14:02:28 INFO  : 'ps7_init' command is executed.
14:02:29 INFO  : 'ps7_post_config' command is executed.
14:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:29 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:29 INFO  : 'con' command is executed.
14:02:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:02:29 INFO  : Disconnected from the channel tcfchan#1.
14:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:59 INFO  : 'jtag frequency' command is executed.
14:03:59 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:01 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:01 INFO  : Context for 'APU' is selected.
14:04:04 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:04 INFO  : Context for 'APU' is selected.
14:04:04 INFO  : 'stop' command is executed.
14:04:04 INFO  : 'ps7_init' command is executed.
14:04:04 INFO  : 'ps7_post_config' command is executed.
14:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:05 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:05 INFO  : 'con' command is executed.
14:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:05 INFO  : Disconnected from the channel tcfchan#2.
14:04:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:25 INFO  : 'jtag frequency' command is executed.
14:04:25 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:28 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:28 INFO  : Context for 'APU' is selected.
14:04:30 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:30 INFO  : Context for 'APU' is selected.
14:04:30 INFO  : 'stop' command is executed.
14:04:30 INFO  : 'ps7_init' command is executed.
14:04:31 INFO  : 'ps7_post_config' command is executed.
14:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:31 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:31 INFO  : 'con' command is executed.
14:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:31 INFO  : Disconnected from the channel tcfchan#3.
14:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:05:54 INFO  : 'jtag frequency' command is executed.
14:05:54 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:05:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:57 INFO  : Context for 'APU' is selected.
14:05:59 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:59 INFO  : Context for 'APU' is selected.
14:05:59 INFO  : 'stop' command is executed.
14:05:59 INFO  : 'ps7_init' command is executed.
14:05:59 INFO  : 'ps7_post_config' command is executed.
14:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:00 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:00 INFO  : 'con' command is executed.
14:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:00 INFO  : Disconnected from the channel tcfchan#4.
14:06:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:16 INFO  : 'jtag frequency' command is executed.
14:06:16 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:19 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:19 INFO  : Context for 'APU' is selected.
14:06:21 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:21 INFO  : Context for 'APU' is selected.
14:06:21 INFO  : 'stop' command is executed.
14:06:21 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
14:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:34 INFO  : 'jtag frequency' command is executed.
14:06:34 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:38 ERROR : fpga configuration failed. DONE PIN is not HIGH
14:06:38 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
14:06:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

14:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:07:01 INFO  : 'jtag frequency' command is executed.
14:07:01 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:07:03 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:03 INFO  : Context for 'APU' is selected.
14:07:03 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:03 INFO  : Context for 'APU' is selected.
14:07:04 INFO  : 'stop' command is executed.
14:07:04 INFO  : 'ps7_init' command is executed.
14:07:04 INFO  : 'ps7_post_config' command is executed.
14:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:04 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:04 INFO  : 'con' command is executed.
14:07:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:07:04 INFO  : Disconnected from the channel tcfchan#5.
14:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:10:11 INFO  : 'jtag frequency' command is executed.
14:10:11 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:10:13 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:13 INFO  : Context for 'APU' is selected.
14:10:16 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:16 INFO  : Context for 'APU' is selected.
14:10:16 INFO  : 'stop' command is executed.
14:10:16 INFO  : 'ps7_init' command is executed.
14:10:16 INFO  : 'ps7_post_config' command is executed.
14:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:16 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:16 INFO  : 'con' command is executed.
14:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:10:16 INFO  : Disconnected from the channel tcfchan#6.
14:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:10:47 INFO  : 'jtag frequency' command is executed.
14:10:47 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:10:50 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:50 INFO  : Context for 'APU' is selected.
14:10:52 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:52 INFO  : Context for 'APU' is selected.
14:10:52 INFO  : 'stop' command is executed.
14:10:52 INFO  : 'ps7_init' command is executed.
14:10:52 INFO  : 'ps7_post_config' command is executed.
14:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:53 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:53 INFO  : 'con' command is executed.
14:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:10:53 INFO  : Disconnected from the channel tcfchan#7.
14:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:03 INFO  : 'jtag frequency' command is executed.
14:12:03 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:06 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:06 INFO  : Context for 'APU' is selected.
14:12:08 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:08 INFO  : Context for 'APU' is selected.
14:12:08 INFO  : 'stop' command is executed.
14:12:08 INFO  : 'ps7_init' command is executed.
14:12:08 INFO  : 'ps7_post_config' command is executed.
14:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:09 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:09 INFO  : 'con' command is executed.
14:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:09 INFO  : Disconnected from the channel tcfchan#8.
14:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:29 INFO  : 'jtag frequency' command is executed.
14:12:29 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:31 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:31 INFO  : Context for 'APU' is selected.
14:12:34 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:34 INFO  : Context for 'APU' is selected.
14:12:34 INFO  : 'stop' command is executed.
14:12:34 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
14:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:56 INFO  : 'jtag frequency' command is executed.
14:12:56 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:58 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:58 INFO  : Context for 'APU' is selected.
14:12:58 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:59 INFO  : Context for 'APU' is selected.
14:12:59 INFO  : 'stop' command is executed.
14:12:59 INFO  : 'ps7_init' command is executed.
14:12:59 INFO  : 'ps7_post_config' command is executed.
14:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:59 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:59 INFO  : 'con' command is executed.
14:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:59 INFO  : Disconnected from the channel tcfchan#9.
14:15:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:48 INFO  : 'jtag frequency' command is executed.
14:15:48 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:50 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:15:50 INFO  : Context for 'APU' is selected.
14:15:53 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:53 INFO  : Context for 'APU' is selected.
14:15:53 INFO  : 'stop' command is executed.
14:15:53 INFO  : 'ps7_init' command is executed.
14:15:53 INFO  : 'ps7_post_config' command is executed.
14:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:53 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:54 INFO  : 'con' command is executed.
14:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:15:54 INFO  : Disconnected from the channel tcfchan#10.
14:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:57 INFO  : 'jtag frequency' command is executed.
14:17:57 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:59 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:59 INFO  : Context for 'APU' is selected.
14:18:02 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:02 INFO  : Context for 'APU' is selected.
14:18:02 INFO  : 'stop' command is executed.
14:18:02 INFO  : 'ps7_init' command is executed.
14:18:02 INFO  : 'ps7_post_config' command is executed.
14:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:03 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:03 INFO  : 'con' command is executed.
14:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:03 INFO  : Disconnected from the channel tcfchan#11.
14:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:53 INFO  : 'jtag frequency' command is executed.
14:20:53 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:20:55 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:56 INFO  : Context for 'APU' is selected.
14:20:58 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:58 INFO  : Context for 'APU' is selected.
14:20:58 INFO  : 'stop' command is executed.
14:20:58 INFO  : 'ps7_init' command is executed.
14:20:58 INFO  : 'ps7_post_config' command is executed.
14:20:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : 'con' command is executed.
14:20:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:20:59 INFO  : Disconnected from the channel tcfchan#12.
14:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:07 INFO  : 'jtag frequency' command is executed.
14:22:07 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:10 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:10 INFO  : Context for 'APU' is selected.
14:22:12 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:12 INFO  : Context for 'APU' is selected.
14:22:12 INFO  : 'stop' command is executed.
14:22:12 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
14:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:56 INFO  : 'jtag frequency' command is executed.
14:22:56 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:58 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:22:59 INFO  : Context for 'APU' is selected.
14:22:59 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:59 INFO  : Context for 'APU' is selected.
14:22:59 INFO  : 'stop' command is executed.
14:22:59 INFO  : 'ps7_init' command is executed.
14:22:59 INFO  : 'ps7_post_config' command is executed.
14:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:59 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:00 INFO  : 'con' command is executed.
14:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:23:00 INFO  : Disconnected from the channel tcfchan#13.
14:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:53 INFO  : 'jtag frequency' command is executed.
14:23:53 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:23:55 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:55 INFO  : Context for 'APU' is selected.
14:23:58 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:58 INFO  : Context for 'APU' is selected.
14:23:58 INFO  : 'stop' command is executed.
14:23:58 INFO  : 'ps7_init' command is executed.
14:23:58 INFO  : 'ps7_post_config' command is executed.
14:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:59 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:59 INFO  : 'con' command is executed.
14:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:23:59 INFO  : Disconnected from the channel tcfchan#14.
14:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:06 INFO  : 'jtag frequency' command is executed.
14:25:06 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:25:09 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:09 INFO  : Context for 'APU' is selected.
14:25:11 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:11 INFO  : Context for 'APU' is selected.
14:25:11 INFO  : 'stop' command is executed.
14:25:12 INFO  : 'ps7_init' command is executed.
14:25:12 INFO  : 'ps7_post_config' command is executed.
14:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:13 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:13 INFO  : 'con' command is executed.
14:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:25:13 INFO  : Disconnected from the channel tcfchan#15.
14:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:53 INFO  : 'jtag frequency' command is executed.
14:29:53 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:56 INFO  : Context for 'APU' is selected.
14:29:58 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:29:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:58 INFO  : Context for 'APU' is selected.
14:29:58 INFO  : 'stop' command is executed.
14:29:58 INFO  : 'ps7_init' command is executed.
14:29:58 INFO  : 'ps7_post_config' command is executed.
14:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:59 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:59 INFO  : 'con' command is executed.
14:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:29:59 INFO  : Disconnected from the channel tcfchan#16.
14:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:22 INFO  : 'jtag frequency' command is executed.
14:34:22 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:24 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:24 INFO  : Context for 'APU' is selected.
14:34:28 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:28 INFO  : Context for 'APU' is selected.
14:34:28 INFO  : 'stop' command is executed.
14:34:28 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
14:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:52 INFO  : 'jtag frequency' command is executed.
14:34:53 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:55 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:55 INFO  : Context for 'APU' is selected.
14:34:55 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:55 INFO  : Context for 'APU' is selected.
14:34:55 INFO  : 'stop' command is executed.
14:34:56 INFO  : 'ps7_init' command is executed.
14:34:56 INFO  : 'ps7_post_config' command is executed.
14:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:56 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:56 INFO  : 'con' command is executed.
14:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:56 INFO  : Disconnected from the channel tcfchan#17.
14:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:36 INFO  : 'jtag frequency' command is executed.
14:41:36 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:38 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:39 INFO  : Context for 'APU' is selected.
14:41:41 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:41 INFO  : Context for 'APU' is selected.
14:41:41 INFO  : 'stop' command is executed.
14:41:41 INFO  : 'ps7_init' command is executed.
14:41:41 INFO  : 'ps7_post_config' command is executed.
14:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:42 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:42 INFO  : 'con' command is executed.
14:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:41:42 INFO  : Disconnected from the channel tcfchan#18.
14:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:42:27 INFO  : 'jtag frequency' command is executed.
14:42:27 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:42:30 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:30 INFO  : Context for 'APU' is selected.
14:42:32 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:42:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:32 INFO  : Context for 'APU' is selected.
14:42:32 INFO  : 'stop' command is executed.
14:42:33 INFO  : 'ps7_init' command is executed.
14:42:33 INFO  : 'ps7_post_config' command is executed.
14:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:33 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:33 INFO  : 'con' command is executed.
14:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:42:33 INFO  : Disconnected from the channel tcfchan#19.
14:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:57 INFO  : 'jtag frequency' command is executed.
14:44:57 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:45:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:45:00 INFO  : Context for 'APU' is selected.
14:45:02 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:02 INFO  : Context for 'APU' is selected.
14:45:02 INFO  : 'stop' command is executed.
14:45:03 INFO  : 'ps7_init' command is executed.
14:45:03 INFO  : 'ps7_post_config' command is executed.
14:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:03 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:03 INFO  : 'con' command is executed.
14:45:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:45:03 INFO  : Disconnected from the channel tcfchan#20.
14:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:29 INFO  : 'jtag frequency' command is executed.
14:52:29 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:32 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:32 INFO  : Context for 'APU' is selected.
14:52:34 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:35 INFO  : Context for 'APU' is selected.
14:52:35 INFO  : 'stop' command is executed.
14:52:35 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
14:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:50 INFO  : 'jtag frequency' command is executed.
14:52:50 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:52 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:53 INFO  : Context for 'APU' is selected.
14:52:53 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:53 INFO  : Context for 'APU' is selected.
14:52:53 INFO  : 'stop' command is executed.
14:52:53 INFO  : 'ps7_init' command is executed.
14:52:53 INFO  : 'ps7_post_config' command is executed.
14:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:53 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:53 INFO  : 'con' command is executed.
14:52:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:52:53 INFO  : Disconnected from the channel tcfchan#21.
14:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:11 INFO  : 'jtag frequency' command is executed.
14:53:11 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:14 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:14 INFO  : Context for 'APU' is selected.
14:53:16 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:16 INFO  : Context for 'APU' is selected.
14:53:16 INFO  : 'stop' command is executed.
14:53:17 INFO  : 'ps7_init' command is executed.
14:53:17 INFO  : 'ps7_post_config' command is executed.
14:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:17 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:17 INFO  : 'con' command is executed.
14:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:17 INFO  : Disconnected from the channel tcfchan#22.
14:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:41 INFO  : 'jtag frequency' command is executed.
14:53:41 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:44 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:44 INFO  : Context for 'APU' is selected.
14:53:46 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:46 INFO  : Context for 'APU' is selected.
14:53:46 INFO  : 'stop' command is executed.
14:53:47 INFO  : 'ps7_init' command is executed.
14:53:47 INFO  : 'ps7_post_config' command is executed.
14:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:47 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:47 INFO  : 'con' command is executed.
14:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:47 INFO  : Disconnected from the channel tcfchan#23.
14:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:10 INFO  : 'jtag frequency' command is executed.
14:54:10 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:12 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:12 INFO  : Context for 'APU' is selected.
14:54:15 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:15 INFO  : Context for 'APU' is selected.
14:54:15 INFO  : 'stop' command is executed.
14:54:15 INFO  : 'ps7_init' command is executed.
14:54:15 INFO  : 'ps7_post_config' command is executed.
14:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:16 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:16 INFO  : 'con' command is executed.
14:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:54:16 INFO  : Disconnected from the channel tcfchan#24.
14:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:22 INFO  : 'jtag frequency' command is executed.
14:54:22 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:25 INFO  : Context for 'APU' is selected.
14:54:28 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:28 INFO  : Context for 'APU' is selected.
14:54:28 INFO  : 'stop' command is executed.
14:54:28 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
14:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:45 INFO  : 'jtag frequency' command is executed.
14:54:45 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:48 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:48 INFO  : Context for 'APU' is selected.
14:54:48 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:48 INFO  : Context for 'APU' is selected.
14:54:48 INFO  : 'stop' command is executed.
14:54:48 INFO  : 'ps7_init' command is executed.
14:54:48 INFO  : 'ps7_post_config' command is executed.
14:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:49 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:49 INFO  : 'con' command is executed.
14:54:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:54:49 INFO  : Disconnected from the channel tcfchan#25.
14:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:55:20 INFO  : 'jtag frequency' command is executed.
14:55:20 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:55:23 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:55:23 INFO  : Context for 'APU' is selected.
14:55:25 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:25 INFO  : Context for 'APU' is selected.
14:55:25 INFO  : 'stop' command is executed.
14:55:26 INFO  : 'ps7_init' command is executed.
14:55:26 INFO  : 'ps7_post_config' command is executed.
14:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:26 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:26 INFO  : 'con' command is executed.
14:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:55:26 INFO  : Disconnected from the channel tcfchan#26.
14:56:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:44 INFO  : 'jtag frequency' command is executed.
14:56:44 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:47 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:47 INFO  : Context for 'APU' is selected.
14:56:49 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:49 INFO  : Context for 'APU' is selected.
14:56:49 INFO  : 'stop' command is executed.
14:56:50 INFO  : 'ps7_init' command is executed.
14:56:50 INFO  : 'ps7_post_config' command is executed.
14:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:50 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:50 INFO  : 'con' command is executed.
14:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:50 INFO  : Disconnected from the channel tcfchan#27.
15:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:43 INFO  : 'jtag frequency' command is executed.
15:03:43 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:03:46 INFO  : Context for 'APU' is selected.
15:03:48 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:48 INFO  : Context for 'APU' is selected.
15:03:48 INFO  : 'stop' command is executed.
15:03:49 INFO  : 'ps7_init' command is executed.
15:03:49 INFO  : 'ps7_post_config' command is executed.
15:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:49 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:49 INFO  : 'con' command is executed.
15:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:49 INFO  : Disconnected from the channel tcfchan#28.
15:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:35 INFO  : 'jtag frequency' command is executed.
15:07:35 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:07:37 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:37 INFO  : Context for 'APU' is selected.
15:07:40 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:07:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:40 INFO  : Context for 'APU' is selected.
15:07:40 INFO  : 'stop' command is executed.
15:07:41 INFO  : 'ps7_init' command is executed.
15:07:41 INFO  : 'ps7_post_config' command is executed.
15:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:41 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:41 INFO  : 'con' command is executed.
15:07:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:07:41 INFO  : Disconnected from the channel tcfchan#29.
15:10:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:07 INFO  : 'jtag frequency' command is executed.
15:10:07 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:10:10 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:10 INFO  : Context for 'APU' is selected.
15:10:13 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:13 INFO  : Context for 'APU' is selected.
15:10:13 INFO  : 'stop' command is executed.
15:10:13 INFO  : 'ps7_init' command is executed.
15:10:13 INFO  : 'ps7_post_config' command is executed.
15:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:13 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:14 INFO  : 'con' command is executed.
15:10:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:10:14 INFO  : Disconnected from the channel tcfchan#30.
15:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:06 INFO  : 'jtag frequency' command is executed.
15:11:06 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:09 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:11:09 INFO  : Context for 'APU' is selected.
15:11:11 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:11:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:11 INFO  : Context for 'APU' is selected.
15:11:11 INFO  : 'stop' command is executed.
15:11:12 INFO  : 'ps7_init' command is executed.
15:11:12 INFO  : 'ps7_post_config' command is executed.
15:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:12 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:12 INFO  : 'con' command is executed.
15:11:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:11:12 INFO  : Disconnected from the channel tcfchan#31.
15:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:48 INFO  : 'jtag frequency' command is executed.
15:11:48 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:50 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:11:50 INFO  : Context for 'APU' is selected.
15:11:53 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:53 INFO  : Context for 'APU' is selected.
15:11:53 INFO  : 'stop' command is executed.
15:11:53 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:08 INFO  : 'jtag frequency' command is executed.
15:12:08 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:12:11 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:12:11 INFO  : Context for 'APU' is selected.
15:12:11 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:11 INFO  : Context for 'APU' is selected.
15:12:11 INFO  : 'stop' command is executed.
15:12:11 INFO  : 'ps7_init' command is executed.
15:12:11 INFO  : 'ps7_post_config' command is executed.
15:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:12 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:12 INFO  : 'con' command is executed.
15:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:12:12 INFO  : Disconnected from the channel tcfchan#32.
15:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:35 INFO  : 'jtag frequency' command is executed.
15:12:35 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:12:37 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:12:38 INFO  : Context for 'APU' is selected.
15:12:40 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:40 INFO  : Context for 'APU' is selected.
15:12:40 INFO  : 'stop' command is executed.
15:12:41 INFO  : 'ps7_init' command is executed.
15:12:41 INFO  : 'ps7_post_config' command is executed.
15:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:41 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:41 INFO  : 'con' command is executed.
15:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:12:41 INFO  : Disconnected from the channel tcfchan#33.
15:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:06 INFO  : 'jtag frequency' command is executed.
15:14:06 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:09 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:14:09 INFO  : Context for 'APU' is selected.
15:14:11 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:11 INFO  : Context for 'APU' is selected.
15:14:11 INFO  : 'stop' command is executed.
15:14:12 INFO  : 'ps7_init' command is executed.
15:14:12 INFO  : 'ps7_post_config' command is executed.
15:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:12 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:12 INFO  : 'con' command is executed.
15:14:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:14:12 INFO  : Disconnected from the channel tcfchan#34.
15:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:31 INFO  : 'jtag frequency' command is executed.
15:19:31 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:33 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:19:33 INFO  : Context for 'APU' is selected.
15:19:36 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:36 INFO  : Context for 'APU' is selected.
15:19:36 INFO  : 'stop' command is executed.
15:19:36 INFO  : 'ps7_init' command is executed.
15:19:36 INFO  : 'ps7_post_config' command is executed.
15:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:36 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:36 INFO  : 'con' command is executed.
15:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:37 INFO  : Disconnected from the channel tcfchan#35.
15:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:51 INFO  : 'jtag frequency' command is executed.
15:20:52 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:54 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:20:54 INFO  : Context for 'APU' is selected.
15:20:56 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:57 INFO  : Context for 'APU' is selected.
15:20:57 INFO  : 'stop' command is executed.
15:20:57 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:51 INFO  : 'jtag frequency' command is executed.
15:21:51 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:53 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:53 INFO  : Context for 'APU' is selected.
15:21:53 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:54 INFO  : Context for 'APU' is selected.
15:21:54 INFO  : 'stop' command is executed.
15:21:54 INFO  : 'ps7_init' command is executed.
15:21:54 INFO  : 'ps7_post_config' command is executed.
15:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:54 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:54 INFO  : 'con' command is executed.
15:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:55 INFO  : Disconnected from the channel tcfchan#36.
15:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:55 INFO  : 'jtag frequency' command is executed.
15:25:55 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:57 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:57 INFO  : Context for 'APU' is selected.
15:26:00 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:00 INFO  : Context for 'APU' is selected.
15:26:00 INFO  : 'stop' command is executed.
15:26:00 INFO  : 'ps7_init' command is executed.
15:26:00 INFO  : 'ps7_post_config' command is executed.
15:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:00 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:01 INFO  : 'con' command is executed.
15:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:01 INFO  : Disconnected from the channel tcfchan#37.
15:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:22 INFO  : 'jtag frequency' command is executed.
15:30:22 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:25 INFO  : Context for 'APU' is selected.
15:30:27 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:27 INFO  : Context for 'APU' is selected.
15:30:27 INFO  : 'stop' command is executed.
15:30:28 INFO  : 'ps7_init' command is executed.
15:30:28 INFO  : 'ps7_post_config' command is executed.
15:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:28 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:28 INFO  : 'con' command is executed.
15:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:28 INFO  : Disconnected from the channel tcfchan#38.
15:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:41 INFO  : 'jtag frequency' command is executed.
15:32:41 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:32:44 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:44 INFO  : Context for 'APU' is selected.
15:32:46 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:46 INFO  : Context for 'APU' is selected.
15:32:46 INFO  : 'stop' command is executed.
15:32:47 INFO  : 'ps7_init' command is executed.
15:32:47 INFO  : 'ps7_post_config' command is executed.
15:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:47 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:47 INFO  : 'con' command is executed.
15:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:32:47 INFO  : Disconnected from the channel tcfchan#39.
15:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:37 INFO  : 'jtag frequency' command is executed.
15:37:37 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:40 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:40 INFO  : Context for 'APU' is selected.
15:37:42 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:37:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:42 INFO  : Context for 'APU' is selected.
15:37:42 INFO  : 'stop' command is executed.
15:37:42 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:02 INFO  : 'jtag frequency' command is executed.
15:38:02 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:38:04 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:05 INFO  : Context for 'APU' is selected.
15:38:05 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:38:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:05 INFO  : Context for 'APU' is selected.
15:38:05 INFO  : 'stop' command is executed.
15:38:05 INFO  : 'ps7_init' command is executed.
15:38:05 INFO  : 'ps7_post_config' command is executed.
15:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:05 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:06 INFO  : 'con' command is executed.
15:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:38:06 INFO  : Disconnected from the channel tcfchan#40.
15:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:19 INFO  : 'jtag frequency' command is executed.
15:39:19 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:21 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:21 INFO  : Context for 'APU' is selected.
15:39:24 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:39:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:24 INFO  : Context for 'APU' is selected.
15:39:24 INFO  : 'stop' command is executed.
15:39:24 INFO  : 'ps7_init' command is executed.
15:39:24 INFO  : 'ps7_post_config' command is executed.
15:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:25 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:25 INFO  : 'con' command is executed.
15:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:39:25 INFO  : Disconnected from the channel tcfchan#41.
15:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:58 INFO  : 'jtag frequency' command is executed.
15:40:58 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:00 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:41:01 INFO  : Context for 'APU' is selected.
15:41:03 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:03 INFO  : Context for 'APU' is selected.
15:41:03 INFO  : 'stop' command is executed.
15:41:03 INFO  : 'ps7_init' command is executed.
15:41:03 INFO  : 'ps7_post_config' command is executed.
15:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:04 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:04 INFO  : 'con' command is executed.
15:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:41:04 INFO  : Disconnected from the channel tcfchan#42.
15:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:28 INFO  : 'jtag frequency' command is executed.
15:42:28 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:31 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:31 INFO  : Context for 'APU' is selected.
15:42:33 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:33 INFO  : Context for 'APU' is selected.
15:42:33 INFO  : 'stop' command is executed.
15:42:34 INFO  : 'ps7_init' command is executed.
15:42:34 INFO  : 'ps7_post_config' command is executed.
15:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:34 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:34 INFO  : 'con' command is executed.
15:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:34 INFO  : Disconnected from the channel tcfchan#43.
15:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:48 INFO  : 'jtag frequency' command is executed.
15:53:48 INFO  : Sourcing of 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:50 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:50 INFO  : Context for 'APU' is selected.
15:53:53 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:53 INFO  : Context for 'APU' is selected.
15:53:53 INFO  : 'stop' command is executed.
15:53:53 INFO  : 'ps7_init' command is executed.
15:53:53 INFO  : 'ps7_post_config' command is executed.
15:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:54 INFO  : The application 'C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw5_6/hw5_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw5_6/hw5_6.sdk/hw5/Debug/hw5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:54 INFO  : 'con' command is executed.
15:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:54 INFO  : Disconnected from the channel tcfchan#44.
