5 17 1fda1 13 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always8.vcd) 2 -o (always8.cdd) 2 -v (always8.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always8.verilator.v 1 29 1 
2 1 13 13 13 90009 3 1 100c 0 0 2 1 a
2 2 13 13 13 90009 7 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 15 15 15 40004 1 32 1004 0 0 2 1 A
2 4 14 14 14 80008 7 1 100e 0 0 2 1 a
2 5 15 15 15 0 3 2d 100e 3 4 1 18 0 1 1 1 0 0
2 6 16 16 16 40004 1 32 1008 0 0 2 1 B
2 7 16 16 16 0 2 2d 100e 6 4 1 18 0 1 1 1 0 0
2 8 17 17 17 40004 1 32 1008 0 0 2 1 C
2 9 17 17 17 0 1 2d 1006 8 4 1 18 0 1 1 0 0 0
2 10 18 18 18 40004 1 32 1008 0 0 2 1 D
2 11 18 18 18 0 1 2d 100a 10 4 1 18 0 1 0 1 0 0
2 12 18 18 18 c0013 1 0 81008 0 0 48 16 535455464634 0
2 13 18 18 18 80008 0 1 1410 0 0 49 1 b
2 14 18 18 18 80013 1 37 1a 12 13
2 15 17 17 17 c0013 0 0 81010 0 0 48 16 535455464633 0
2 16 17 17 17 80008 0 1 1410 0 0 49 1 b
2 17 17 17 17 80013 0 37 32 15 16
2 18 16 16 16 c0013 1 0 81008 0 0 48 16 535455464632 0
2 19 16 16 16 80008 0 1 1410 0 0 49 1 b
2 20 16 16 16 80013 1 37 1a 18 19
2 21 15 15 15 c0013 1 0 81008 0 0 48 16 535455464631 0
2 22 15 15 15 80008 0 1 1410 0 0 49 1 b
2 23 15 15 15 80013 1 37 1a 21 22
2 24 21 21 21 11001e c 1 100c 0 0 1 1 verilatorclock
2 25 21 21 21 9001e 12 27 100a 24 0 1 18 0 1 0 0 0 0
2 26 21 21 21 210025 6 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 verilatorclock 1 1 13 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 10 7000e 1 0 1 0 2 17 0 3 0 3 0 0
1 b 3 11 107000e 1 0 49 1 49 17 0 1ffffffffffff 0 6 3 0
1 A 4 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 B 5 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 C 6 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 D 7 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 2 1 5 0 2
4 5 0 23 7 2
4 23 6 2 2 2
4 7 0 20 9 2
4 20 6 2 2 2
4 9 0 17 11 2
4 17 6 2 2 2
4 11 4 14 2 2
4 14 6 2 2 2
4 25 1 26 0 25
4 26 6 25 0 25
3 1 main.u$0 "TOP.v.u$0" 0 always8.verilator.v 21 25 1 
2 27 22 22 22 f000f 6 0 1008 0 0 32 48 1 0
2 28 22 22 22 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 29 22 22 22 6000f 6 11 10103c 27 28 1 18 0 1 1 1 0 0
2 30 22 22 22 20011 6 39 10002e 29 0
2 31 23 23 23 f000f 6 0 1008 0 0 32 48 5 0
2 32 23 23 23 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 33 23 23 23 6000f 6 11 10103c 31 32 1 18 0 1 1 1 0 0
2 34 23 23 23 20011 6 39 10002e 33 0
2 35 24 24 24 f0010 6 0 1008 0 0 32 48 b 0
2 36 24 24 24 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 37 24 24 24 60010 6 11 10103c 35 36 1 18 0 1 1 1 0 0
2 38 24 24 24 20012 6 39 10002e 37 0
2 39 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 40 23 23 23 190019 1 32 1008 0 0 2 1 D
2 41 23 23 23 140014 0 1 1410 0 0 2 1 a
2 42 23 23 23 140019 1 38 a 40 41
2 43 22 22 22 190019 1 32 1008 0 0 2 1 B
2 44 22 22 22 140014 0 1 1410 0 0 2 1 a
2 45 22 22 22 140019 1 38 1a 43 44
4 39 0 0 0 30
4 30 11 45 34 30
4 45 6 34 34 30
4 34 0 42 38 30
4 42 6 38 38 30
4 38 0 39 0 30
