# 50.002 Mini Hardware Project
## ISTD Group 2 Team 12

FPGA tests the external circuit's adder with it's own internal adder.

Uses finite state machine for automatic testing

![FPGAUntitled-1](https://user-images.githubusercontent.com/56643991/95662257-2c241a80-0b68-11eb-8553-a297ba6caefa.png)
![Testcases](https://user-images.githubusercontent.com/56643991/95662259-2f1f0b00-0b68-11eb-81ae-10d976be256e.png)
