{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 23:00:26 2013 " "Info: Processing started: Mon Mar 18 23:00:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[8\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[10\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Node \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[13\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 544 8 176 560 "clk" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ctrl\[0\] " "Info: Assuming node \"ctrl\[0\]\" is an undefined clock" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[1..0\]" "" } { 508 360 373 568 "ctrl\[1\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[13\] " "Info: Detected ripple clock \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[13\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\] " "Info: Detected ripple clock \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[10\] " "Info: Detected ripple clock \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[10\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\] " "Info: Detected ripple clock \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] " "Info: Detected ripple clock \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[8\] " "Info: Detected ripple clock \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[8\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9~0 " "Info: Detected gated clock \"inst9~0\" as buffer" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\] register latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] 112.36 MHz 8.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 112.36 MHz between source memory \"rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\]\" and destination register \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]\" (period= 8.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.473 ns + Longest memory register " "Info: + Longest memory to register delay is 1.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\] 1 MEM M4K_X32_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.053 ns) 1.473 ns latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] 2 REG LCCOMB_X33_Y21_N16 1 " "Info: 2: + IC(1.369 ns) + CELL(0.053 ns) = 1.473 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; REG Node = 'latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.104 ns ( 7.06 % ) " "Info: Total cell delay = 0.104 ns ( 7.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 92.94 % ) " "Info: Total interconnect delay = 1.369 ns ( 92.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.473 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 1.369ns } { 0.051ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.170 ns - Smallest " "Info: - Smallest clock skew is -2.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.542 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 544 8 176 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.053 ns) 2.079 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { clk inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 3.470 ns inst5~clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 3.470 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst5~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.154 ns) 4.542 ns latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X33_Y21_N16 1 " "Info: 4: + IC(0.918 ns) + CELL(0.154 ns) = 4.542 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; REG Node = 'latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst5~clkctrl latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.074 ns ( 23.65 % ) " "Info: Total cell delay = 1.074 ns ( 23.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.468 ns ( 76.35 % ) " "Info: Total interconnect delay = 3.468 ns ( 76.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { clk inst5 inst5~clkctrl latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.542 ns" { clk {} clk~combout {} inst5 {} inst5~clkctrl {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.159ns 1.391ns 0.918ns } { 0.000ns 0.867ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.712 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 6.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 544 8 176 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.053 ns) 2.079 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { clk inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.053 ns) 2.395 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\] 3 REG LCCOMB_X31_Y16_N4 2 " "Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 2.395 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.228 ns) 2.889 ns inst9~0 4 COMB LCCOMB_X31_Y16_N22 1 " "Info: 4: + IC(0.266 ns) + CELL(0.228 ns) = 2.889 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'inst9~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.272 ns) 3.395 ns inst9 5 COMB LCCOMB_X31_Y16_N30 1 " "Info: 5: + IC(0.234 ns) + CELL(0.272 ns) = 3.395 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { inst9~0 inst9 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.000 ns) 5.568 ns inst9~clkctrl 6 COMB CLKCTRL_G2 28 " "Info: 6: + IC(2.173 ns) + CELL(0.000 ns) = 5.568 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'inst9~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.472 ns) 6.712 ns rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\] 7 MEM M4K_X32_Y10 1 " "Info: 7: + IC(0.672 ns) + CELL(0.472 ns) = 6.712 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 28.98 % ) " "Info: Total cell delay = 1.945 ns ( 28.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.767 ns ( 71.02 % ) " "Info: Total interconnect delay = 4.767 ns ( 71.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.712 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.159ns 0.263ns 0.266ns 0.234ns 2.173ns 0.672ns } { 0.000ns 0.867ns 0.053ns 0.053ns 0.228ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { clk inst5 inst5~clkctrl latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.542 ns" { clk {} clk~combout {} inst5 {} inst5~clkctrl {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.159ns 1.391ns 0.918ns } { 0.000ns 0.867ns 0.053ns 0.000ns 0.154ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.712 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.159ns 0.263ns 0.266ns 0.234ns 2.173ns 0.672ns } { 0.000ns 0.867ns 0.053ns 0.053ns 0.228ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.671 ns + " "Info: + Micro setup delay of destination is 0.671 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 31 2 0 } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.473 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 1.369ns } { 0.051ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { clk inst5 inst5~clkctrl latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.542 ns" { clk {} clk~combout {} inst5 {} inst5~clkctrl {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.159ns 1.391ns 0.918ns } { 0.000ns 0.867ns 0.053ns 0.000ns 0.154ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.712 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.159ns 0.263ns 0.266ns 0.234ns 2.173ns 0.672ns } { 0.000ns 0.867ns 0.053ns 0.053ns 0.228ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ctrl\[0\] memory rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\] register latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] 112.36 MHz 8.9 ns Internal " "Info: Clock \"ctrl\[0\]\" has Internal fmax of 112.36 MHz between source memory \"rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\]\" and destination register \"latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]\" (period= 8.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.473 ns + Longest memory register " "Info: + Longest memory to register delay is 1.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\] 1 MEM M4K_X32_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.053 ns) 1.473 ns latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] 2 REG LCCOMB_X33_Y21_N16 1 " "Info: 2: + IC(1.369 ns) + CELL(0.053 ns) = 1.473 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; REG Node = 'latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.104 ns ( 7.06 % ) " "Info: Total cell delay = 0.104 ns ( 7.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 92.94 % ) " "Info: Total interconnect delay = 1.369 ns ( 92.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.473 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 1.369ns } { 0.051ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.170 ns - Smallest " "Info: - Smallest clock skew is -2.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] destination 4.749 ns + Shortest register " "Info: + Shortest clock path from clock \"ctrl\[0\]\" to destination register is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns ctrl\[0\] 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[1..0\]" "" } { 508 360 373 568 "ctrl\[1\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.228 ns) 2.286 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ctrl[0] inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 3.677 ns inst5~clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 3.677 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst5~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.154 ns) 4.749 ns latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] 4 REG LCCOMB_X33_Y21_N16 1 " "Info: 4: + IC(0.918 ns) + CELL(0.154 ns) = 4.749 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; REG Node = 'latch_8:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst5~clkctrl latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 25.88 % ) " "Info: Total cell delay = 1.229 ns ( 25.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.520 ns ( 74.12 % ) " "Info: Total interconnect delay = 3.520 ns ( 74.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { ctrl[0] inst5 inst5~clkctrl latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} inst5~clkctrl {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.211ns 1.391ns 0.918ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] source 6.919 ns - Longest memory " "Info: - Longest clock path from clock \"ctrl\[0\]\" to source memory is 6.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns ctrl\[0\] 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[1..0\]" "" } { 508 360 373 568 "ctrl\[1\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.228 ns) 2.286 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ctrl[0] inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.053 ns) 2.602 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\] 3 REG LCCOMB_X31_Y16_N4 2 " "Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 2.602 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.228 ns) 3.096 ns inst9~0 4 COMB LCCOMB_X31_Y16_N22 1 " "Info: 4: + IC(0.266 ns) + CELL(0.228 ns) = 3.096 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'inst9~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.272 ns) 3.602 ns inst9 5 COMB LCCOMB_X31_Y16_N30 1 " "Info: 5: + IC(0.234 ns) + CELL(0.272 ns) = 3.602 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { inst9~0 inst9 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.000 ns) 5.775 ns inst9~clkctrl 6 COMB CLKCTRL_G2 28 " "Info: 6: + IC(2.173 ns) + CELL(0.000 ns) = 5.775 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'inst9~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.472 ns) 6.919 ns rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\] 7 MEM M4K_X32_Y10 1 " "Info: 7: + IC(0.672 ns) + CELL(0.472 ns) = 6.919 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|q_a\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 30.35 % ) " "Info: Total cell delay = 2.100 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.819 ns ( 69.65 % ) " "Info: Total interconnect delay = 4.819 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.919 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.919 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.211ns 0.263ns 0.266ns 0.234ns 2.173ns 0.672ns } { 0.000ns 0.847ns 0.228ns 0.053ns 0.228ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { ctrl[0] inst5 inst5~clkctrl latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} inst5~clkctrl {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.211ns 1.391ns 0.918ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.154ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.919 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.919 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.211ns 0.263ns 0.266ns 0.234ns 2.173ns 0.672ns } { 0.000ns 0.847ns 0.228ns 0.053ns 0.228ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.671 ns + " "Info: + Micro setup delay of destination is 0.671 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 31 2 0 } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.473 ns" { rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 1.369ns } { 0.051ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { ctrl[0] inst5 inst5~clkctrl latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} inst5~clkctrl {} latch_8:inst8|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.211ns 1.391ns 0.918ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.154ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.919 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.919 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.211ns 0.263ns 0.266ns 0.234ns 2.173ns 0.672ns } { 0.000ns 0.847ns 0.228ns 0.053ns 0.228ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9 clk 3.299 ns " "Info: Found hold time violation between source  pin or register \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]\" and destination pin or register \"rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9\" for clock \"clk\" (Hold time is 3.299 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.332 ns + Largest " "Info: + Largest clock skew is 4.332 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.726 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 6.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 544 8 176 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.053 ns) 2.079 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { clk inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.053 ns) 2.395 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\] 3 REG LCCOMB_X31_Y16_N4 2 " "Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 2.395 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.228 ns) 2.889 ns inst9~0 4 COMB LCCOMB_X31_Y16_N22 1 " "Info: 4: + IC(0.266 ns) + CELL(0.228 ns) = 2.889 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'inst9~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.272 ns) 3.395 ns inst9 5 COMB LCCOMB_X31_Y16_N30 1 " "Info: 5: + IC(0.234 ns) + CELL(0.272 ns) = 3.395 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { inst9~0 inst9 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.000 ns) 5.568 ns inst9~clkctrl 6 COMB CLKCTRL_G2 28 " "Info: 6: + IC(2.173 ns) + CELL(0.000 ns) = 5.568 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'inst9~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.481 ns) 6.726 ns rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9 7 MEM M4K_X32_Y13 4 " "Info: 7: + IC(0.677 ns) + CELL(0.481 ns) = 6.726 ns; Loc. = M4K_X32_Y13; Fanout = 4; MEM Node = 'rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 29.05 % ) " "Info: Total cell delay = 1.954 ns ( 29.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.772 ns ( 70.95 % ) " "Info: Total interconnect delay = 4.772 ns ( 70.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.726 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.000ns 1.159ns 0.263ns 0.266ns 0.234ns 2.173ns 0.677ns } { 0.000ns 0.867ns 0.053ns 0.053ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.394 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 544 8 176 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.053 ns) 2.079 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { clk inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.053 ns) 2.394 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] 3 REG LCCOMB_X31_Y16_N10 3 " "Info: 3: + IC(0.262 ns) + CELL(0.053 ns) = 2.394 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 3; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.315 ns" { inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.973 ns ( 40.64 % ) " "Info: Total cell delay = 0.973 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 59.36 % ) " "Info: Total interconnect delay = 1.421 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.394 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} } { 0.000ns 0.000ns 1.159ns 0.262ns } { 0.000ns 0.867ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.726 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.000ns 1.159ns 0.263ns 0.266ns 0.234ns 2.173ns 0.677ns } { 0.000ns 0.867ns 0.053ns 0.053ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.394 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} } { 0.000ns 0.000ns 1.159ns 0.262ns } { 0.000ns 0.867ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.236 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] 1 REG LCCOMB_X31_Y16_N10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 3; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 0.285 ns bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_snh:auto_generated\|op_1~0 2 COMB LCCOMB_X31_Y16_N16 2 " "Info: 2: + IC(0.232 ns) + CELL(0.053 ns) = 0.285 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_snh:auto_generated\|op_1~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.103 ns) 1.236 ns rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9 3 MEM M4K_X32_Y13 4 " "Info: 3: + IC(0.848 ns) + CELL(0.103 ns) = 1.236 ns; Loc. = M4K_X32_Y13; Fanout = 4; MEM Node = 'rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 12.62 % ) " "Info: Total cell delay = 0.156 ns ( 12.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 87.38 % ) " "Info: Total interconnect delay = 1.080 ns ( 87.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.236 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.232ns 0.848ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 114 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 114 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.726 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.000ns 1.159ns 0.263ns 0.266ns 0.234ns 2.173ns 0.677ns } { 0.000ns 0.867ns 0.053ns 0.053ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.394 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} } { 0.000ns 0.000ns 1.159ns 0.262ns } { 0.000ns 0.867ns 0.053ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.236 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.232ns 0.848ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ctrl\[0\] 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"ctrl\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9 ctrl\[0\] 3.299 ns " "Info: Found hold time violation between source  pin or register \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]\" and destination pin or register \"rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9\" for clock \"ctrl\[0\]\" (Hold time is 3.299 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.332 ns + Largest " "Info: + Largest clock skew is 4.332 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] destination 6.933 ns + Longest memory " "Info: + Longest clock path from clock \"ctrl\[0\]\" to destination memory is 6.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns ctrl\[0\] 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[1..0\]" "" } { 508 360 373 568 "ctrl\[1\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.228 ns) 2.286 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ctrl[0] inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.053 ns) 2.602 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\] 3 REG LCCOMB_X31_Y16_N4 2 " "Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 2.602 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[12\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.228 ns) 3.096 ns inst9~0 4 COMB LCCOMB_X31_Y16_N22 1 " "Info: 4: + IC(0.266 ns) + CELL(0.228 ns) = 3.096 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'inst9~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.272 ns) 3.602 ns inst9 5 COMB LCCOMB_X31_Y16_N30 1 " "Info: 5: + IC(0.234 ns) + CELL(0.272 ns) = 3.602 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { inst9~0 inst9 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.000 ns) 5.775 ns inst9~clkctrl 6 COMB CLKCTRL_G2 28 " "Info: 6: + IC(2.173 ns) + CELL(0.000 ns) = 5.775 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'inst9~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 304 464 528 352 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.481 ns) 6.933 ns rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9 7 MEM M4K_X32_Y13 4 " "Info: 7: + IC(0.677 ns) + CELL(0.481 ns) = 6.933 ns; Loc. = M4K_X32_Y13; Fanout = 4; MEM Node = 'rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.109 ns ( 30.42 % ) " "Info: Total cell delay = 2.109 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.824 ns ( 69.58 % ) " "Info: Total interconnect delay = 4.824 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.000ns 1.211ns 0.263ns 0.266ns 0.234ns 2.173ns 0.677ns } { 0.000ns 0.847ns 0.228ns 0.053ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] source 2.601 ns - Shortest register " "Info: - Shortest clock path from clock \"ctrl\[0\]\" to source register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns ctrl\[0\] 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[1..0\]" "" } { 508 360 373 568 "ctrl\[1\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.228 ns) 2.286 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ctrl[0] inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.053 ns) 2.601 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] 3 REG LCCOMB_X31_Y16_N10 3 " "Info: 3: + IC(0.262 ns) + CELL(0.053 ns) = 2.601 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 3; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.315 ns" { inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.128 ns ( 43.37 % ) " "Info: Total cell delay = 1.128 ns ( 43.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.473 ns ( 56.63 % ) " "Info: Total interconnect delay = 1.473 ns ( 56.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} } { 0.000ns 0.000ns 1.211ns 0.262ns } { 0.000ns 0.847ns 0.228ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.000ns 1.211ns 0.263ns 0.266ns 0.234ns 2.173ns 0.677ns } { 0.000ns 0.847ns 0.228ns 0.053ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} } { 0.000ns 0.000ns 1.211ns 0.262ns } { 0.000ns 0.847ns 0.228ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.236 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] 1 REG LCCOMB_X31_Y16_N10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 3; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[9\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 0.285 ns bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_snh:auto_generated\|op_1~0 2 COMB LCCOMB_X31_Y16_N16 2 " "Info: 2: + IC(0.232 ns) + CELL(0.053 ns) = 0.285 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_snh:auto_generated\|op_1~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.103 ns) 1.236 ns rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9 3 MEM M4K_X32_Y13 4 " "Info: 3: + IC(0.848 ns) + CELL(0.103 ns) = 1.236 ns; Loc. = M4K_X32_Y13; Fanout = 4; MEM Node = 'rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 12.62 % ) " "Info: Total cell delay = 0.156 ns ( 12.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 87.38 % ) " "Info: Total interconnect delay = 1.080 ns ( 87.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.236 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.232ns 0.848ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 114 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 114 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] inst9~0 inst9 inst9~clkctrl rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] {} inst9~0 {} inst9 {} inst9~clkctrl {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.000ns 1.211ns 0.263ns 0.266ns 0.234ns 2.173ns 0.677ns } { 0.000ns 0.847ns 0.228ns 0.053ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { ctrl[0] inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} } { 0.000ns 0.000ns 1.211ns 0.262ns } { 0.000ns 0.847ns 0.228ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.236 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] {} bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0 {} rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 0.232ns 0.848ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\] adr\[11\] clk 3.936 ns register " "Info: tsu for register \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\]\" (data pin = \"adr\[11\]\", clock pin = \"clk\") is 3.936 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.906 ns + Longest pin register " "Info: + Longest pin to register delay is 5.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns adr\[11\] 1 PIN PIN_P21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 1; PIN Node = 'adr\[11\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr[11] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 104 -104 64 120 "adr\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.272 ns) 5.906 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\] 2 REG LCCOMB_X31_Y16_N12 2 " "Info: 2: + IC(4.814 ns) + CELL(0.272 ns) = 5.906 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { adr[11] latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.092 ns ( 18.49 % ) " "Info: Total cell delay = 1.092 ns ( 18.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.814 ns ( 81.51 % ) " "Info: Total interconnect delay = 4.814 ns ( 81.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.906 ns" { adr[11] latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.906 ns" { adr[11] {} adr[11]~combout {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] {} } { 0.000ns 0.000ns 4.814ns } { 0.000ns 0.820ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.424 ns + " "Info: + Micro setup delay of destination is 0.424 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.394 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 544 8 176 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.053 ns) 2.079 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { clk inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.053 ns) 2.394 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\] 3 REG LCCOMB_X31_Y16_N12 2 " "Info: 3: + IC(0.262 ns) + CELL(0.053 ns) = 2.394 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[11\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.315 ns" { inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.973 ns ( 40.64 % ) " "Info: Total cell delay = 0.973 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 59.36 % ) " "Info: Total interconnect delay = 1.421 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.394 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] {} } { 0.000ns 0.000ns 1.159ns 0.262ns } { 0.000ns 0.867ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.906 ns" { adr[11] latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.906 ns" { adr[11] {} adr[11]~combout {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] {} } { 0.000ns 0.000ns 4.814ns } { 0.000ns 0.820ns 0.272ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { clk inst5 latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.394 ns" { clk {} clk~combout {} inst5 {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] {} } { 0.000ns 0.000ns 1.159ns 0.262ns } { 0.000ns 0.867ns 0.053ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ctrl\[0\] tmp\[0\] latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 8.961 ns register " "Info: tco from clock \"ctrl\[0\]\" to destination pin \"tmp\[0\]\" through register \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" is 8.961 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] source 4.652 ns + Longest register " "Info: + Longest clock path from clock \"ctrl\[0\]\" to source register is 4.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns ctrl\[0\] 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[1..0\]" "" } { 508 360 373 568 "ctrl\[1\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.228 ns) 2.286 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ctrl[0] inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 3.677 ns inst5~clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 3.677 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst5~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.053 ns) 4.652 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X25_Y10_N16 3 " "Info: 4: + IC(0.922 ns) + CELL(0.053 ns) = 4.652 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 3; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { inst5~clkctrl latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.128 ns ( 24.25 % ) " "Info: Total cell delay = 1.128 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.524 ns ( 75.75 % ) " "Info: Total interconnect delay = 3.524 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.652 ns" { ctrl[0] inst5 inst5~clkctrl latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.652 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} inst5~clkctrl {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.211ns 1.391ns 0.922ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.309 ns + Longest register pin " "Info: + Longest register to pin delay is 4.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X25_Y10_N16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 3; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(2.144 ns) 4.309 ns tmp\[0\] 2 PIN PIN_L21 0 " "Info: 2: + IC(2.165 ns) + CELL(2.144 ns) = 4.309 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'tmp\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] tmp[0] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { -8 320 496 8 "tmp\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 49.76 % ) " "Info: Total cell delay = 2.144 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.165 ns ( 50.24 % ) " "Info: Total interconnect delay = 2.165 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] tmp[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] {} tmp[0] {} } { 0.000ns 2.165ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.652 ns" { ctrl[0] inst5 inst5~clkctrl latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.652 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} inst5~clkctrl {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.211ns 1.391ns 0.922ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] tmp[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] {} tmp[0] {} } { 0.000ns 2.165ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl\[1\] data\[6\] 10.179 ns Longest " "Info: Longest tpd from source pin \"ctrl\[1\]\" to destination pin \"data\[6\]\" is 10.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ctrl\[1\] 1 PIN PIN_A17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A17; Fanout = 1; PIN Node = 'ctrl\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[1] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[1..0\]" "" } { 508 360 373 568 "ctrl\[1\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.886 ns) + CELL(0.366 ns) 6.109 ns inst7 2 COMB LCCOMB_X31_Y16_N0 8 " "Info: 2: + IC(4.886 ns) + CELL(0.366 ns) = 6.109 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 8; COMB Node = 'inst7'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { ctrl[1] inst7 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 328 376 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(1.991 ns) 10.179 ns data\[6\] 3 PIN PIN_Y11 0 " "Info: 3: + IC(2.079 ns) + CELL(1.991 ns) = 10.179 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'data\[6\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { inst7 data[6] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 112 1056 1232 128 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.214 ns ( 31.57 % ) " "Info: Total cell delay = 3.214 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.965 ns ( 68.43 % ) " "Info: Total interconnect delay = 6.965 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.179 ns" { ctrl[1] inst7 data[6] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "10.179 ns" { ctrl[1] {} ctrl[1]~combout {} inst7 {} data[6] {} } { 0.000ns 0.000ns 4.886ns 2.079ns } { 0.000ns 0.857ns 0.366ns 1.991ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] adr\[4\] ctrl\[0\] -0.037 ns register " "Info: th for register \"latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]\" (data pin = \"adr\[4\]\", clock pin = \"ctrl\[0\]\") is -0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] destination 4.653 ns + Longest register " "Info: + Longest clock path from clock \"ctrl\[0\]\" to destination register is 4.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns ctrl\[0\] 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[1..0\]" "" } { 508 360 373 568 "ctrl\[1\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.228 ns) 2.286 ns inst5 2 COMB LCCOMB_X31_Y16_N20 7 " "Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ctrl[0] inst5 } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 3.677 ns inst5~clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 3.677 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst5~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 448 248 296 512 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.053 ns) 4.653 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] 4 REG LCCOMB_X26_Y25_N16 3 " "Info: 4: + IC(0.923 ns) + CELL(0.053 ns) = 4.653 ns; Loc. = LCCOMB_X26_Y25_N16; Fanout = 3; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { inst5~clkctrl latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.128 ns ( 24.24 % ) " "Info: Total cell delay = 1.128 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.525 ns ( 75.76 % ) " "Info: Total interconnect delay = 3.525 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { ctrl[0] inst5 inst5~clkctrl latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.653 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} inst5~clkctrl {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 1.211ns 1.391ns 0.923ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.690 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns adr\[4\] 1 PIN PIN_C9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 1; PIN Node = 'adr\[4\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr[4] } "NODE_NAME" } } { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 104 -104 64 120 "adr\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.727 ns) + CELL(0.154 ns) 4.690 ns latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] 2 REG LCCOMB_X26_Y25_N16 3 " "Info: 2: + IC(3.727 ns) + CELL(0.154 ns) = 4.690 ns; Loc. = LCCOMB_X26_Y25_N16; Fanout = 3; REG Node = 'latch_14:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { adr[4] latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.963 ns ( 20.53 % ) " "Info: Total cell delay = 0.963 ns ( 20.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.727 ns ( 79.47 % ) " "Info: Total interconnect delay = 3.727 ns ( 79.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { adr[4] latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { adr[4] {} adr[4]~combout {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 3.727ns } { 0.000ns 0.809ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { ctrl[0] inst5 inst5~clkctrl latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.653 ns" { ctrl[0] {} ctrl[0]~combout {} inst5 {} inst5~clkctrl {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 1.211ns 1.391ns 0.923ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { adr[4] latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { adr[4] {} adr[4]~combout {} latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 3.727ns } { 0.000ns 0.809ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 23:00:27 2013 " "Info: Processing ended: Mon Mar 18 23:00:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
