strict digraph "" {
	node [label="\N"];
	"219:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d489c56d0>",
		fillcolor=turquoise,
		label="219:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"Leaf_218:AL"	 [def_var="['outputW']",
		label="Leaf_218:AL"];
	"219:BL" -> "Leaf_218:AL"	 [cond="[]",
		lineno=None];
	"218:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d489c53d0>",
		clk_sens=True,
		fillcolor=gold,
		label="218:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ack', 'rst', 'wave']"];
	"219:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d489c5b10>",
		fillcolor=springgreen,
		label="219:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"218:AL" -> "219:IF"	 [cond="[]",
		lineno=None];
	"223:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d489c5b90>",
		fillcolor=springgreen,
		label="223:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"224:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5c10>",
		fillcolor=firebrick,
		label="224:NS
outputW[bgn] <= wave;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"223:IF" -> "224:NS"	 [cond="['ack']",
		label=ack,
		lineno=223];
	"219:IF" -> "219:BL"	 [cond="['rst']",
		label=rst,
		lineno=219];
	"219:IF" -> "223:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=219];
	"224:NS" -> "Leaf_218:AL"	 [cond="[]",
		lineno=None];
}
