{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 11:06:50 2021 " "Info: Processing started: Sat Dec 25 11:06:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nda2_2 -c nda2_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nda2_2 -c nda2_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW4 F 12.402 ns Longest " "Info: Longest tpd from source pin \"SW4\" to destination pin \"F\" is 12.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns SW4 1 PIN PIN_147 6 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 6; PIN Node = 'SW4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW4 } "NODE_NAME" } } { "coder_stand_nda2_2.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_2/coder_stand_nda2_2.bdf" { { 296 -144 24 312 "SW4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.643 ns) + CELL(0.651 ns) 8.299 ns shifrator_nda2_2:inst1\|inst11 2 COMB LCCOMB_X33_Y6_N6 1 " "Info: 2: + IC(6.643 ns) + CELL(0.651 ns) = 8.299 ns; Loc. = LCCOMB_X33_Y6_N6; Fanout = 1; COMB Node = 'shifrator_nda2_2:inst1\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { SW4 shifrator_nda2_2:inst1|inst11 } "NODE_NAME" } } { "shifrator_nda2_2.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_2/shifrator_nda2_2.bdf" { { 328 560 624 376 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(3.106 ns) 12.402 ns F 3 PIN PIN_116 0 " "Info: 3: + IC(0.997 ns) + CELL(3.106 ns) = 12.402 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'F'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { shifrator_nda2_2:inst1|inst11 F } "NODE_NAME" } } { "coder_stand_nda2_2.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_2/coder_stand_nda2_2.bdf" { { 304 488 664 320 "F" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.762 ns ( 38.40 % ) " "Info: Total cell delay = 4.762 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.640 ns ( 61.60 % ) " "Info: Total interconnect delay = 7.640 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.402 ns" { SW4 shifrator_nda2_2:inst1|inst11 F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.402 ns" { SW4 {} SW4~combout {} shifrator_nda2_2:inst1|inst11 {} F {} } { 0.000ns 0.000ns 6.643ns 0.997ns } { 0.000ns 1.005ns 0.651ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 11:06:50 2021 " "Info: Processing ended: Sat Dec 25 11:06:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
