// Seed: 2341756978
module module_0 (
    output wire id_0
);
  assign id_0 = (-1'd0);
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri1 id_6
);
  module_0 modCall_1 (id_1);
  parameter id_8 = 1;
  always_latch id_0 <= id_8;
endmodule
module module_2 #(
    parameter id_3 = 32'd63
);
  wire id_1;
  ;
  assign id_1#(
      .id_1(-1),
      .id_1(1)
  ) = id_1;
  parameter id_2 = 1;
  logic _id_3;
  assign id_3 = id_2;
  wire [id_3 : 1] id_4;
endmodule
