{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450120466987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450120466989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 14:14:16 2015 " "Processing started: Mon Dec 14 14:14:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450120466989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450120466989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450120466990 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "/home/shabbir/code/vlsi/proj/boards/common.qsf " "Tcl Script File /home/shabbir/code/vlsi/proj/boards/common.qsf not found" {  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1450120467128 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1450120467295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450120467433 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PROJ1.v " "Can't analyze file -- file PROJ1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1450120486419 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sha256.v(34) " "Verilog HDL warning at sha256.v(34): extended using \"x\" or \"z\"" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1450120486528 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sha256.v(35) " "Verilog HDL warning at sha256.v(35): extended using \"x\" or \"z\"" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1450120486529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sha256.v 1 1 " "Using design file sha256.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450120486534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1450120486534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256 " "Elaborating entity \"sha256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450120486554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sha256.v(34) " "Verilog HDL assignment warning at sha256.v(34): truncated value with size 10 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486569 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(94) " "Verilog HDL assignment warning at sha256.v(94): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486574 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(103) " "Verilog HDL assignment warning at sha256.v(103): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486590 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(104) " "Verilog HDL assignment warning at sha256.v(104): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486591 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(111) " "Verilog HDL assignment warning at sha256.v(111): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486601 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(112) " "Verilog HDL assignment warning at sha256.v(112): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486601 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(133) " "Verilog HDL assignment warning at sha256.v(133): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486610 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(157) " "Verilog HDL assignment warning at sha256.v(157): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486624 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(160) " "Verilog HDL assignment warning at sha256.v(160): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486625 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(166) " "Verilog HDL assignment warning at sha256.v(166): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486662 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(181) " "Verilog HDL assignment warning at sha256.v(181): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486665 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(193) " "Verilog HDL assignment warning at sha256.v(193): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486668 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(204) " "Verilog HDL assignment warning at sha256.v(204): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486669 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sha256.v(210) " "Verilog HDL assignment warning at sha256.v(210): truncated value with size 9 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486670 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(211) " "Verilog HDL assignment warning at sha256.v(211): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486670 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(212) " "Verilog HDL assignment warning at sha256.v(212): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486670 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sha256.v(217) " "Verilog HDL assignment warning at sha256.v(217): truncated value with size 32 to match size of target (9)" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450120486670 "|sha256"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "k.data_a 0 sha256.v(44) " "Net \"k.data_a\" at sha256.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450120486965 "|sha256"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "k.waddr_a 0 sha256.v(44) " "Net \"k.waddr_a\" at sha256.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450120486965 "|sha256"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "k.we_a 0 sha256.v(44) " "Net \"k.we_a\" at sha256.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "sha256.v" "" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450120486967 "|sha256"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "k " "RAM logic \"k\" is uninferred due to inappropriate RAM size" {  } { { "sha256.v" "k" { Text "/home/shabbir/code/vlsi/proj/verilog/sha256.v" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1450120491395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1450120491395 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2525@sparky.campus.mcgill.ca " "Can't contact license server \"2525@sparky.campus.mcgill.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 0 1450120497349 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "/home/shabbir/code/vlsi/proj/boards/common.qsf " "Tcl Script File /home/shabbir/code/vlsi/proj/boards/common.qsf not found" {  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 0 1450120497502 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2525@sparky.campus.mcgill.ca " "Can't contact license server \"2525@sparky.campus.mcgill.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 0 1450120514138 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "/home/shabbir/code/vlsi/proj/boards/common.qsf " "Tcl Script File /home/shabbir/code/vlsi/proj/boards/common.qsf not found" {  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 0 1450120514294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450120525769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3992 " "3992 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450120526824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450120527626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450120527626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1598 " "Implemented 1598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450120528913 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450120528913 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1450120528913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1560 " "Implemented 1560 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450120528913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450120528913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450120528947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 14:15:28 2015 " "Processing ended: Mon Dec 14 14:15:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450120528947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450120528947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450120528947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450120528947 ""}
