# random-normal-verilog
Non-synthesizable Verilog project that randomly generates normally distributed numbers.
