 
****************************************
Report : area
Design : top
Version: P-2019.03-SP1-1
Date   : Sat Dec 16 21:20:14 2023
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/user2/vsd23/vsd2315/hw4_8/sim/SRAM/SRAM_WC.db)
    tag_array_WC (File: /home/user2/vsd23/vsd2315/hw4_8/sim/tag_array/tag_array_WC.db)
    data_array_WC (File: /home/user2/vsd23/vsd2315/hw4_8/sim/data_array/data_array_WC.db)

Number of ports:                        13176
Number of nets:                         47088
Number of cells:                        33724
Number of combinational cells:          27110
Number of sequential cells:              6440
Number of macros/black boxes:               6
Number of buf/inv:                       6571
Number of references:                      13

Combinational area:             519788.607198
Buf/Inv area:                    82104.119154
Noncombinational area:          372382.415131
Macro/Black Box area:          6059206.679688
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               6951377.702016
Total area:                 undefined
1
