
---------- Begin Simulation Statistics ----------
final_tick                               2541847462500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220707                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   220706                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.01                       # Real time elapsed on the host
host_tick_rate                              622854800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194600                       # Number of instructions simulated
sim_ops                                       4194600                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011838                       # Number of seconds simulated
sim_ticks                                 11837617500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.116672                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384085                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               851315                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2406                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77941                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52818                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224877                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977645                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64568                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26868                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194600                       # Number of instructions committed
system.cpu.committedOps                       4194600                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.640965                       # CPI: cycles per instruction
system.cpu.discardedOps                        191718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606579                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451828                       # DTB hits
system.cpu.dtb.data_misses                       7716                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405134                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849335                       # DTB read hits
system.cpu.dtb.read_misses                       6847                       # DTB read misses
system.cpu.dtb.write_accesses                  201445                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602493                       # DTB write hits
system.cpu.dtb.write_misses                       869                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3382186                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032128                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661454                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16723607                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177275                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  965984                       # ITB accesses
system.cpu.itb.fetch_acv                         1014                       # ITB acv
system.cpu.itb.fetch_hits                      958897                       # ITB hits
system.cpu.itb.fetch_misses                      7087                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4212     69.33%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6075                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10931966500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9375000      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17568000      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882839500      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11841749000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7996077500     67.52%     67.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3845671500     32.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23661590                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85396      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540671     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838995     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592391     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194600                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6937983                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22880454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22880454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22880454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22880454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117335.661538                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117335.661538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117335.661538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117335.661538                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13114491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13114491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13114491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13114491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67253.800000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67253.800000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67253.800000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67253.800000                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22530957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22530957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117348.734375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117348.734375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12914994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12914994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67265.593750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67265.593750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.264870                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539430867000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.264870                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204054                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204054                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128129                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34859                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86551                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34189                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29016                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40880                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11112256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11112256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6692864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6693297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17816817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157453                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002788                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052729                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157014     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157453                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820837540                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375960250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462041250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4473152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34859                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34859                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470786626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377876038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848662664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470786626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470786626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188464951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188464951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188464951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470786626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377876038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037127615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000125638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7321                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406813                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156971                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121195                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156971                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121195                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10343                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2186                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2003528750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752803750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13664.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32414.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80341                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156971                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121195                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.748861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.392070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.495434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34347     42.18%     42.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24363     29.92%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9985     12.26%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4619      5.67%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2338      2.87%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1432      1.76%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          910      1.12%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          597      0.73%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2834      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81425                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.027592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.396946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.823638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1311     17.91%     17.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5514     75.32%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.10%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.30%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.51%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6521     89.07%     89.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.08%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              465      6.35%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              191      2.61%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.81%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7321                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9384192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11837612500                       # Total gap between requests
system.mem_ctrls.avgGap                      42555.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417640796.384914457798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375102506.902254641056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643297014.792039036751                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121195                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516061750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2236742000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290597078500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28894.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32002.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397764.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314309940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167036925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560018760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309269340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5172572730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189794400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7647254895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.013009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    441613250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11000804250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267150240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141970950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486905160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311837580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5109737070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242708640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7494562440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.114091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    577010500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10865407000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1006454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11830417500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1645532                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1645532                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1645532                       # number of overall hits
system.cpu.icache.overall_hits::total         1645532                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87142                       # number of overall misses
system.cpu.icache.overall_misses::total         87142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5366864500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5366864500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5366864500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5366864500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1732674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1732674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1732674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1732674                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050293                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050293                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050293                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050293                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61587.575452                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61587.575452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61587.575452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61587.575452                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86551                       # number of writebacks
system.cpu.icache.writebacks::total             86551                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87142                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87142                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87142                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87142                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5279723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5279723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5279723500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5279723500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050293                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050293                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050293                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050293                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60587.586927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60587.586927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60587.586927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60587.586927                       # average overall mshr miss latency
system.cpu.icache.replacements                  86551                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1645532                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1645532                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5366864500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5366864500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1732674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1732674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050293                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050293                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61587.575452                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61587.575452                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5279723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5279723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050293                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050293                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60587.586927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60587.586927                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.810612                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1667816                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86629                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.252398                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.810612                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3552489                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3552489                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312591                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312591                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105685                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105685                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105685                       # number of overall misses
system.cpu.dcache.overall_misses::total        105685                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6763779500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6763779500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6763779500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6763779500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418276                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418276                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418276                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074517                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63999.427544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63999.427544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63999.427544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63999.427544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34683                       # number of writebacks
system.cpu.dcache.writebacks::total             34683                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4385053500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4385053500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4385053500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4385053500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048656                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048656                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63544.132564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63544.132564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63544.132564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63544.132564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68869                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298413500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298413500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67061.370336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67061.370336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668155500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668155500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66742.264302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66742.264302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3465366000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3465366000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61333.911504                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61333.911504                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1716898000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1716898000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59140.160518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59140.160518                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63663000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63663000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080651                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080651                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70579.822616                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70579.822616                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62761000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62761000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080651                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080651                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69579.822616                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69579.822616                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541847462500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.485093                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374251                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.954566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.485093                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951049                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951049                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601421194500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 280969                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750976                       # Number of bytes of host memory used
host_op_rate                                   280969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   135.92                       # Real time elapsed on the host
host_tick_rate                              421671904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38190662                       # Number of instructions simulated
sim_ops                                      38190662                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057316                       # Number of seconds simulated
sim_ticks                                 57315687000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.746702                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2756639                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4857796                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111070                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            378991                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4425323                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             208960                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1005243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           796283                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6263989                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1070621                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        66414                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33254720                       # Number of instructions committed
system.cpu.committedOps                      33254720                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.430440                       # CPI: cycles per instruction
system.cpu.discardedOps                       2637483                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6409571                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9613218                       # DTB hits
system.cpu.dtb.data_misses                      14139                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3611692                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5411608                       # DTB read hits
system.cpu.dtb.read_misses                      12806                       # DTB read misses
system.cpu.dtb.write_accesses                 2797879                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4201610                       # DTB write hits
system.cpu.dtb.write_misses                      1333                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613522                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25980728                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7561239                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4402196                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61651812                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.291508                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10299099                       # ITB accesses
system.cpu.itb.fetch_acv                         1257                       # ITB acv
system.cpu.itb.fetch_hits                    10294968                       # ITB hits
system.cpu.itb.fetch_misses                      4131                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   327      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15670     27.89%     28.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.49% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56186                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6957     39.86%     39.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10312     59.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17452                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6586     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6586     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13355                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48457566000     84.54%     84.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               228790500      0.40%     84.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                68373500      0.12%     85.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8563614500     14.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57318344500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638673                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765242                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1095                      
system.cpu.kern.mode_good::user                  1072                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1072                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  49                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.583378                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.469388                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.730487                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32409103500     56.54%     56.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23976798000     41.83%     98.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            932443000      1.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      327                       # number of times the context was actually changed
system.cpu.numCycles                        114078323                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328046      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18474506     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533680      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282164      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456010     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428765     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771717      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           772002      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184311      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33254720                       # Class of committed instruction
system.cpu.quiesceCycles                       553051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52426511                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          768                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       747872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1495069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15486580816                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15486580816                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15486580816                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15486580816                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118116.287599                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118116.287599                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118116.287599                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118116.287599                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           908                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   31                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.290323                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8923503029                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8923503029                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8923503029                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8923503029                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68059.635803                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68059.635803                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68059.635803                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68059.635803                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35124381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35124381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118263.909091                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118263.909091                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20274381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20274381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68263.909091                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68263.909091                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15451456435                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15451456435                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118115.952445                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118115.952445                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8903228648                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8903228648                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68059.172028                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68059.172028                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             507278                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267163                       # Transaction distribution
system.membus.trans_dist::WritebackClean       355355                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124676                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110688                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110688                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         355356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           47                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1066051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1066051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       782353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2118163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45484480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45484480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25416640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25424281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79281433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              356                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            751071                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001080                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032842                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  750260     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     811      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              751071                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7061000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4052513078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1654879                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1400996750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1865047000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22741760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16690432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39432640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22741760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22741760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17098432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17098432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          355340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              616135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267163                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267163                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396780728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         291201814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             687990358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396780728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396780728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      298320284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298320284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      298320284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396780728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        291201814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            986310641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    553254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    261684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000212192750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1511326                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             523262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      616135                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     622168                       # Number of write requests accepted
system.mem_ctrls.readBursts                    616135                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   622168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95880                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68914                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30200                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7285038000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2601275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17039819250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14002.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32752.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       567                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   376713                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408754                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                616135                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               622168                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  484124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       288030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.526709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.693413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.009265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119687     41.55%     41.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81648     28.35%     69.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33060     11.48%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14367      4.99%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8683      3.01%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4665      1.62%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2794      0.97%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2319      0.81%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20807      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       288030                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.362775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.132204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8399     24.80%     24.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4116     12.15%     36.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18118     53.50%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1460      4.31%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           636      1.88%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           360      1.06%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           222      0.66%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           131      0.39%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           122      0.36%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            66      0.19%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            61      0.18%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            38      0.11%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           23      0.07%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           14      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           16      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           19      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           31      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33864                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.337290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.536621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33450     98.78%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           358      1.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            35      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             7      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33864                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33296320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6136320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35407744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39432640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39818752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       617.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    687.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    694.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57315687000                       # Total gap between requests
system.mem_ctrls.avgGap                      46285.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16747776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16548096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35407744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 292202307.546274363995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 288718444.568238377571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7816.359245593620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 617767069.598241090775                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       355340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       622168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8888995500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8150009750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       814000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1457403652750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25015.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31251.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    116285.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2342460.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1115482200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            592870080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1965534900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1490748480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4524365040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23590933710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2144013600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35423948010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.049785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5344094000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1913860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50059918000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            941237640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            500256900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1749314280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1397362680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4524365040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23629633860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2111451360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34853621760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.099171                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5256208500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1913860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50147875000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               780000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683123816                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5564500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              536500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     815026.388889                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    327369.712966                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3000500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59280322500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    293409500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13793182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13793182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13793182                       # number of overall hits
system.cpu.icache.overall_hits::total        13793182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       355356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         355356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       355356                       # number of overall misses
system.cpu.icache.overall_misses::total        355356                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19980897000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19980897000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19980897000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19980897000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14148538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14148538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14148538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14148538                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025116                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025116                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025116                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56227.830682                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56227.830682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56227.830682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56227.830682                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       355355                       # number of writebacks
system.cpu.icache.writebacks::total            355355                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       355356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       355356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       355356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       355356                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19625541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19625541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19625541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19625541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025116                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55227.830682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55227.830682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55227.830682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55227.830682                       # average overall mshr miss latency
system.cpu.icache.replacements                 355355                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13793182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13793182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       355356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        355356                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19980897000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19980897000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14148538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14148538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56227.830682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56227.830682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       355356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       355356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19625541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19625541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55227.830682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55227.830682                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14166965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            355355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.867077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28652432                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28652432                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9008131                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9008131                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9008131                       # number of overall hits
system.cpu.dcache.overall_hits::total         9008131                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366825                       # number of overall misses
system.cpu.dcache.overall_misses::total        366825                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23255132500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23255132500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23255132500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23255132500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9374956                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9374956                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9374956                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9374956                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63395.713215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63395.713215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63395.713215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63395.713215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136347                       # number of writebacks
system.cpu.dcache.writebacks::total            136347                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16234776500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16234776500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16234776500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16234776500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256217500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256217500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027621                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027621                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027621                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027621                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62696.332784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62696.332784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62696.332784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62696.332784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68088.626096                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68088.626096                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260726                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5139439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5139439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10060420500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10060420500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5291099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5291099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66335.358697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66335.358697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9689652500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9689652500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256217500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256217500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65378.300238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65378.300238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168342.641261                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168342.641261                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13194712000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13194712000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61323.691121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61323.691121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6545124000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6545124000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59106.724222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59106.724222                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106800                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106800                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1903                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1903                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146173500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146173500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017506                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017506                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76812.138728                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76812.138728                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143893000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143893000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017442                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75892.932489                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75892.932489                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108564                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108564                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108564                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108564                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59573732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.590660                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9251181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.473544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.590660                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19445237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19445237                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3120145676000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   332126                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1639.55                       # Real time elapsed on the host
host_tick_rate                              316382994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   544535409                       # Number of instructions simulated
sim_ops                                     544535409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.518724                       # Number of seconds simulated
sim_ticks                                518724481500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.881901                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31014807                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             44381745                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16828                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4063076                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          51096179                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             865735                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3383670                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2517935                       # Number of indirect misses.
system.cpu.branchPred.lookups                59340720                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2756544                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       123856                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506344747                       # Number of instructions committed
system.cpu.committedOps                     506344747                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.020427                       # CPI: cycles per instruction
system.cpu.discardedOps                      10961730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                139739669                       # DTB accesses
system.cpu.dtb.data_acv                           110                       # DTB access violations
system.cpu.dtb.data_hits                    142083360                       # DTB hits
system.cpu.dtb.data_misses                     376456                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 98487246                       # DTB read accesses
system.cpu.dtb.read_acv                           108                       # DTB read access violations
system.cpu.dtb.read_hits                     99155303                       # DTB read hits
system.cpu.dtb.read_misses                     325019                       # DTB read misses
system.cpu.dtb.write_accesses                41252423                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    42928057                       # DTB write hits
system.cpu.dtb.write_misses                     51437                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            83569070                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          278752214                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         109115170                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         45881038                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       365397962                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.494945                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               124609175                       # ITB accesses
system.cpu.itb.fetch_acv                          716                       # ITB acv
system.cpu.itb.fetch_hits                   124592045                       # ITB hits
system.cpu.itb.fetch_misses                     17130                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   310      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19524     17.18%     17.45% # number of callpals executed
system.cpu.kern.callpal::rdps                    1275      1.12%     18.57% # number of callpals executed
system.cpu.kern.callpal::rti                     2324      2.04%     20.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.49%     21.11% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.11% # number of callpals executed
system.cpu.kern.callpal::rdunique               89674     78.89%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 113669                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     244387                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       66                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8075     36.04%     36.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      27      0.12%     36.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     532      2.37%     38.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13772     61.47%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22406                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8074     48.32%     48.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       27      0.16%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      532      3.18%     51.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8075     48.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16708                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             508940612000     98.12%     98.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                47413500      0.01%     98.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               668938000      0.13%     98.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9056491000      1.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         518713454500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.586335                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.745693                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2276                      
system.cpu.kern.mode_good::user                  2269                      
system.cpu.kern.mode_good::idle                     7                      
system.cpu.kern.mode_switch::kernel              2613                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2269                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  21                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.871029                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.928411                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26906263000      5.19%      5.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         484356099500     93.38%     98.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7450989000      1.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      310                       # number of times the context was actually changed
system.cpu.numCycles                       1023032825                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        66                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36074307      7.12%      7.12% # Class of committed instruction
system.cpu.op_class_0::IntAlu               249815089     49.34%     56.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                1815976      0.36%     56.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50777263     10.03%     66.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11517810      2.27%     69.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2100377      0.41%     69.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11578527      2.29%     71.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1106310      0.22%     72.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               276635      0.05%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::MemRead               64542829     12.75%     84.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36849770      7.28%     92.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32598100      6.44%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5807416      1.15%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1484338      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506344747                       # Class of committed instruction
system.cpu.quiesceCycles                     14416138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       657634863                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          178                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3746785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7493521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1466543336                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1466543336                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1466543336                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1466543336                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117785.184804                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117785.184804                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117785.184804                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117785.184804                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             1                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    843306125                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    843306125                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    843306125                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    843306125                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67729.991567                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67729.991567                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67729.991567                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67729.991567                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4043481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4043481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115528.028571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115528.028571                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2293481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2293481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65528.028571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65528.028571                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1462499855                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1462499855                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117791.547600                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117791.547600                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    841012644                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    841012644                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67736.198776                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67736.198776                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 286                       # Transaction distribution
system.membus.trans_dist::ReadResp            2350764                       # Transaction distribution
system.membus.trans_dist::WriteReq                920                       # Transaction distribution
system.membus.trans_dist::WriteResp               920                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1939189                       # Transaction distribution
system.membus.trans_dist::WritebackClean       525886                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1281661                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1383842                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1383842                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         525886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1824592                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1577600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1577600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9625171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9627583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11230085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     67309696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     67309696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    328649344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    328655003                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               396759323                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              119                       # Total snoops (count)
system.membus.snoopTraffic                       7616                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3747942                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000047                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006891                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3747764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     178      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3747942                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2573000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18291351808                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        17034057750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2773027000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33652992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      205335872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          238988864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33652992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33652992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    124108096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       124108096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          525828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3208373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3734201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1939189                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1939189                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64876429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         395847660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             460724089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64876429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64876429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      239256292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            239256292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      239256292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64876429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        395847660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            699980381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2311242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    414859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2933989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013647350500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       141392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       141392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9106767                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2172378                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3734201                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2464981                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3734201                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2464981                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 385353                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                153739                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            238361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            150556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            199999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            267421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            296400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            153490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            176853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            223167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            216163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            167995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           222931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           177249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           285825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           181838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           227280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            190046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            108772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            157250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            218906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            195679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             96848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            115118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            160808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            120781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             99855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           165037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           195982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           104213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           129238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           171589                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39532597750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16744240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102323497750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11804.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30554.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        49                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2499187                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1786877                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3734201                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2464981                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3221112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  123024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 144966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 142957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 142789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 143150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 141817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 142098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 142324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 142000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 141593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 141656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    147                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1374046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.636472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.487228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.553211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       538229     39.17%     39.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       375335     27.32%     66.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       144412     10.51%     77.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75698      5.51%     82.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64207      4.67%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25320      1.84%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17119      1.25%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13987      1.02%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119739      8.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1374046                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       141392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.684904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.485571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        141113     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          219      0.15%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           42      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        141392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       141392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.346399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.325702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        140257     99.20%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1119      0.79%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-199            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        141392                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              214326272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24662592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147920000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               238988864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            157758784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       413.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       285.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    460.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  518722781500                       # Total gap between requests
system.mem_ctrls.avgGap                      83676.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26550976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    187775296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147920000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51185122.250683672726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 361994281.544238269329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 285161015.674946546555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       525828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3208373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2464981                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13755597500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  88567900250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12627048583000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26159.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27605.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5122574.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5118573180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2720608935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11728171140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5574036060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40947931440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     180871109520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46877687520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       293838117795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.462791                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 119833144000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17321460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 381569877500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4692029580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2493895635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12182603580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6490688940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40947931440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     182800370850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45253046400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       294860566425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.433874                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 115576157000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17321460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 385826864500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  321                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 321                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13336                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13336                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          515                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5659                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800563                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1445000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1492000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64885336                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              880500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              156500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               49000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 132                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean        109248000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    302775310.752735                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974363000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    511514113500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7210368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    125953537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        125953537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    125953537                       # number of overall hits
system.cpu.icache.overall_hits::total       125953537                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       525885                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         525885                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       525885                       # number of overall misses
system.cpu.icache.overall_misses::total        525885                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  30383242500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  30383242500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  30383242500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  30383242500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    126479422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    126479422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    126479422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    126479422                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004158                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004158                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004158                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004158                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57775.449956                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57775.449956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57775.449956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57775.449956                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       525886                       # number of writebacks
system.cpu.icache.writebacks::total            525886                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       525885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       525885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       525885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       525885                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  29857356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29857356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  29857356500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29857356500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004158                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004158                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004158                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004158                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56775.448054                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56775.448054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56775.448054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56775.448054                       # average overall mshr miss latency
system.cpu.icache.replacements                 525886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    125953537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       125953537                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       525885                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        525885                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  30383242500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  30383242500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    126479422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    126479422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57775.449956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57775.449956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       525885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       525885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  29857356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29857356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56775.448054                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56775.448054                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           126491344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            526398                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            240.296019                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         253484730                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        253484730                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    127542053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127542053                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    127542053                       # number of overall hits
system.cpu.dcache.overall_hits::total       127542053                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4456023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4456023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4456023                       # number of overall misses
system.cpu.dcache.overall_misses::total       4456023                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 268840859000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 268840859000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 268840859000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 268840859000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    131998076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    131998076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    131998076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    131998076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033758                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60332.017811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60332.017811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60332.017811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60332.017811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1926773                       # number of writebacks
system.cpu.dcache.writebacks::total           1926773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1251114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1251114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1251114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1251114                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3204909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3204909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3204909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3204909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1206                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1206                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 187364818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 187364818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 187364818000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 187364818000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     50148500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     50148500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024280                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58461.821537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58461.821537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58461.821537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58461.821537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 41582.504146                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 41582.504146                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3208399                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     87549206                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        87549206                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1930517                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1930517                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 111978861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111978861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     89479723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     89479723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58004.597214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58004.597214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       109328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       109328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1821189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1821189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          286                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          286                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 103779151000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103779151000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     50148500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     50148500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56984.283894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56984.283894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175344.405594                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175344.405594                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39992847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39992847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2525506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2525506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 156861998000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 156861998000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42518353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42518353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62111.116743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62111.116743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1141786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1141786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1383720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1383720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          920                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          920                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  83585667000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  83585667000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60406.489030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60406.489030                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        81079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        81079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3491                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3491                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    262165500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    262165500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041279                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041279                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75097.536522                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75097.536522                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3490                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3490                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    258618500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    258618500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041268                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041268                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74102.722063                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74102.722063                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84448                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84448                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84448                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84448                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 518724481500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           131178134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3209423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.872809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          838                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         267542587                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        267542587                       # Number of data accesses

---------- End Simulation Statistics   ----------
