This module contains a large set of VHDL entities for clock domain crossing (CDC) of data in
an FPGA.
See the website for an overview and documentation of what is available:
https://hdl-modules.com/modules/resync/resync.html
