Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: FPU_Add_Subtract_Function.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPU_Add_Subtract_Function.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPU_Add_Subtract_Function"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : FPU_Add_Subtract_Function
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Zero_Decoder.v" into library work
Parsing module <Zero_AS_Decoder>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Universal_Shift_Register.v" into library work
Parsing module <Universal_Shift_Register>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Shift_Module_Param.v" into library work
Parsing module <Shift_Module_Param>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v" into library work
Parsing module <RegisterAdd>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Multiplexer_AC.v" into library work
Parsing module <Multiplexer_AC>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Invert_Sign.v" into library work
Parsing module <Invert_Sign>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Greater_Comparator.v" into library work
Parsing module <Greater_Comparator>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Decoder_4_1.v" into library work
Parsing module <Decoder_4_1>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Comparator_Less.v" into library work
Parsing module <Comparator_Less>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Comparator_Equal.v" into library work
Parsing module <Comparator_Equal>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\add_sub_carry_out.v" into library work
Parsing module <add_sub_carry_out>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\add_subtract.v" into library work
Parsing module <add_subtract>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Zero_InfAdd_Unit.v" into library work
Parsing module <Zero_InfAdd_Unit>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Third_Phase.v" into library work
Parsing module <Third_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Tenth_Phase.v" into library work
Parsing module <Tenth_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Sixth_Phase.v" into library work
Parsing module <Sixth_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Seventh_Phase.v" into library work
Parsing module <Seventh_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Second_Phase.v" into library work
Parsing module <Second_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\FSM_Add_Subtract.v" into library work
Parsing module <FSM_Add_Subtract>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Fourth_Phase.v" into library work
Parsing module <Fourth_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\First_Phase.v" into library work
Parsing module <First_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Fifth_Phase.v" into library work
Parsing module <Fifth_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Eight_N_Phase.v" into library work
Parsing module <Eight_N_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Eight_NE_Phase.v" into library work
Parsing module <Eight_NE_Phase>.
Analyzing Verilog file "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\FPU_Add_Subtract_Function.v" into library work
Parsing module <FPU_Add_Subtract_Function>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FPU_Add_Subtract_Function>.

Elaborating module <FSM_Add_Subtract>.

Elaborating module <RegisterAdd(W=1)>.

Elaborating module <First_Phase(W=32)>.

Elaborating module <RegisterAdd(W=32)>.

Elaborating module <Greater_Comparator(W=31)>.

Elaborating module <Invert_Sign(W=32)>.

Elaborating module <Multiplexer_AC(W=32)>.

Elaborating module <Zero_InfAdd_Unit(W=32)>.

Elaborating module <Comparator_Equal(S=31)>.

Elaborating module <Zero_AS_Decoder>.

Elaborating module <Second_Phase(W_Exp=8,W_Sgf=23)>.

Elaborating module <add_subtract(W=8)>.

Elaborating module <RegisterAdd(W=8)>.

Elaborating module <Shift_Module_Param(W_Sgf=23,W_Exp=8)>.

Elaborating module <RegisterAdd(W=26)>.

Elaborating module <Third_Phase(W_Sgf=23)>.

Elaborating module <Comparator_Equal(S=1)>.

Elaborating module <add_sub_carry_out(W=26)>.

Elaborating module <RegisterAdd(W=27)>.

Elaborating module <Fourth_Phase(W_Sgf=23)>.

Elaborating module <Multiplexer_AC(W=27)>.

Elaborating module <Universal_Shift_Register(W=27)>.

Elaborating module <Fifth_Phase(W_Exp=8)>.

Elaborating module <Multiplexer_AC(W=8)>.

Elaborating module <Sixth_Phase(W_Exp=8)>.

Elaborating module <Greater_Comparator(W=8)>.

Elaborating module <Comparator_Less(W=8)>.

Elaborating module <Seventh_Phase(W_Sgf=23)>.

Elaborating module <Decoder_4_1>.

Elaborating module <RegisterAdd(W=24)>.

Elaborating module <add_sub_carry_out(W=24)>.

Elaborating module <Multiplexer_AC(W=25)>.

Elaborating module <RegisterAdd(W=25)>.

Elaborating module <Eight_N_Phase(W_Sgf=23)>.

Elaborating module <Multiplexer_AC(W=24)>.

Elaborating module <RegisterAdd(W=23)>.

Elaborating module <Eight_NE_Phase(W_Exp=8)>.

Elaborating module <Tenth_Phase(W=32,W_Exp=8,W_Sgf=23)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FPU_Add_Subtract_Function>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\FPU_Add_Subtract_Function.v".
        W = 32
        W_Exp = 8
        W_Sgf = 23
        S_Exp = 9
    Summary:
	no macro.
Unit <FPU_Add_Subtract_Function> synthesized.

Synthesizing Unit <FSM_Add_Subtract>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\FSM_Add_Subtract.v".
        zero = 6'b000000
        load_oper = 6'b000001
        off_load_oper = 6'b000010
        zero_info_state_a = 6'b000011
        zero_info_state_b = 6'b000100
        load_swap = 6'b000101
        off_load_swap = 6'b000110
        load_op_m_M = 6'b000111
        off_load_op_m_M = 6'b001000
        load_diff_exp = 6'b001001
        off_load_diff_exp = 6'b001010
        load_norm_sgfm = 6'b001011
        off_load_norm_sgfm = 6'b001100
        sgf_add_sub = 6'b001101
        off_sgf_add_sub = 6'b001110
        norm_sgf_r = 6'b001111
        norm_sgf_r_a = 6'b010000
        norm_sgf_r_b = 6'b010010
        norm_sgf_r_c = 6'b010001
        norm_sgf_r_d = 6'b010011
        norm_sgf_r_e = 6'b011101
        norm_sgf_r_f = 6'b011011
        norm_sgf_r_g = 6'b011100
        exp_update = 6'b010100
        exp_update_a = 6'b010101
        exp_update_b = 6'b010110
        exp_update_c = 6'b010111
        except_hand = 6'b011000
        except_hand_a = 6'b011001
        except_hand_b = 6'b011010
        round_sgf_r = 6'b011110
        round_sgf_r_a = 6'b011111
        round_sgf_r_b = 6'b100000
        round_sgf_r_c = 6'b100001
        round_sgf_r_d = 6'b100010
        overflow_post_round = 6'b100011
        overflow_post_round_a = 6'b100100
        overflow_post_round_b = 6'b100101
        overflow_post_round_c = 6'b100110
        final_result_a = 6'b100111
        final_result_a_a = 6'b101000
        final_result_a_b = 6'b101001
        final_result_a_c = 6'b101010
        final_result_b = 6'b101011
        final_result_b_a = 6'b101100
        final_result_c = 6'b101101
        final_result_d = 6'b101110
        final_result_d_a = 6'b101111
        final_result_d_b = 6'b110000
    Found 6-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 49                                             |
    | Transitions        | 57                                             |
    | Inputs             | 8                                              |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_Add_Subtract> synthesized.

Synthesizing Unit <RegisterAdd_1>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v".
        W = 1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <RegisterAdd_1> synthesized.

Synthesizing Unit <First_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\First_Phase.v".
        W = 32
    Summary:
	no macro.
Unit <First_Phase> synthesized.

Synthesizing Unit <RegisterAdd_2>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v".
        W = 32
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <RegisterAdd_2> synthesized.

Synthesizing Unit <Greater_Comparator_1>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Greater_Comparator.v".
        W = 31
    Found 31-bit comparator greater for signal <gthan> created at line 29
    Summary:
	inferred   1 Comparator(s).
Unit <Greater_Comparator_1> synthesized.

Synthesizing Unit <Invert_Sign>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Invert_Sign.v".
        W = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Invert_Sign> synthesized.

Synthesizing Unit <Multiplexer_AC_1>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Multiplexer_AC.v".
        W = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer_AC_1> synthesized.

Synthesizing Unit <Zero_InfAdd_Unit>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Zero_InfAdd_Unit.v".
        W = 32
    Summary:
	no macro.
Unit <Zero_InfAdd_Unit> synthesized.

Synthesizing Unit <Comparator_Equal_1>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Comparator_Equal.v".
        S = 31
    Found 31-bit comparator equal for signal <equal_sgn> created at line 37
    Summary:
	inferred   1 Comparator(s).
Unit <Comparator_Equal_1> synthesized.

Synthesizing Unit <Zero_AS_Decoder>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Zero_Decoder.v".
    Summary:
	no macro.
Unit <Zero_AS_Decoder> synthesized.

Synthesizing Unit <Second_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Second_Phase.v".
        W_Exp = 8
        W_Sgf = 23
    Summary:
	no macro.
Unit <Second_Phase> synthesized.

Synthesizing Unit <add_subtract>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\add_subtract.v".
        W = 8
    Found 8-bit subtractor for signal <Data_A[7]_Data_B[7]_sub_1_OUT> created at line 32.
    Found 8-bit adder for signal <Data_A[7]_Data_B[7]_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_subtract> synthesized.

Synthesizing Unit <RegisterAdd_3>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v".
        W = 8
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegisterAdd_3> synthesized.

Synthesizing Unit <Shift_Module_Param>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Shift_Module_Param.v".
        W_Sgf = 23
        W_Exp = 8
    Found 26-bit shifter logical right for signal <sgfm_n> created at line 29
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <Shift_Module_Param> synthesized.

Synthesizing Unit <RegisterAdd_4>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v".
        W = 26
    Found 26-bit register for signal <Q>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <RegisterAdd_4> synthesized.

Synthesizing Unit <Third_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Third_Phase.v".
        W_Sgf = 23
    Summary:
	no macro.
Unit <Third_Phase> synthesized.

Synthesizing Unit <Comparator_Equal_2>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Comparator_Equal.v".
        S = 1
    Found 1-bit comparator equal for signal <equal_sgn> created at line 37
    Summary:
	inferred   1 Comparator(s).
Unit <Comparator_Equal_2> synthesized.

Synthesizing Unit <add_sub_carry_out_1>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\add_sub_carry_out.v".
        W = 26
    Found 27-bit subtractor for signal <GND_20_o_GND_20_o_sub_1_OUT> created at line 34.
    Found 27-bit adder for signal <n0010> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_sub_carry_out_1> synthesized.

Synthesizing Unit <RegisterAdd_5>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v".
        W = 27
    Found 27-bit register for signal <Q>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <RegisterAdd_5> synthesized.

Synthesizing Unit <Fourth_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Fourth_Phase.v".
        W_Sgf = 23
    Summary:
	no macro.
Unit <Fourth_Phase> synthesized.

Synthesizing Unit <Multiplexer_AC_2>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Multiplexer_AC.v".
        W = 27
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer_AC_2> synthesized.

Synthesizing Unit <Universal_Shift_Register>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Universal_Shift_Register.v".
        W = 27
    Found 27-bit register for signal <Q>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Universal_Shift_Register> synthesized.

Synthesizing Unit <Fifth_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Fifth_Phase.v".
        W_Exp = 8
    Summary:
	no macro.
Unit <Fifth_Phase> synthesized.

Synthesizing Unit <Multiplexer_AC_3>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Multiplexer_AC.v".
        W = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer_AC_3> synthesized.

Synthesizing Unit <Sixth_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Sixth_Phase.v".
        W_Exp = 8
    Summary:
	no macro.
Unit <Sixth_Phase> synthesized.

Synthesizing Unit <Greater_Comparator_2>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Greater_Comparator.v".
        W = 8
    Found 8-bit comparator greater for signal <gthan> created at line 29
    Summary:
	inferred   1 Comparator(s).
Unit <Greater_Comparator_2> synthesized.

Synthesizing Unit <Comparator_Less>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Comparator_Less.v".
        W = 8
    Found 8-bit comparator greater for signal <less> created at line 29
    Summary:
	inferred   1 Comparator(s).
Unit <Comparator_Less> synthesized.

Synthesizing Unit <Seventh_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Seventh_Phase.v".
        W_Sgf = 23
    Summary:
	no macro.
Unit <Seventh_Phase> synthesized.

Synthesizing Unit <Decoder_4_1>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Decoder_4_1.v".
    Summary:
	no macro.
Unit <Decoder_4_1> synthesized.

Synthesizing Unit <RegisterAdd_6>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v".
        W = 24
    Found 24-bit register for signal <Q>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <RegisterAdd_6> synthesized.

Synthesizing Unit <add_sub_carry_out_2>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\add_sub_carry_out.v".
        W = 24
    Found 25-bit adder for signal <Data_S> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_sub_carry_out_2> synthesized.

Synthesizing Unit <Multiplexer_AC_4>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Multiplexer_AC.v".
        W = 25
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer_AC_4> synthesized.

Synthesizing Unit <RegisterAdd_7>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v".
        W = 25
    Found 25-bit register for signal <Q>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <RegisterAdd_7> synthesized.

Synthesizing Unit <Eight_N_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Eight_N_Phase.v".
        W_Sgf = 23
    Summary:
	no macro.
Unit <Eight_N_Phase> synthesized.

Synthesizing Unit <Multiplexer_AC_5>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Multiplexer_AC.v".
        W = 24
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer_AC_5> synthesized.

Synthesizing Unit <RegisterAdd_8>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\RegisterAdd.v".
        W = 23
    Found 23-bit register for signal <Q>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <RegisterAdd_8> synthesized.

Synthesizing Unit <Eight_NE_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Eight_NE_Phase.v".
        W_Exp = 8
    Summary:
	no macro.
Unit <Eight_NE_Phase> synthesized.

Synthesizing Unit <Tenth_Phase>.
    Related source file is "C:\Users\Francis\Documents\GitHub\Proyecto_De_Graduacion\RTL\Tenth_Phase.v".
        W = 32
        W_Exp = 8
        W_Sgf = 23
    Summary:
	no macro.
Unit <Tenth_Phase> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 1
 27-bit addsub                                         : 1
 8-bit addsub                                          : 3
# Registers                                            : 33
 1-bit register                                        : 13
 23-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 2
 27-bit register                                       : 2
 32-bit register                                       : 7
 8-bit register                                        : 6
# Comparators                                          : 6
 1-bit comparator equal                                : 1
 31-bit comparator equal                               : 1
 31-bit comparator greater                             : 1
 8-bit comparator greater                              : 3
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 1
 26-bit shifter logical right                          : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 1
 27-bit addsub                                         : 1
 8-bit addsub                                          : 3
# Registers                                            : 463
 Flip-Flops                                            : 463
# Comparators                                          : 6
 1-bit comparator equal                                : 1
 31-bit comparator equal                               : 1
 31-bit comparator greater                             : 1
 8-bit comparator greater                              : 3
# Multiplexers                                         : 13
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 1
 26-bit shifter logical right                          : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Sel_5_P_exp/Q_0> in Unit <FPU_Add_Subtract_Function> is equivalent to the following 2 FFs/Latches, which will be removed : <Sel_5_P/Q_0> <Sel_4_P/Q_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_reg[1:49]> with one-hot encoding.
-------------------------------------------------------------
 State  | Encoding
-------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000100000
 101010 | 0000000000000000000000000000000000000000001000000
 000110 | 0000000000000000000000000000000000000000010000000
 000111 | 0000000000000000000000000000000000000000100000000
 001000 | 0000000000000000000000000000000000000001000000000
 001001 | 0000000000000000000000000000000000000010000000000
 001010 | 0000000000000000000000000000000000000100000000000
 001011 | 0000000000000000000000000000000000001000000000000
 001100 | 0000000000000000000000000000000000010000000000000
 001101 | 0000000000000000000000000000000000100000000000000
 001110 | 0000000000000000000000000000000001000000000000000
 001111 | 0000000000000000000000000000000010000000000000000
 010000 | 0000000000000000000000000000000100000000000000000
 010010 | 0000000000000000000000000000001000000000000000000
 010001 | 0000000000000000000000000000010000000000000000000
 010100 | 0000000000000000000000000000100000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000
 010011 | 0000000000000000000000000010000000000000000000000
 010101 | 0000000000000000000000000100000000000000000000000
 010110 | 0000000000000000000000001000000000000000000000000
 010111 | 0000000000000000000000010000000000000000000000000
 011000 | 0000000000000000000000100000000000000000000000000
 011001 | 0000000000000000000001000000000000000000000000000
 011010 | 0000000000000000000010000000000000000000000000000
 100111 | 0000000000000000000100000000000000000000000000000
 011011 | 0000000000000000001000000000000000000000000000000
 101011 | 0000000000000000010000000000000000000000000000000
 011100 | 0000000000000000100000000000000000000000000000000
 011110 | 0000000000000001000000000000000000000000000000000
 011111 | 0000000000000010000000000000000000000000000000000
 100000 | 0000000000000100000000000000000000000000000000000
 100001 | 0000000000001000000000000000000000000000000000000
 100010 | 0000000000010000000000000000000000000000000000000
 100011 | 0000000000100000000000000000000000000000000000000
 100100 | 0000000001000000000000000000000000000000000000000
 100101 | 0000000010000000000000000000000000000000000000000
 100110 | 0000000100000000000000000000000000000000000000000
 101101 | 0000001000000000000000000000000000000000000000000
 101000 | 0000010000000000000000000000000000000000000000000
 101001 | 0000100000000000000000000000000000000000000000000
 101100 | 0001000000000000000000000000000000000000000000000
 101110 | 0010000000000000000000000000000000000000000000000
 101111 | 0100000000000000000000000000000000000000000000000
 110000 | 1000000000000000000000000000000000000000000000000
-------------------------------------------------------------

Optimizing unit <RegisterAdd_2> ...

Optimizing unit <RegisterAdd_6> ...

Optimizing unit <RegisterAdd_7> ...

Optimizing unit <RegisterAdd_3> ...

Optimizing unit <RegisterAdd_4> ...

Optimizing unit <RegisterAdd_5> ...

Optimizing unit <RegisterAdd_8> ...

Optimizing unit <FPU_Add_Subtract_Function> ...

Optimizing unit <First_Phase> ...

Optimizing unit <Universal_Shift_Register> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPU_Add_Subtract_Function, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 510
 Flip-Flops                                            : 510

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FPU_Add_Subtract_Function.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 605
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 23
#      LUT2                        : 53
#      LUT3                        : 182
#      LUT4                        : 62
#      LUT5                        : 56
#      LUT6                        : 67
#      MUXCY                       : 88
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 510
#      FDC                         : 53
#      FDCE                        : 456
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 105
#      IBUF                        : 70
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             510  out of  126800     0%  
 Number of Slice LUTs:                  445  out of  63400     0%  
    Number used as Logic:               445  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    670
   Number with an unused Flip Flop:     160  out of    670    23%  
   Number with an unused LUT:           225  out of    670    33%  
   Number of fully used LUT-FF pairs:   285  out of    670    42%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                         106
 Number of bonded IOBs:                 106  out of    210    50%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 510   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.387ns (Maximum Frequency: 418.971MHz)
   Minimum input arrival time before clock: 1.504ns
   Maximum output required time after clock: 1.126ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.387ns (frequency: 418.971MHz)
  Total number of paths / destination ports: 5401 / 1362
-------------------------------------------------------------------------
Delay:               2.387ns (Levels of Logic = 26)
  Source:            Round_Resultant_Significand/Round_Sgf_N/Q_0 (FF)
  Destination:       Round_Resultant_Significand/Sgf_Ready_Reg/Q_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Round_Resultant_Significand/Round_Sgf_N/Q_0 to Round_Resultant_Significand/Sgf_Ready_Reg/Q_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.284  Round_Resultant_Significand/Round_Sgf_N/Q_0 (Round_Resultant_Significand/Round_Sgf_N/Q_0)
     INV:I->O              1   0.113   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_lut<0>_INV_0 (Round_Resultant_Significand/Round_Adder/Madd_Data_S_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<0> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<1> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<2> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<3> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<4> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<5> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<6> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<7> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<8> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<9> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<10> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<11> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<12> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<13> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<14> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<15> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<16> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<17> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<18> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<19> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<20> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<21> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<22> (Round_Resultant_Significand/Round_Adder/Madd_Data_S_cy<22>)
     XORCY:CI->O           1   0.370   0.295  Round_Resultant_Significand/Round_Adder/Madd_Data_S_xor<23> (Round_Resultant_Significand/Sgf_Round_R<23>)
     LUT3:I2->O            1   0.097   0.000  Round_Resultant_Significand/Dir_M/Mmux_S161 (Round_Resultant_Significand/Sgf_Rounded<23>)
     FDCE:D                    0.008          Round_Resultant_Significand/Sgf_Ready_Reg/Q_23
    ----------------------------------------
    Total                      2.387ns (1.808ns logic, 0.579ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 169 / 143
-------------------------------------------------------------------------
Offset:              1.504ns (Levels of Logic = 3)
  Source:            r_mode<1> (PAD)
  Destination:       Round_Resultant_Significand/Sgf_Ready_Reg/Q_23 (FF)
  Destination Clock: clk rising

  Data Path: r_mode<1> to Round_Resultant_Significand/Sgf_Ready_Reg/Q_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.688  r_mode_1_IBUF (r_mode_1_IBUF)
     LUT5:I0->O           24   0.097   0.613  Round_Resultant_Significand/Round_Code/out1 (Round_Resultant_Significand/selector_reg)
     LUT3:I0->O            1   0.097   0.000  Round_Resultant_Significand/Dir_M/Mmux_S251 (Round_Resultant_Significand/Sgf_Rounded<9>)
     FDCE:D                    0.008          Round_Resultant_Significand/Sgf_Ready_Reg/Q_9
    ----------------------------------------
    Total                      1.504ns (0.203ns logic, 1.301ns route)
                                       (13.5% logic, 86.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 36 / 35
-------------------------------------------------------------------------
Offset:              1.126ns (Levels of Logic = 2)
  Source:            Select_Final_Exponent/overflow_am/Q_0 (FF)
  Destination:       overflow_flag (PAD)
  Source Clock:      clk rising

  Data Path: Select_Final_Exponent/overflow_am/Q_0 to overflow_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.389  Select_Final_Exponent/overflow_am/Q_0 (Select_Final_Exponent/overflow_am/Q_0)
     LUT2:I0->O            1   0.097   0.279  overflow_flag1 (overflow_flag_OBUF)
     OBUF:I->O                 0.000          overflow_flag_OBUF (overflow_flag)
    ----------------------------------------
    Total                      1.126ns (0.458ns logic, 0.668ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.387|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.09 secs
 
--> 

Total memory usage is 356468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

