Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 28 18:19:53 2023
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopFunc_control_sets_placed.rpt
| Design       : TopFunc
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              76 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              51 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | Display_master_1/I_I2CMASTER_0/p_11_in            | RST_confirm_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Counter_slave_1/I_I2CITF/state[3]_i_1__0_n_0      | RST_confirm_OBUF |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Counter_slave_1/I_I2CITF/next_state0              |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Display_master_1/I_I2CMASTER_0/counter[3]_i_1_n_0 | RST_confirm_OBUF |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Display_master_1/I_I2CMASTER_0/state[4]_i_1_n_0   | RST_confirm_OBUF |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG |                                                   |                  |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | Counter_slave_1/RTClk/seconds_counter[5]_i_1_n_0  | RST_confirm_OBUF |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | Display_master_1/I_I2CMASTER_0/p_0_out[7]         | RST_confirm_OBUF |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | Counter_slave_1/I_I2CITF/shiftreg_0               | RST_confirm_OBUF |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | Display_master_1/I_I2CMASTER_0/DOUT[7]_i_1_n_0    | RST_confirm_OBUF |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | Display_master_1/I_I2CMASTER_0/E[0]               | RST_confirm_OBUF |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                                                   | RST_confirm_OBUF |               28 |             76 |         2.71 |
+----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+


