module pwm(
   input clk,
	output A1_A,
	output A1_B,
	output B1_A,
	output B1_B
	);

	reg [6:0] counter = 1;


	assign A1_A = (counter < 40) ? 1:0;
	assign A1_B = (counter < 0) ? 1:0;
	assign B1_A = (counter < 30) ? 1:0;
	assign B1_B = (counter < 0) ? 1:0;


	always@ (posedge clk)
   begin
      if(counter < 101)
		begin 
		   counter <= counter + 1;
		end
		else
		begin
		   counter <= 1;
		end
	end

endmodule
