

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling sampling7d7e76dc42138c6c183d187b4b09269e  /home/pars/Documents/sim_2/bfs_linear_base
Extracting PTX file and ptxas options    1: bfs_linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_2/bfs_linear_base
self exe links to: /home/pars/Documents/sim_2/bfs_linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_2/bfs_linear_base
Running md5sum using "md5sum /home/pars/Documents/sim_2/bfs_linear_base "
self exe links to: /home/pars/Documents/sim_2/bfs_linear_base
Extracting specific PTX file named bfs_linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6inserti9Worklist2 : hostFun 0x0x564000cf16a8, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x156 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6inserti9Worklist2'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 86 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (121 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z6inserti9Worklist2' : regs=10, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' : regs=28, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ : hostFun 0x0x564000cf1517, fat_cubin_handle = 1
Breadth-first Search by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/soc-Slashdot0902.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 82168 |E| 870161
This graph maintains both incomming and outgoing edge-list
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BFS solver (256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dd1c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf16a8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: reconvergence points for _Z6inserti9Worklist2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7b0 (bfs_linear_base.1.sm_75.ptx:436) @%p1 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (bfs_linear_base.1.sm_75.ptx:451) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (bfs_linear_base.1.sm_75.ptx:443) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (bfs_linear_base.1.sm_75.ptx:451) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6inserti9Worklist2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6inserti9Worklist2'.
GPGPU-Sim PTX: pushing kernel '_Z6inserti9Worklist2' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6inserti9Worklist2'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 1: size 0
kernel_name = _Z6inserti9Worklist2 
kernel_launch_uid = 1 
gpu_sim_cycle = 5771
gpu_sim_insn = 3080
gpu_ipc =       0.5337
gpu_tot_sim_cycle = 5771
gpu_tot_sim_insn = 3080
gpu_tot_ipc =       0.5337
gpu_tot_issued_cta = 1
gpu_occupancy = 4.9577% 
gpu_tot_occupancy = 4.9577% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.0005
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0227 GB/Sec
L2_BW_total  =       0.0227 GB/Sec
gpu_total_sim_rate=440

========= Core cache stats =========
L1I_cache:
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2
	L1D_total_cache_misses = 2
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 3392
gpgpu_n_tot_w_icount = 106
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 1
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 1
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:2571	W0_Scoreboard:319	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:96
single_issue_nums: WS0:34	WS1:24	WS2:24	WS3:24	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40 {40:1,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8 {8:1,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
GPGPU-Sim PTX: Finding dominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
maxmflatency = 233 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 216 
avg_icnt2mem_latency = 36 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       233         0       233         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       200         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3
icnt_total_pkts_simt_to_mem=3
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3
Req_Network_cycles = 5771
Req_Network_injected_packets_per_cycle =       0.0005 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 3
Reply_Network_cycles = 5771
Reply_Network_injected_packets_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 440 (inst/sec)
gpgpu_simulation_rate = 824 (cycle/sec)
gpgpu_silicon_slowdown = 1656553x
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (bfs_linear_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (bfs_linear_base.1.sm_75.ptx:71) @%p30 bra $L__BB0_40;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d8 (bfs_linear_base.1.sm_75.ptx:71) @%p30 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (bfs_linear_base.1.sm_75.ptx:79) @%p5 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x148 (bfs_linear_base.1.sm_75.ptx:87) @%p6 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (bfs_linear_base.1.sm_75.ptx:161) not.b32 %r41, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (bfs_linear_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c0 (bfs_linear_base.1.sm_75.ptx:107) @%p8 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e0 (bfs_linear_base.1.sm_75.ptx:112) @%p9 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (bfs_linear_base.1.sm_75.ptx:119) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x208 (bfs_linear_base.1.sm_75.ptx:120) @%p10 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2a0 (bfs_linear_base.1.sm_75.ptx:158) @%p11 bra $L__BB0_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (bfs_linear_base.1.sm_75.ptx:161) not.b32 %r41, %r4;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c0 (bfs_linear_base.1.sm_75.ptx:164) @%p12 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (bfs_linear_base.1.sm_75.ptx:175) @%p13 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x330 (bfs_linear_base.1.sm_75.ptx:182) @%p14 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (bfs_linear_base.1.sm_75.ptx:187) @%p15 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (bfs_linear_base.1.sm_75.ptx:194) setp.lt.s32 %p16, %r17, %r18;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x378 (bfs_linear_base.1.sm_75.ptx:195) @%p16 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x418 (bfs_linear_base.1.sm_75.ptx:234) @%p17 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x448 (bfs_linear_base.1.sm_75.ptx:241) @%p18 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x468 (bfs_linear_base.1.sm_75.ptx:246) @%p19 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (bfs_linear_base.1.sm_75.ptx:253) setp.lt.s32 %p20, %r20, %r21;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x490 (bfs_linear_base.1.sm_75.ptx:254) @%p20 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x530 (bfs_linear_base.1.sm_75.ptx:293) @%p21 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x560 (bfs_linear_base.1.sm_75.ptx:300) @%p22 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x580 (bfs_linear_base.1.sm_75.ptx:305) @%p23 bra $L__BB0_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bfs_linear_base.1.sm_75.ptx:312) setp.lt.s32 %p24, %r23, %r24;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a8 (bfs_linear_base.1.sm_75.ptx:313) @%p24 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x648 (bfs_linear_base.1.sm_75.ptx:352) @%p25 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x678 (bfs_linear_base.1.sm_75.ptx:359) @%p26 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x698 (bfs_linear_base.1.sm_75.ptx:364) @%p27 bra $L__BB0_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (bfs_linear_base.1.sm_75.ptx:371) setp.lt.s32 %p28, %r26, %r27;

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6c0 (bfs_linear_base.1.sm_75.ptx:372) @%p28 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x750 (bfs_linear_base.1.sm_75.ptx:409) @%p29 bra $L__BB0_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 156852
gpu_sim_insn = 10262
gpu_ipc =       0.0654
gpu_tot_sim_cycle = 162623
gpu_tot_sim_insn = 13342
gpu_tot_ipc =       0.0820
gpu_tot_issued_cta = 2
gpu_occupancy = 3.1713% 
gpu_tot_occupancy = 3.1803% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0045
partiton_level_parallism_total  =       0.0043
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1958 GB/Sec
L2_BW_total  =       0.1896 GB/Sec
gpu_total_sim_rate=82

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1086, Miss = 85, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1088
	L1D_total_cache_misses = 87
	L1D_total_cache_miss_rate = 0.0800
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 216

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 162176
gpgpu_n_tot_w_icount = 5068
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 490
gpgpu_n_mem_write_global = 216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1551
gpgpu_n_store_insn = 216
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:136	W0_Idle:545164	W0_Scoreboard:60116	W1:4780	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:288
single_issue_nums: WS0:4852	WS1:72	WS2:72	WS3:72	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472 {8:59,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8640 {40:216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 17240 {40:431,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2360 {40:59,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1728 {8:216,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 17240 {40:431,}
maxmflatency = 351 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 217 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	677 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	431 	0 	0 	0 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	672 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0      6459     29297         0         0         0         0 
dram[1]:         0         0         0         0      5668         0         0         0         0         0     51646     73995         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0     96344    118693         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0    141042         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 29/8 = 3.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         4         4         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         4         4         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 29
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351    none      none      none      none      none      none      none      none      none         344       344    none      none      none      none  
dram[1]:     none      none      none      none         584    none      none      none      none      none         344       344    none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none         344       344    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         345    none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351         0         0         0         0         0         0         0         0         0       351       351         0         0         0         0
dram[1]:          0         0       233         0       351         0         0         0       233       233       351       351         0         0         0         0
dram[2]:          0         0       233         0         0         0         0         0       233       233       351       351         0         0         0         0
dram[3]:        233         0       233       233         0         0         0         0       233       233       351         0         0         0         0         0
dram[4]:        200         0       233       233         0         0         0         0       233         0         0         0         0         0         0         0
dram[5]:          0         0       233       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417025 n_act=3 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.632e-05
n_activity=366 dram_eff=0.09836
bk0: 1a 417012i bk1: 0a 417036i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417038i bk5: 0a 417038i bk6: 0a 417038i bk7: 0a 417038i bk8: 0a 417038i bk9: 0a 417039i bk10: 4a 417014i bk11: 4a 417012i bk12: 0a 417035i bk13: 0a 417035i bk14: 0a 417035i bk15: 0a 417036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 417037 
util_bw = 36 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 416929 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417025 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 9 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417025 n_act=3 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.632e-05
n_activity=366 dram_eff=0.09836
bk0: 0a 417037i bk1: 0a 417038i bk2: 0a 417038i bk3: 0a 417038i bk4: 1a 417013i bk5: 0a 417036i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417039i bk10: 4a 417014i bk11: 4a 417012i bk12: 0a 417035i bk13: 0a 417035i bk14: 0a 417035i bk15: 0a 417036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 417037 
util_bw = 36 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 416929 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417025 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 9 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417027 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.673e-05
n_activity=288 dram_eff=0.1111
bk0: 0a 417036i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417038i bk6: 0a 417038i bk7: 0a 417038i bk8: 0a 417038i bk9: 0a 417039i bk10: 4a 417014i bk11: 4a 417012i bk12: 0a 417035i bk13: 0a 417035i bk14: 0a 417035i bk15: 0a 417036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 417037 
util_bw = 32 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 416957 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417027 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417033 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.877e-05
n_activity=122 dram_eff=0.09836
bk0: 0a 417036i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417038i bk6: 0a 417038i bk7: 0a 417038i bk8: 0a 417038i bk9: 0a 417038i bk10: 3a 417013i bk11: 0a 417036i bk12: 0a 417036i bk13: 0a 417036i bk14: 0a 417036i bk15: 0a 417036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 417037 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 417001 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417033 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417037 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 417037i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417037i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417037i bk10: 0a 417037i bk11: 0a 417037i bk12: 0a 417037i bk13: 0a 417037i bk14: 0a 417037i bk15: 0a 417037i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 417037 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 417037 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417037 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 417037i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417037i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417037i bk10: 0a 417037i bk11: 0a 417037i bk12: 0a 417037i bk13: 0a 417037i bk14: 0a 417037i bk15: 0a 417037i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 417037 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 417037 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417037 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 417037i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417037i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417037i bk10: 0a 417037i bk11: 0a 417037i bk12: 0a 417037i bk13: 0a 417037i bk14: 0a 417037i bk15: 0a 417037i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 417037 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 417037 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417037 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 417037i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417037i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417037i bk10: 0a 417037i bk11: 0a 417037i bk12: 0a 417037i bk13: 0a 417037i bk14: 0a 417037i bk15: 0a 417037i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 417037 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 417037 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417037 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 417037i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417037i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417037i bk10: 0a 417037i bk11: 0a 417037i bk12: 0a 417037i bk13: 0a 417037i bk14: 0a 417037i bk15: 0a 417037i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 417037 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 417037 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417037 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 417037i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417037i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417037i bk10: 0a 417037i bk11: 0a 417037i bk12: 0a 417037i bk13: 0a 417037i bk14: 0a 417037i bk15: 0a 417037i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 417037 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 417037 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417037 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 417037i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417037i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417037i bk10: 0a 417037i bk11: 0a 417037i bk12: 0a 417037i bk13: 0a 417037i bk14: 0a 417037i bk15: 0a 417037i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 417037 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 417037 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417037 n_nop=417037 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 417037i bk1: 0a 417037i bk2: 0a 417037i bk3: 0a 417037i bk4: 0a 417037i bk5: 0a 417037i bk6: 0a 417037i bk7: 0a 417037i bk8: 0a 417037i bk9: 0a 417037i bk10: 0a 417037i bk11: 0a 417037i bk12: 0a 417037i bk13: 0a 417037i bk14: 0a 417037i bk15: 0a 417037i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 417037 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 417037 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417037 
n_nop = 417037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 6, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 4, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 72, Miss = 7, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 4, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 23, Miss = 3, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 706
L2_total_cache_misses = 57
L2_total_cache_miss_rate = 0.0807
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 490
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 216
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=706
icnt_total_pkts_simt_to_mem=706
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 706
Req_Network_cycles = 162623
Req_Network_injected_packets_per_cycle =       0.0043 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 706
Reply_Network_cycles = 162623
Reply_Network_injected_packets_per_cycle =        0.0043
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 42 sec (162 sec)
gpgpu_simulation_rate = 82 (inst/sec)
gpgpu_simulation_rate = 1003 (cycle/sec)
gpgpu_silicon_slowdown = 1360917x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1070525
gpu_sim_insn = 290768
gpu_ipc =       0.2716
gpu_tot_sim_cycle = 1233148
gpu_tot_sim_insn = 304110
gpu_tot_ipc =       0.2466
gpu_tot_issued_cta = 3
gpu_occupancy = 9.4674% 
gpu_tot_occupancy = 8.6797% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0305
partiton_level_parallism_total  =       0.0270
partiton_level_parallism_util =       1.0130
partiton_level_parallism_util_total  =       1.0128
L2_BW  =       1.3306 GB/Sec
L2_BW_total  =       1.1801 GB/Sec
gpu_total_sim_rate=241

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1086, Miss = 85, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 57581, Miss = 7872, Miss_rate = 0.137, Pending_hits = 121, Reservation_fails = 162
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 58669
	L1D_total_cache_misses = 7959
	L1D_total_cache_miss_rate = 0.1357
	L1D_total_cache_pending_hits = 129
	L1D_total_cache_reservation_fails = 162
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 129
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 162
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 2820832
gpgpu_n_tot_w_icount = 88151
gpgpu_n_stall_shd_mem = 28335
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28597
gpgpu_n_mem_write_global = 4720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 88306
gpgpu_n_store_insn = 10996
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12840
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15495
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188	W0_Idle:3386746	W0_Scoreboard:1397495	W1:36013	W2:18038	W3:5290	W4:6114	W5:4882	W6:3109	W7:2607	W8:2111	W9:1579	W10:2131	W11:692	W12:1077	W13:593	W14:525	W15:320	W16:461	W17:230	W18:218	W19:151	W20:114	W21:168	W22:179	W23:135	W24:168	W25:154	W26:114	W27:42	W28:84	W29:114	W30:90	W31:11	W32:637
single_issue_nums: WS0:24187	WS1:37469	WS2:18243	WS3:8252	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52664 {8:6583,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188800 {40:4720,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 880560 {40:22014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 263320 {40:6583,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37760 {8:4720,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 880560 {40:22014,}
maxmflatency = 422 
max_icnt2mem_latency = 105 
maxmrqlatency = 14 
max_icnt2sh_latency = 34 
averagemflatency = 220 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2708 	2 	5 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30567 	2750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21993 	21 	0 	0 	11267 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32491 	694 	112 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7048 	620 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0      6459     29297      6376      6373     85456    210869 
dram[1]:         0         0         0         0      5668         0         0         0         0         0     51646     73995      6374      6372    241175      6501 
dram[2]:         0         0         0         0         0         0         0         0         0         0     96344    118693      6371      6401      6523     16299 
dram[3]:         0         0         0         0         0         0         0         0         0         0    141042      6439      6467      6414      6495      6492 
dram[4]:         0         0         0         0         0         0         0         0         0         0      6434     19403      6400      6415     45751     80261 
dram[5]:         0         0         0         0         0         0         0         0         0         0      6478      6477      6386      6370    113516    143178 
dram[6]:         0         0      5680         0         0         0         0         0         0         0      8274      6497      6377      6383    173108    201382 
dram[7]:         0         0         0         0         0         0         0         0         0         0      6433      6476      6391      6405      6500      6521 
dram[8]:         0         0         0         0         0         0         0         0         0         0      6431      6432      6390      6398     10395      6491 
dram[9]:         0         0         0         0         0         0         0         0         0         0      6429      6425      6382      6394      6499     19893 
dram[10]:         0         0         0         0         0         0         0         0         0         0      6424      6474      6380      6403      6520      6489 
dram[11]:         0         0         0         0         0         0         0         0         0         0      6423      6426      6395      6381     13899     51639 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000 12.000000  8.000000 
dram[1]:       inf       inf      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[2]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[3]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[6]:       inf       inf  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 40.000000 40.000000 64.000000 64.000000  8.000000  8.000000 
average row locality = 2749/74 = 37.148647
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0        40        40        64        64        12         8 
dram[1]:         4         4         0         0         1         0         0         0         0         0        40        40        64        64         8         8 
dram[2]:         4         4         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[3]:         4         4         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[4]:         4         4         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[5]:         4         4         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[6]:         4         3         1         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[8]:         0         0         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[9]:         0         0         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[10]:         0         0         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0        40        40        64        64         8         8 
total dram reads = 2749
min_bank_accesses = 0!
chip skew: 236/224 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        421       367    none      none      none      none      none      none      none      none        1421      1361       355       350       342       343
dram[1]:        366       360    none      none        6185    none      none      none      none      none        1341      1334       348       358       343       376
dram[2]:        361       356    none      none      none      none      none      none      none      none        1358      1416       355       358       349       343
dram[3]:        410       360    none      none      none      none      none      none      none      none        1362      1382       342       351       381       345
dram[4]:      11164       367    none      none      none      none      none      none      none      none        1385      1359       348       374       343       343
dram[5]:        359       369    none      none      none      none      none      none      none      none        1331      1346       354       351       343       343
dram[6]:        349       353      6212    none      none      none      none      none      none      none        1335      1366       357       346       343       343
dram[7]:     none      none      none      none      none      none      none      none      none      none        1364      1378       350       352       375       378
dram[8]:     none      none      none      none      none      none      none      none      none      none        1379      1354       351       354       374       345
dram[9]:     none      none      none      none      none      none      none      none      none      none        1347      1360       351       346       376       343
dram[10]:     none      none      none      none      none      none      none      none      none      none        1329      1335       351       353       378       349
dram[11]:     none      none      none      none      none      none      none      none      none      none        1355      1317       365       351       343       343
maximum mf latency per bank:
dram[0]:        365       369         0         0       237       234       237       235       238       239       358       412       375       365       351       351
dram[1]:        372       365       233         0       351       235       242       239       238       239       351       351       389       416       351       387
dram[2]:        365       361       233         0       238       235       235       236       245       237       354       351       385       369       395       351
dram[3]:        356       363       252       242       235       235       243       240       238       237       359       375       369       419       389       367
dram[4]:        360       372       236       239       235       235       238       238       237       239       404       351       413       407       351       351
dram[5]:        363       373       245       252       238       235       236       235       238       238       377       408       391       382       351       351
dram[6]:        361       354       364         0       235       237       234       235       238       238       351       413       362       370       351       352
dram[7]:          0         0         0         0       237       235       235       235       237       239       381       416       371       416       380       398
dram[8]:          0         0         0         0       235       237       235       234       239       238       420       386       422       376       353       366
dram[9]:          0         0         0         0       241       237       236       235       240       238       365       366       411       370       384       351
dram[10]:          0         0         0         0       235       238       235       235       237       237       362       371       418       380       398       374
dram[11]:          0         0         0         0       235       239       235       236       238       237       412       380       401       419       354       351

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162119 n_act=8 n_pre=0 n_ref_event=0 n_req=236 n_rd=236 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=5274 dram_eff=0.179
bk0: 4a 3162331i bk1: 4a 3162319i bk2: 0a 3162360i bk3: 0a 3162361i bk4: 0a 3162363i bk5: 0a 3162364i bk6: 0a 3162364i bk7: 0a 3162364i bk8: 0a 3162364i bk9: 0a 3162366i bk10: 40a 3162339i bk11: 40a 3162341i bk12: 64a 3162327i bk13: 64a 3162339i bk14: 12a 3162336i bk15: 8a 3162336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974576
Row_Buffer_Locality_read = 0.974576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056948
Bank_Level_Parallism_Col = 1.046296
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046296 

BW Util details:
bwutil = 0.000299 
total_CMD = 3162363 
util_bw = 944 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 3161245 

BW Util Bottlenecks: 
RCDc_limit = 178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162119 
Read = 236 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 236 
total_req = 236 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 236 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=3.41517e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162121 n_act=9 n_pre=0 n_ref_event=0 n_req=233 n_rd=233 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002947
n_activity=5037 dram_eff=0.185
bk0: 4a 3162318i bk1: 4a 3162317i bk2: 0a 3162360i bk3: 0a 3162361i bk4: 1a 3162338i bk5: 0a 3162361i bk6: 0a 3162363i bk7: 0a 3162363i bk8: 0a 3162364i bk9: 0a 3162366i bk10: 40a 3162337i bk11: 40a 3162341i bk12: 64a 3162328i bk13: 64a 3162332i bk14: 8a 3162336i bk15: 8a 3162337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969957
Row_Buffer_Locality_read = 0.969957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145414
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.004292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000295 
total_CMD = 3162363 
util_bw = 932 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 3161256 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162121 
Read = 233 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 233 
total_req = 233 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 233 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=5.56546e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162123 n_act=8 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002935
n_activity=5113 dram_eff=0.1815
bk0: 4a 3162315i bk1: 4a 3162315i bk2: 0a 3162359i bk3: 0a 3162361i bk4: 0a 3162362i bk5: 0a 3162363i bk6: 0a 3162364i bk7: 0a 3162364i bk8: 0a 3162366i bk9: 0a 3162367i bk10: 40a 3162342i bk11: 40a 3162341i bk12: 64a 3162331i bk13: 64a 3162334i bk14: 8a 3162336i bk15: 8a 3162336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089041
Bank_Level_Parallism_Col = 1.085847
Bank_Level_Parallism_Ready = 1.004310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085847 

BW Util details:
bwutil = 0.000293 
total_CMD = 3162363 
util_bw = 928 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 3161260 

BW Util Bottlenecks: 
RCDc_limit = 181 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162123 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 232 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=5.81843e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162123 n_act=8 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002935
n_activity=5115 dram_eff=0.1814
bk0: 4a 3162326i bk1: 4a 3162318i bk2: 0a 3162361i bk3: 0a 3162362i bk4: 0a 3162363i bk5: 0a 3162364i bk6: 0a 3162364i bk7: 0a 3162364i bk8: 0a 3162364i bk9: 0a 3162366i bk10: 40a 3162341i bk11: 40a 3162334i bk12: 64a 3162338i bk13: 64a 3162336i bk14: 8a 3162334i bk15: 8a 3162338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072093
Bank_Level_Parallism_Col = 1.061466
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061466 

BW Util details:
bwutil = 0.000293 
total_CMD = 3162363 
util_bw = 928 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 3161271 

BW Util Bottlenecks: 
RCDc_limit = 168 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162123 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 232 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=2.78273e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162123 n_act=8 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002935
n_activity=5087 dram_eff=0.1824
bk0: 4a 3162328i bk1: 4a 3162321i bk2: 0a 3162363i bk3: 0a 3162363i bk4: 0a 3162363i bk5: 0a 3162364i bk6: 0a 3162364i bk7: 0a 3162364i bk8: 0a 3162365i bk9: 0a 3162366i bk10: 40a 3162319i bk11: 40a 3162339i bk12: 64a 3162330i bk13: 64a 3162326i bk14: 8a 3162336i bk15: 8a 3162335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044776
Bank_Level_Parallism_Col = 1.045553
Bank_Level_Parallism_Ready = 1.004310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045553 

BW Util details:
bwutil = 0.000293 
total_CMD = 3162363 
util_bw = 928 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 3161241 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162123 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 232 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=6.86196e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162123 n_act=8 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002935
n_activity=4994 dram_eff=0.1858
bk0: 4a 3162327i bk1: 4a 3162320i bk2: 0a 3162361i bk3: 0a 3162362i bk4: 0a 3162362i bk5: 0a 3162363i bk6: 0a 3162363i bk7: 0a 3162364i bk8: 0a 3162364i bk9: 0a 3162366i bk10: 40a 3162332i bk11: 40a 3162340i bk12: 64a 3162332i bk13: 64a 3162334i bk14: 8a 3162337i bk15: 8a 3162336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092593
Bank_Level_Parallism_Col = 1.068075
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068075 

BW Util details:
bwutil = 0.000293 
total_CMD = 3162363 
util_bw = 928 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 3161271 

BW Util Bottlenecks: 
RCDc_limit = 160 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162123 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 232 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=3.35192e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162122 n_act=9 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002935
n_activity=5237 dram_eff=0.1772
bk0: 4a 3162326i bk1: 3a 3162325i bk2: 1a 3162336i bk3: 0a 3162360i bk4: 0a 3162361i bk5: 0a 3162363i bk6: 0a 3162363i bk7: 0a 3162365i bk8: 0a 3162366i bk9: 0a 3162367i bk10: 40a 3162342i bk11: 40a 3162340i bk12: 64a 3162334i bk13: 64a 3162333i bk14: 8a 3162338i bk15: 8a 3162337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969828
Row_Buffer_Locality_read = 0.969828
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062361
Bank_Level_Parallism_Col = 1.061224
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061224 

BW Util details:
bwutil = 0.000293 
total_CMD = 3162363 
util_bw = 928 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 3161242 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162122 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 232 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=2.21353e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162133 n_act=6 n_pre=0 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002833
n_activity=4811 dram_eff=0.1862
bk0: 0a 3162360i bk1: 0a 3162362i bk2: 0a 3162362i bk3: 0a 3162363i bk4: 0a 3162363i bk5: 0a 3162363i bk6: 0a 3162363i bk7: 0a 3162364i bk8: 0a 3162364i bk9: 0a 3162365i bk10: 40a 3162338i bk11: 40a 3162339i bk12: 64a 3162319i bk13: 64a 3162325i bk14: 8a 3162337i bk15: 8a 3162337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007519
Bank_Level_Parallism_Col = 1.007634
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007634 

BW Util details:
bwutil = 0.000283 
total_CMD = 3162363 
util_bw = 896 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 3161315 

BW Util Bottlenecks: 
RCDc_limit = 135 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162133 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 224 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162133 n_act=6 n_pre=0 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002833
n_activity=4691 dram_eff=0.191
bk0: 0a 3162361i bk1: 0a 3162363i bk2: 0a 3162363i bk3: 0a 3162363i bk4: 0a 3162363i bk5: 0a 3162363i bk6: 0a 3162363i bk7: 0a 3162364i bk8: 0a 3162364i bk9: 0a 3162365i bk10: 40a 3162340i bk11: 40a 3162330i bk12: 64a 3162325i bk13: 64a 3162329i bk14: 8a 3162327i bk15: 8a 3162336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073298
Bank_Level_Parallism_Col = 1.044973
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042328 

BW Util details:
bwutil = 0.000283 
total_CMD = 3162363 
util_bw = 896 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 3161334 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162133 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 224 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.69195e-06
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162133 n_act=6 n_pre=0 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002833
n_activity=4887 dram_eff=0.1833
bk0: 0a 3162361i bk1: 0a 3162362i bk2: 0a 3162362i bk3: 0a 3162362i bk4: 0a 3162362i bk5: 0a 3162362i bk6: 0a 3162362i bk7: 0a 3162363i bk8: 0a 3162364i bk9: 0a 3162367i bk10: 40a 3162338i bk11: 40a 3162335i bk12: 64a 3162336i bk13: 64a 3162334i bk14: 8a 3162335i bk15: 8a 3162336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060274
Bank_Level_Parallism_Col = 1.052778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052778 

BW Util details:
bwutil = 0.000283 
total_CMD = 3162363 
util_bw = 896 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 3161342 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162133 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 224 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.11085e-06
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162133 n_act=6 n_pre=0 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002833
n_activity=4955 dram_eff=0.1808
bk0: 0a 3162360i bk1: 0a 3162361i bk2: 0a 3162362i bk3: 0a 3162363i bk4: 0a 3162363i bk5: 0a 3162363i bk6: 0a 3162363i bk7: 0a 3162364i bk8: 0a 3162364i bk9: 0a 3162365i bk10: 40a 3162338i bk11: 40a 3162339i bk12: 64a 3162339i bk13: 64a 3162334i bk14: 8a 3162338i bk15: 8a 3162332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002639
Bank_Level_Parallism_Col = 1.002681
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002681 

BW Util details:
bwutil = 0.000283 
total_CMD = 3162363 
util_bw = 896 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 3161322 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162133 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 224 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.27304e-06
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3162363 n_nop=3162133 n_act=6 n_pre=0 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002833
n_activity=4734 dram_eff=0.1893
bk0: 0a 3162360i bk1: 0a 3162361i bk2: 0a 3162361i bk3: 0a 3162361i bk4: 0a 3162361i bk5: 0a 3162362i bk6: 0a 3162364i bk7: 0a 3162364i bk8: 0a 3162364i bk9: 0a 3162365i bk10: 40a 3162335i bk11: 40a 3162326i bk12: 64a 3162327i bk13: 64a 3162339i bk14: 8a 3162333i bk15: 8a 3162336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056995
Bank_Level_Parallism_Col = 1.041995
Bank_Level_Parallism_Ready = 1.013393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041995 

BW Util details:
bwutil = 0.000283 
total_CMD = 3162363 
util_bw = 896 
Wasted_Col = 137 
Wasted_Row = 0 
Idle = 3161330 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3162363 
n_nop = 3162133 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 224 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.53792e-06

========= L2 cache stats =========
L2_cache_bank[0]: Access = 910, Miss = 176, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 902, Miss = 172, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 902, Miss = 177, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 904, Miss = 172, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11703, Miss = 172, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 921, Miss = 172, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 928, Miss = 176, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 939, Miss = 176, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1197, Miss = 176, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 970, Miss = 176, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 957, Miss = 176, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 948, Miss = 176, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 931, Miss = 176, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 911, Miss = 171, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 917, Miss = 168, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 926, Miss = 168, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 168, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 951, Miss = 168, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 923, Miss = 168, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 944, Miss = 168, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 904, Miss = 168, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 920, Miss = 168, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 935, Miss = 168, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 916, Miss = 168, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 33317
L2_total_cache_misses = 4124
L2_total_cache_miss_rate = 0.1238
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28597
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33317
icnt_total_pkts_simt_to_mem=33317
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33317
Req_Network_cycles = 1233148
Req_Network_injected_packets_per_cycle =       0.0270 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0128
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 33317
Reply_Network_cycles = 1233148
Reply_Network_injected_packets_per_cycle =        0.0270
Reply_Network_conflicts_per_cycle =        0.0020
Reply_Network_conflicts_per_cycle_util =       0.0731
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 0 sec (1260 sec)
gpgpu_simulation_rate = 241 (inst/sec)
gpgpu_simulation_rate = 978 (cycle/sec)
gpgpu_silicon_slowdown = 1395705x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (43,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1568810
gpu_sim_insn = 4444759
gpu_ipc =       2.8332
gpu_tot_sim_cycle = 2801958
gpu_tot_sim_insn = 4748869
gpu_tot_ipc =       1.6948
gpu_tot_issued_cta = 46
gpu_occupancy = 20.2324% 
gpu_tot_occupancy = 18.7587% 
max_total_param_size = 0
gpu_stall_dramfull = 189
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3739
partiton_level_parallism_total  =       0.2212
partiton_level_parallism_util =       2.9851
partiton_level_parallism_util_total  =       2.7023
L2_BW  =      16.3306 GB/Sec
L2_BW_total  =       9.6628 GB/Sec
gpu_total_sim_rate=1261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14424, Miss = 5649, Miss_rate = 0.392, Pending_hits = 487, Reservation_fails = 188
	L1D_cache_core[1]: Access = 14413, Miss = 5446, Miss_rate = 0.378, Pending_hits = 471, Reservation_fails = 172
	L1D_cache_core[2]: Access = 71923, Miss = 13477, Miss_rate = 0.187, Pending_hits = 557, Reservation_fails = 364
	L1D_cache_core[3]: Access = 123437, Miss = 49263, Miss_rate = 0.399, Pending_hits = 1074, Reservation_fails = 3781
	L1D_cache_core[4]: Access = 75862, Miss = 37420, Miss_rate = 0.493, Pending_hits = 1010, Reservation_fails = 3386
	L1D_cache_core[5]: Access = 70915, Miss = 35990, Miss_rate = 0.508, Pending_hits = 888, Reservation_fails = 3508
	L1D_cache_core[6]: Access = 65466, Miss = 33122, Miss_rate = 0.506, Pending_hits = 889, Reservation_fails = 3707
	L1D_cache_core[7]: Access = 68517, Miss = 34002, Miss_rate = 0.496, Pending_hits = 906, Reservation_fails = 3093
	L1D_cache_core[8]: Access = 50168, Miss = 26060, Miss_rate = 0.519, Pending_hits = 791, Reservation_fails = 2953
	L1D_cache_core[9]: Access = 54423, Miss = 27811, Miss_rate = 0.511, Pending_hits = 794, Reservation_fails = 2863
	L1D_cache_core[10]: Access = 46174, Miss = 23246, Miss_rate = 0.503, Pending_hits = 744, Reservation_fails = 2734
	L1D_cache_core[11]: Access = 45794, Miss = 22155, Miss_rate = 0.484, Pending_hits = 688, Reservation_fails = 1730
	L1D_cache_core[12]: Access = 40863, Miss = 19492, Miss_rate = 0.477, Pending_hits = 634, Reservation_fails = 1722
	L1D_cache_core[13]: Access = 42355, Miss = 20195, Miss_rate = 0.477, Pending_hits = 661, Reservation_fails = 1747
	L1D_cache_core[14]: Access = 39335, Miss = 18870, Miss_rate = 0.480, Pending_hits = 630, Reservation_fails = 1482
	L1D_cache_core[15]: Access = 34370, Miss = 13148, Miss_rate = 0.383, Pending_hits = 504, Reservation_fails = 284
	L1D_cache_core[16]: Access = 27376, Miss = 10270, Miss_rate = 0.375, Pending_hits = 412, Reservation_fails = 236
	L1D_cache_core[17]: Access = 23789, Miss = 9104, Miss_rate = 0.383, Pending_hits = 435, Reservation_fails = 221
	L1D_cache_core[18]: Access = 23139, Miss = 8932, Miss_rate = 0.386, Pending_hits = 433, Reservation_fails = 196
	L1D_cache_core[19]: Access = 21364, Miss = 7985, Miss_rate = 0.374, Pending_hits = 472, Reservation_fails = 126
	L1D_cache_core[20]: Access = 18498, Miss = 7152, Miss_rate = 0.387, Pending_hits = 439, Reservation_fails = 174
	L1D_cache_core[21]: Access = 23635, Miss = 8899, Miss_rate = 0.377, Pending_hits = 453, Reservation_fails = 181
	L1D_cache_core[22]: Access = 22145, Miss = 8596, Miss_rate = 0.388, Pending_hits = 424, Reservation_fails = 179
	L1D_cache_core[23]: Access = 18679, Miss = 7302, Miss_rate = 0.391, Pending_hits = 525, Reservation_fails = 176
	L1D_cache_core[24]: Access = 20892, Miss = 8155, Miss_rate = 0.390, Pending_hits = 442, Reservation_fails = 165
	L1D_cache_core[25]: Access = 15457, Miss = 6012, Miss_rate = 0.389, Pending_hits = 514, Reservation_fails = 106
	L1D_cache_core[26]: Access = 14334, Miss = 5573, Miss_rate = 0.389, Pending_hits = 478, Reservation_fails = 139
	L1D_cache_core[27]: Access = 15192, Miss = 5912, Miss_rate = 0.389, Pending_hits = 481, Reservation_fails = 151
	L1D_cache_core[28]: Access = 15568, Miss = 6008, Miss_rate = 0.386, Pending_hits = 523, Reservation_fails = 191
	L1D_cache_core[29]: Access = 13374, Miss = 5307, Miss_rate = 0.397, Pending_hits = 482, Reservation_fails = 233
	L1D_total_cache_accesses = 1131881
	L1D_total_cache_misses = 490553
	L1D_total_cache_miss_rate = 0.4334
	L1D_total_cache_pending_hits = 18241
	L1D_total_cache_reservation_fails = 36188
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 614855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 315074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 140134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18241
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1088304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43577

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 30024
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6156
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8
ctas_completed 46, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2085, 2747, 2487, 1836, 985, 2587, 1920, 3072, 
gpgpu_n_tot_thrd_icount = 37888448
gpgpu_n_tot_w_icount = 1184014
gpgpu_n_stall_shd_mem = 398442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576268
gpgpu_n_mem_write_global = 43577
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1272964
gpgpu_n_store_insn = 60161
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 325509
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 72933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12689	W0_Idle:13312089	W0_Scoreboard:23689420	W1:569549	W2:195770	W3:100991	W4:52005	W5:35594	W6:25078	W7:21280	W8:19375	W9:16330	W10:14483	W11:12262	W12:11239	W13:10350	W14:9253	W15:7623	W16:7168	W17:7312	W18:6023	W19:4756	W20:5258	W21:5030	W22:4507	W23:4658	W24:4678	W25:4356	W26:2778	W27:2954	W28:2739	W29:2009	W30:1673	W31:2070	W32:14863
single_issue_nums: WS0:312825	WS1:304000	WS2:300666	WS3:266523	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3641664 {8:455208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1743080 {40:43577,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 4842400 {40:121060,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18208320 {40:455208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 348616 {8:43577,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 4842400 {40:121060,}
maxmflatency = 685 
max_icnt2mem_latency = 348 
maxmrqlatency = 249 
max_icnt2sh_latency = 174 
averagemflatency = 243 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 4 
mrq_lat_table:40224 	211 	300 	580 	470 	293 	382 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	532165 	86320 	1360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	101593 	9825 	4304 	2695 	475870 	21471 	4043 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	479586 	81969 	35485 	15359 	5683 	1696 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15732 	2128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        52        64        64        16        16         5        12         6         5        40        40        64        64        12         9 
dram[1]:        58        57        64        64        16        16         9         6         5         8        40        40        64        64        11        10 
dram[2]:        60        58        64        64        16        16        10         9         8         7        40        40        64        64        12        10 
dram[3]:        57        57        64        64        16        16         8         6         7         7        40        40        64        64        12        12 
dram[4]:        56        57        64        64        16        16         7         6         6         4        40        40        64        64        12        12 
dram[5]:        57        57        64        64        16        16         5         8         5        10        40        40        64        64        11         8 
dram[6]:        53        57        64        64        16        16         5         5        16        16        40        40        64        64         9         8 
dram[7]:        57        58        64        64        16        16         4         5         8         8        40        40        64        64        11         8 
dram[8]:        52        61        64        64        16        16        10         6         8         8        40        40        64        64         8         8 
dram[9]:        54        52        64        64        16        16        10         8         6         6        40        40        64        64        12        12 
dram[10]:        54        54        64        64        15        12         8        10         8         6        40        40        64        64         9         8 
dram[11]:        52        59        64        64        12        12         8         7         4         4        40        40        64        64        11         8 
maximum service time to same row:
dram[0]:     46264     49776     33088     32198     25560     20097     11793     18502     64089     59260    116768     93425     71416     86085    159804    210869 
dram[1]:     58891     45378     34143    144365     31963     28722     23110     25623     50353     48330    139371    213128    151389    156069    241175    194488 
dram[2]:    265583    271796    154937    170427     50248     44617     57277     78332     35627     41798    226437    243733     19743     23677    189982    181121 
dram[3]:    283006    108516    176822    186621     36786     72867     73569     61740     38500     41132    228927    181008     17009     25294    181874    180177 
dram[4]:    147629    149580    195236     16898     28022     80007     41450     42263     57758     75926    169182    153749     10900     17334    189261    191901 
dram[5]:    144477    154089     42765     39166     85241     84880     45271     58491     84475     85294     92910     99879     24502     32572    191121    192928 
dram[6]:    133811    198938     37817     35320     41886     37477     55822     53151     75637    146495    103322    107254     27109     32026    196004    201382 
dram[7]:     12605    220031     46048     83060     55544     52599     41083     42674    138902    127123    109740     51084      7113      9080    197459    198718 
dram[8]:    233014     44886     82171     77568    112330    113486    100770     95918    123107    221500     96239     81188     16349     13156    215642    226265 
dram[9]:     46303     45659     82787     87052    119733     88073     92336     80159    217465     67887     72156     66336     41601     43306    239780    250650 
dram[10]:     73774     63199    116625     33534    192018    174844     83244     99402     74193     58063     49985     48130     35302     33435    246008    188143 
dram[11]:     92167     54964     64800     75977    165386    180353     93321     69586     66081     54119     46771    125463     85819     68876    173285    153744 
average row accesses per activate:
dram[0]:  1.829268  1.716667  1.761539  1.734266  1.778846  1.476923  1.393103  1.415094  1.377953  1.323308  2.000000  1.733333  1.979798  2.166667  1.698529  1.734375 
dram[1]:  1.782353  1.783626  1.800000  1.675497  1.530435  1.605505  1.419753  1.369048  1.395161  1.516667  1.753968  1.815126  2.000000  2.052083  1.568627  1.560241 
dram[2]:  1.856250  1.760479  2.100775  1.992701  1.582609  1.500000  1.507692  1.397260  1.270270  1.328571  1.863636  1.962617  2.064516  2.000000  1.532051  1.546053 
dram[3]:  1.736527  1.894737  1.800000  1.798561  1.559322  1.650485  1.341463  1.389937  1.340741  1.370968  2.076923  2.051546  1.899160  2.252632  1.528662  1.485714 
dram[4]:  1.797468  1.696629  1.778523  1.650307  1.575758  1.396396  1.403846  1.335366  1.416667  1.310559  1.724638  1.858407  1.939130  1.919643  1.621622  1.397849 
dram[5]:  1.607330  1.643979  1.906475  2.047244  1.676471  1.607843  1.425806  1.354286  1.321918  1.455882  1.875000  1.729508  1.851240  2.000000  1.615894  1.469136 
dram[6]:  1.715909  1.610000  1.992188  1.755102  1.410853  1.669725  1.375000  1.346405  1.375000  1.574257  1.896552  1.864407  1.862903  2.134021  1.386243  1.403141 
dram[7]:  1.779762  1.812500  1.693750  1.818792  1.712963  1.512195  1.306250  1.379310  1.370370  1.374150  1.886957  1.905263  1.854839  1.918033  1.455090  1.512195 
dram[8]:  1.855172  1.910256  1.845070  1.769231  1.619565  2.118421  1.450820  1.554622  1.410959  1.366412  1.949495  2.019231  1.816176  1.955357  1.404624  1.448276 
dram[9]:  1.918239  1.803468  1.992593  2.115702  1.870968  1.689655  1.516129  1.350746  1.337662  1.298611  1.798387  1.775862  1.882883  2.058252  1.392265  1.420118 
dram[10]:  1.959732  2.132353  1.731544  1.825175  1.576087  1.478632  1.465116  1.503704  1.393162  1.470588  1.844037  1.747967  1.895652  2.123810  1.500000  1.500000 
dram[11]:  1.867089  2.094203  1.878788  1.643836  1.676190  1.458647  1.485714  1.453846  1.333333  1.485149  1.798387  1.979592  2.036364  1.910891  1.629630  1.486188 
average row locality = 42949/25898 = 1.658391
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       300       309       229       248       185       192       202       225       175       176       190       208       196       208       231       222 
dram[1]:       303       305       252       253       176       175       230       230       173       182       221       216       216       197       240       259 
dram[2]:       297       294       271       273       182       165       196       204       188       186       205       210       192       214       239       235 
dram[3]:       290       288       270       250       184       170       220       221       181       170       189       199       226       214       240       260 
dram[4]:       284       302       265       269       156       155       219       219       187       211       238       210       223       215       240       260 
dram[5]:       307       314       265       260       171       164       221       237       193       198       195       211       224       206       244       238 
dram[6]:       302       322       255       258       182       182       209       206       187       159       220       220       231       207       262       268 
dram[7]:       299       290       271       271       185       186       209       200       185       202       217       181       230       234       243       248 
dram[8]:       269       298       262       253       149       161       177       185       206       179       193       210       247       219       243       252 
dram[9]:       305       312       269       256       174       147       188       181       206       187       223       206       209       212       252       240 
dram[10]:       292       290       258       261       145       173       189       203       163       175       201       215       218       223       222       258 
dram[11]:       295       289       248       240       176       194       208       189       168       150       223       194       224       193       264       269 
total dram reads = 42949
bank skew: 322/145 = 2.22
chip skew: 3670/3486 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1632      1490      1470      1416      1507      1376      1574      1397      9653      9755      6823      6549      3348      2846      2349      2115
dram[1]:       1623      1556      1400      1513      1550      1548      1302      1359      9906      9205      6433      5988      3348      3612      2015      1885
dram[2]:       1619      1669      9271      1285      1466      1621      1584      1522     10186     10660      6313      6636      3450      3136      1956      2215
dram[3]:       1628      1639      1253      1394      1590      1618      1444      1483     10618     11064      6990      7000      3233      3445      1968      2025
dram[4]:      37602      1604      1307      1234      1836      1928      1430      1485     10429      9535      5741      6684      3146      3031      2077      2180
dram[5]:       1513      1372      1446      1575      1665      1727      1538      1348     10073      9703      6791      5819      3092      3110      2121      2107
dram[6]:       1487      1446      1425      1418      1615      1619      1517      1621      9995     12197      6536      6046      2968      3202      1915      1721
dram[7]:       1695      1688      1330      1318      1674      1453      1608      1631      9845      9145      6571      7519      3008      2926      2029      1798
dram[8]:       1790      1552      1341      1364      1739      1738      1823      1808      9244     10401      6638      6123      2755      2789      1908      1966
dram[9]:       1603      1439      1267      1382      1545      1835      1676      1753      9480     10275      5672      5993      3087      2937      1886      1999
dram[10]:       1539      1629      1338      1414      1780      1573      1506      1490     10765     10828      5842      6349      2900      3035      2203      1822
dram[11]:       1789      1763      1397      1529      1604      1355      1510      1681     10352     11560      5695      6141      2869      3089      1841      1857
maximum mf latency per bank:
dram[0]:        538       586       519       619       579       590       458       499       468       493       537       488       509       531       507       494
dram[1]:        568       481       565       626       526       495       511       513       505       484       537       479       545       499       461       466
dram[2]:        568       531       534       631       562       559       475       492       460       514       530       497       471       502       526       459
dram[3]:        604       555       584       644       568       551       459       504       470       504       508       461       455       507       449       528
dram[4]:        607       583       631       601       549       553       494       496       523       489       547       509       479       493       497       478
dram[5]:        600       594       556       615       569       542       485       450       550       491       475       477       517       458       497       482
dram[6]:        635       536       648       639       635       515       577       497       539       473       498       511       491       416       473       509
dram[7]:        654       557       648       646       655       566       480       488       481       552       592       465       476       472       453       521
dram[8]:        517       604       586       649       517       591       475       477       467       478       459       473       424       467       425       487
dram[9]:        517       635       549       611       617       543       552       455       463       474       498       441       469       437       446       454
dram[10]:        545       594       567       685       606       565       468       475       521       454       428       433       468       521       539       542
dram[11]:        549       652       593       656       538       623       522       455       467       614       483       462       478       601       470       540

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177873 n_act=2095 n_pre=2079 n_ref_event=0 n_req=3496 n_rd=3496 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001946
n_activity=187397 dram_eff=0.07462
bk0: 300a 7176851i bk1: 309a 7176114i bk2: 229a 7178151i bk3: 248a 7177400i bk4: 185a 7179526i bk5: 192a 7178346i bk6: 202a 7178214i bk7: 225a 7177401i bk8: 175a 7179135i bk9: 176a 7178826i bk10: 190a 7180795i bk11: 208a 7179541i bk12: 196a 7180603i bk13: 208a 7180735i bk14: 231a 7178908i bk15: 222a 7179265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402460
Row_Buffer_Locality_read = 0.402460
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178053
Bank_Level_Parallism_Col = 1.106323
Bank_Level_Parallism_Ready = 1.121204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080770 

BW Util details:
bwutil = 0.001946 
total_CMD = 7185525 
util_bw = 13984 
Wasted_Col = 46317 
Wasted_Row = 40837 
Idle = 7084387 

BW Util Bottlenecks: 
RCDc_limit = 48487 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177873 
Read = 3496 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2095 
n_pre = 2079 
n_ref = 0 
n_req = 3496 
total_req = 3496 

Dual Bus Interface Util: 
issued_total_row = 4174 
issued_total_col = 3496 
Row_Bus_Util =  0.000581 
CoL_Bus_Util = 0.000487 
Either_Row_CoL_Bus_Util = 0.001065 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002352 
queue_avg = 0.004641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.00464114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177523 n_act=2203 n_pre=2187 n_ref_event=0 n_req=3628 n_rd=3628 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00202
n_activity=194213 dram_eff=0.07472
bk0: 303a 7176705i bk1: 305a 7176590i bk2: 252a 7177714i bk3: 253a 7176778i bk4: 176a 7179043i bk5: 175a 7179519i bk6: 230a 7177390i bk7: 230a 7177014i bk8: 173a 7179156i bk9: 182a 7179387i bk10: 221a 7179173i bk11: 216a 7179589i bk12: 216a 7180130i bk13: 197a 7180866i bk14: 240a 7178039i bk15: 259a 7177267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.394157
Row_Buffer_Locality_read = 0.394157
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.186968
Bank_Level_Parallism_Col = 1.112276
Bank_Level_Parallism_Ready = 1.117275
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086905 

BW Util details:
bwutil = 0.002020 
total_CMD = 7185525 
util_bw = 14512 
Wasted_Col = 48140 
Wasted_Row = 42527 
Idle = 7080346 

BW Util Bottlenecks: 
RCDc_limit = 50911 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177523 
Read = 3628 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2203 
n_pre = 2187 
n_ref = 0 
n_req = 3628 
total_req = 3628 

Dual Bus Interface Util: 
issued_total_row = 4390 
issued_total_col = 3628 
Row_Bus_Util =  0.000611 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.001114 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002000 
queue_avg = 0.004797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.00479701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177777 n_act=2113 n_pre=2097 n_ref_event=0 n_req=3551 n_rd=3551 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001977
n_activity=185821 dram_eff=0.07644
bk0: 297a 7176854i bk1: 294a 7176465i bk2: 271a 7178084i bk3: 273a 7177627i bk4: 182a 7179140i bk5: 165a 7179214i bk6: 196a 7178844i bk7: 204a 7178095i bk8: 188a 7178030i bk9: 186a 7178551i bk10: 205a 7179957i bk11: 210a 7180252i bk12: 192a 7180899i bk13: 214a 7180144i bk14: 239a 7177749i bk15: 235a 7177932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.406646
Row_Buffer_Locality_read = 0.406646
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201316
Bank_Level_Parallism_Col = 1.121725
Bank_Level_Parallism_Ready = 1.133240
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092127 

BW Util details:
bwutil = 0.001977 
total_CMD = 7185525 
util_bw = 14204 
Wasted_Col = 46160 
Wasted_Row = 40521 
Idle = 7084640 

BW Util Bottlenecks: 
RCDc_limit = 48629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177777 
Read = 3551 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2113 
n_pre = 2097 
n_ref = 0 
n_req = 3551 
total_req = 3551 

Dual Bus Interface Util: 
issued_total_row = 4210 
issued_total_col = 3551 
Row_Bus_Util =  0.000586 
CoL_Bus_Util = 0.000494 
Either_Row_CoL_Bus_Util = 0.001078 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001678 
queue_avg = 0.005514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.00551358
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177678 n_act=2151 n_pre=2135 n_ref_event=0 n_req=3572 n_rd=3572 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001988
n_activity=192047 dram_eff=0.0744
bk0: 290a 7176663i bk1: 288a 7177304i bk2: 270a 7177299i bk3: 250a 7177519i bk4: 184a 7178873i bk5: 170a 7179743i bk6: 220a 7177231i bk7: 221a 7177488i bk8: 181a 7178593i bk9: 170a 7179261i bk10: 189a 7180970i bk11: 199a 7180769i bk12: 226a 7179553i bk13: 214a 7180857i bk14: 240a 7177804i bk15: 260a 7176888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399496
Row_Buffer_Locality_read = 0.399496
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176505
Bank_Level_Parallism_Col = 1.112853
Bank_Level_Parallism_Ready = 1.131718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087362 

BW Util details:
bwutil = 0.001988 
total_CMD = 7185525 
util_bw = 14288 
Wasted_Col = 47285 
Wasted_Row = 42280 
Idle = 7081672 

BW Util Bottlenecks: 
RCDc_limit = 49669 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 338 
rwq = 0 
CCDLc_limit_alone = 338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177678 
Read = 3572 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2151 
n_pre = 2135 
n_ref = 0 
n_req = 3572 
total_req = 3572 

Dual Bus Interface Util: 
issued_total_row = 4286 
issued_total_col = 3572 
Row_Bus_Util =  0.000596 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.001092 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001402 
queue_avg = 0.004489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0044893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177332 n_act=2289 n_pre=2273 n_ref_event=0 n_req=3653 n_rd=3653 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002034
n_activity=198083 dram_eff=0.07377
bk0: 284a 7176995i bk1: 302a 7176124i bk2: 265a 7177225i bk3: 269a 7176220i bk4: 156a 7179717i bk5: 155a 7179042i bk6: 219a 7177652i bk7: 219a 7177186i bk8: 187a 7178878i bk9: 211a 7177315i bk10: 238a 7178496i bk11: 210a 7179839i bk12: 223a 7179826i bk13: 215a 7179919i bk14: 240a 7178231i bk15: 260a 7175973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.375034
Row_Buffer_Locality_read = 0.375034
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.206634
Bank_Level_Parallism_Col = 1.118858
Bank_Level_Parallism_Ready = 1.130198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093557 

BW Util details:
bwutil = 0.002034 
total_CMD = 7185525 
util_bw = 14612 
Wasted_Col = 49925 
Wasted_Row = 43801 
Idle = 7077187 

BW Util Bottlenecks: 
RCDc_limit = 52663 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 344 
rwq = 0 
CCDLc_limit_alone = 344 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177332 
Read = 3653 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2289 
n_pre = 2273 
n_ref = 0 
n_req = 3653 
total_req = 3653 

Dual Bus Interface Util: 
issued_total_row = 4562 
issued_total_col = 3653 
Row_Bus_Util =  0.000635 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.001140 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002685 
queue_avg = 0.003311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.00331138
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177453 n_act=2233 n_pre=2217 n_ref_event=0 n_req=3648 n_rd=3648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=195508 dram_eff=0.07464
bk0: 307a 7175470i bk1: 314a 7175421i bk2: 265a 7177543i bk3: 260a 7178028i bk4: 171a 7179730i bk5: 164a 7179980i bk6: 221a 7177798i bk7: 237a 7176762i bk8: 193a 7178092i bk9: 198a 7178712i bk10: 195a 7180248i bk11: 211a 7179378i bk12: 224a 7179472i bk13: 206a 7180369i bk14: 244a 7177959i bk15: 238a 7177427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.389529
Row_Buffer_Locality_read = 0.389529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192601
Bank_Level_Parallism_Col = 1.109794
Bank_Level_Parallism_Ready = 1.114691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089019 

BW Util details:
bwutil = 0.002031 
total_CMD = 7185525 
util_bw = 14592 
Wasted_Col = 48770 
Wasted_Row = 43060 
Idle = 7079103 

BW Util Bottlenecks: 
RCDc_limit = 51341 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177453 
Read = 3648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2233 
n_pre = 2217 
n_ref = 0 
n_req = 3648 
total_req = 3648 

Dual Bus Interface Util: 
issued_total_row = 4450 
issued_total_col = 3648 
Row_Bus_Util =  0.000619 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.001123 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003221 
queue_avg = 0.003719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.003719
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177340 n_act=2271 n_pre=2255 n_ref_event=0 n_req=3670 n_rd=3670 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002043
n_activity=200193 dram_eff=0.07333
bk0: 302a 7176279i bk1: 322a 7174979i bk2: 255a 7178206i bk3: 258a 7177156i bk4: 182a 7178256i bk5: 182a 7179703i bk6: 209a 7177718i bk7: 206a 7177876i bk8: 187a 7178571i bk9: 159a 7180503i bk10: 220a 7179768i bk11: 220a 7179718i bk12: 231a 7179351i bk13: 207a 7180770i bk14: 262a 7176107i bk15: 268a 7175834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.382561
Row_Buffer_Locality_read = 0.382561
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178454
Bank_Level_Parallism_Col = 1.102344
Bank_Level_Parallism_Ready = 1.112165
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081674 

BW Util details:
bwutil = 0.002043 
total_CMD = 7185525 
util_bw = 14680 
Wasted_Col = 50059 
Wasted_Row = 44390 
Idle = 7076396 

BW Util Bottlenecks: 
RCDc_limit = 52537 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177340 
Read = 3670 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2271 
n_pre = 2255 
n_ref = 0 
n_req = 3670 
total_req = 3670 

Dual Bus Interface Util: 
issued_total_row = 4526 
issued_total_col = 3670 
Row_Bus_Util =  0.000630 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.001139 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001344 
queue_avg = 0.005413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.00541255
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177401 n_act=2248 n_pre=2232 n_ref_event=0 n_req=3651 n_rd=3651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002032
n_activity=199524 dram_eff=0.07319
bk0: 299a 7176762i bk1: 290a 7176756i bk2: 271a 7176520i bk3: 271a 7177087i bk4: 185a 7179667i bk5: 186a 7178742i bk6: 209a 7177375i bk7: 200a 7178144i bk8: 185a 7178809i bk9: 202a 7178069i bk10: 217a 7179685i bk11: 181a 7180767i bk12: 230a 7179494i bk13: 234a 7179428i bk14: 243a 7177248i bk15: 248a 7177412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.385922
Row_Buffer_Locality_read = 0.385922
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174594
Bank_Level_Parallism_Col = 1.103305
Bank_Level_Parallism_Ready = 1.107503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080361 

BW Util details:
bwutil = 0.002032 
total_CMD = 7185525 
util_bw = 14604 
Wasted_Col = 49626 
Wasted_Row = 44170 
Idle = 7077125 

BW Util Bottlenecks: 
RCDc_limit = 52130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177401 
Read = 3651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2248 
n_pre = 2232 
n_ref = 0 
n_req = 3651 
total_req = 3651 

Dual Bus Interface Util: 
issued_total_row = 4480 
issued_total_col = 3651 
Row_Bus_Util =  0.000623 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.001131 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000862 
queue_avg = 0.005651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.00565136
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177907 n_act=2076 n_pre=2060 n_ref_event=0 n_req=3503 n_rd=3503 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00195
n_activity=188695 dram_eff=0.07426
bk0: 269a 7177772i bk1: 298a 7176962i bk2: 262a 7177399i bk3: 253a 7177138i bk4: 149a 7180347i bk5: 161a 7181178i bk6: 177a 7179440i bk7: 185a 7179611i bk8: 206a 7178229i bk9: 179a 7178832i bk10: 193a 7180418i bk11: 210a 7180242i bk12: 247a 7178857i bk13: 219a 7179829i bk14: 243a 7176758i bk15: 252a 7176686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.409078
Row_Buffer_Locality_read = 0.409078
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179859
Bank_Level_Parallism_Col = 1.110635
Bank_Level_Parallism_Ready = 1.121169
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086510 

BW Util details:
bwutil = 0.001950 
total_CMD = 7185525 
util_bw = 14012 
Wasted_Col = 45732 
Wasted_Row = 41376 
Idle = 7084405 

BW Util Bottlenecks: 
RCDc_limit = 47929 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 319 
rwq = 0 
CCDLc_limit_alone = 319 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177907 
Read = 3503 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2076 
n_pre = 2060 
n_ref = 0 
n_req = 3503 
total_req = 3503 

Dual Bus Interface Util: 
issued_total_row = 4136 
issued_total_col = 3503 
Row_Bus_Util =  0.000576 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.001060 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002757 
queue_avg = 0.005222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.00522244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177727 n_act=2134 n_pre=2118 n_ref_event=0 n_req=3567 n_rd=3567 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001986
n_activity=190657 dram_eff=0.07484
bk0: 305a 7177142i bk1: 312a 7176203i bk2: 269a 7177789i bk3: 256a 7178541i bk4: 174a 7179933i bk5: 147a 7180331i bk6: 188a 7179375i bk7: 181a 7178817i bk8: 206a 7177834i bk9: 187a 7178148i bk10: 223a 7179322i bk11: 206a 7179817i bk12: 209a 7179986i bk13: 212a 7180408i bk14: 252a 7176562i bk15: 240a 7177125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.403420
Row_Buffer_Locality_read = 0.403420
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195659
Bank_Level_Parallism_Col = 1.129738
Bank_Level_Parallism_Ready = 1.143136
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102950 

BW Util details:
bwutil = 0.001986 
total_CMD = 7185525 
util_bw = 14268 
Wasted_Col = 46322 
Wasted_Row = 41464 
Idle = 7083471 

BW Util Bottlenecks: 
RCDc_limit = 49062 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177727 
Read = 3567 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2134 
n_pre = 2118 
n_ref = 0 
n_req = 3567 
total_req = 3567 

Dual Bus Interface Util: 
issued_total_row = 4252 
issued_total_col = 3567 
Row_Bus_Util =  0.000592 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.001085 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002693 
queue_avg = 0.003914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0039137
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177943 n_act=2064 n_pre=2048 n_ref_event=0 n_req=3486 n_rd=3486 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001941
n_activity=185920 dram_eff=0.075
bk0: 292a 7177621i bk1: 290a 7178207i bk2: 258a 7177182i bk3: 261a 7177430i bk4: 145a 7179960i bk5: 173a 7179303i bk6: 189a 7179044i bk7: 203a 7178704i bk8: 163a 7179673i bk9: 175a 7179595i bk10: 201a 7180073i bk11: 215a 7179250i bk12: 218a 7179790i bk13: 223a 7180336i bk14: 222a 7178280i bk15: 258a 7176879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.409639
Row_Buffer_Locality_read = 0.409639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177062
Bank_Level_Parallism_Col = 1.113421
Bank_Level_Parallism_Ready = 1.129466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092653 

BW Util details:
bwutil = 0.001941 
total_CMD = 7185525 
util_bw = 13944 
Wasted_Col = 45403 
Wasted_Row = 40643 
Idle = 7085535 

BW Util Bottlenecks: 
RCDc_limit = 47718 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177943 
Read = 3486 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2064 
n_pre = 2048 
n_ref = 0 
n_req = 3486 
total_req = 3486 

Dual Bus Interface Util: 
issued_total_row = 4112 
issued_total_col = 3486 
Row_Bus_Util =  0.000572 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.001055 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002110 
queue_avg = 0.004107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.00410715
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7185525 n_nop=7177856 n_act=2091 n_pre=2075 n_ref_event=0 n_req=3524 n_rd=3524 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001962
n_activity=189005 dram_eff=0.07458
bk0: 295a 7176808i bk1: 289a 7178192i bk2: 248a 7177999i bk3: 240a 7177190i bk4: 176a 7179617i bk5: 194a 7178409i bk6: 208a 7178157i bk7: 189a 7178944i bk8: 168a 7179133i bk9: 150a 7180433i bk10: 223a 7179332i bk11: 194a 7180591i bk12: 224a 7180100i bk13: 193a 7180604i bk14: 264a 7177575i bk15: 269a 7176375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.408343
Row_Buffer_Locality_read = 0.408343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180795
Bank_Level_Parallism_Col = 1.110606
Bank_Level_Parallism_Ready = 1.118213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088827 

BW Util details:
bwutil = 0.001962 
total_CMD = 7185525 
util_bw = 14096 
Wasted_Col = 46000 
Wasted_Row = 41297 
Idle = 7084132 

BW Util Bottlenecks: 
RCDc_limit = 48269 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 329 
rwq = 0 
CCDLc_limit_alone = 329 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7185525 
n_nop = 7177856 
Read = 3524 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2091 
n_pre = 2075 
n_ref = 0 
n_req = 3524 
total_req = 3524 

Dual Bus Interface Util: 
issued_total_row = 4166 
issued_total_col = 3524 
Row_Bus_Util =  0.000580 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.001067 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002738 
queue_avg = 0.005407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.00540712

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22739, Miss = 2020, Miss_rate = 0.089, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[1]: Access = 22363, Miss = 2100, Miss_rate = 0.094, Pending_hits = 93, Reservation_fails = 104
L2_cache_bank[2]: Access = 23293, Miss = 2127, Miss_rate = 0.091, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[3]: Access = 22646, Miss = 2129, Miss_rate = 0.094, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[4]: Access = 34066, Miss = 2082, Miss_rate = 0.061, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[5]: Access = 24232, Miss = 2093, Miss_rate = 0.086, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[6]: Access = 23791, Miss = 2114, Miss_rate = 0.089, Pending_hits = 63, Reservation_fails = 64
L2_cache_bank[7]: Access = 24082, Miss = 2084, Miss_rate = 0.087, Pending_hits = 94, Reservation_fails = 23
L2_cache_bank[8]: Access = 73232, Miss = 2124, Miss_rate = 0.029, Pending_hits = 70, Reservation_fails = 54
L2_cache_bank[9]: Access = 24568, Miss = 2153, Miss_rate = 0.088, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 24025, Miss = 2132, Miss_rate = 0.089, Pending_hits = 60, Reservation_fails = 63
L2_cache_bank[11]: Access = 23151, Miss = 2140, Miss_rate = 0.092, Pending_hits = 87, Reservation_fails = 63
L2_cache_bank[12]: Access = 23902, Miss = 2160, Miss_rate = 0.090, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[13]: Access = 23689, Miss = 2134, Miss_rate = 0.090, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[14]: Access = 24027, Miss = 2151, Miss_rate = 0.090, Pending_hits = 65, Reservation_fails = 154
L2_cache_bank[15]: Access = 23371, Miss = 2124, Miss_rate = 0.091, Pending_hits = 95, Reservation_fails = 46
L2_cache_bank[16]: Access = 23282, Miss = 2058, Miss_rate = 0.088, Pending_hits = 81, Reservation_fails = 13
L2_cache_bank[17]: Access = 22959, Miss = 2069, Miss_rate = 0.090, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[18]: Access = 23263, Miss = 2138, Miss_rate = 0.092, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[19]: Access = 22873, Miss = 2053, Miss_rate = 0.090, Pending_hits = 73, Reservation_fails = 96
L2_cache_bank[20]: Access = 21904, Miss = 2000, Miss_rate = 0.091, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[21]: Access = 23611, Miss = 2110, Miss_rate = 0.089, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[22]: Access = 22676, Miss = 2118, Miss_rate = 0.093, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[23]: Access = 22100, Miss = 2030, Miss_rate = 0.092, Pending_hits = 75, Reservation_fails = 169
L2_total_cache_accesses = 619845
L2_total_cache_misses = 50443
L2_total_cache_miss_rate = 0.0814
L2_total_cache_pending_hits = 1908
L2_total_cache_reservation_fails = 849
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 531411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1908
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43577
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 849
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=619845
icnt_total_pkts_simt_to_mem=619845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 619845
Req_Network_cycles = 2801958
Req_Network_injected_packets_per_cycle =       0.2212 
Req_Network_conflicts_per_cycle =       0.0537
Req_Network_conflicts_per_cycle_util =       0.6563
Req_Bank_Level_Parallism =       2.7023
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0207
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0092

Reply_Network_injected_packets_num = 619845
Reply_Network_cycles = 2801958
Reply_Network_injected_packets_per_cycle =        0.2212
Reply_Network_conflicts_per_cycle =        0.1043
Reply_Network_conflicts_per_cycle_util =       1.2673
Reply_Bank_Level_Parallism =       2.6883
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0192
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0074
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 43 sec (3763 sec)
gpgpu_simulation_rate = 1261 (inst/sec)
gpgpu_simulation_rate = 744 (cycle/sec)
gpgpu_silicon_slowdown = 1834677x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (193,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 5: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 266292
gpu_sim_insn = 5109068
gpu_ipc =      19.1860
gpu_tot_sim_cycle = 3068250
gpu_tot_sim_insn = 9857937
gpu_tot_ipc =       3.2129
gpu_tot_issued_cta = 239
gpu_occupancy = 42.5948% 
gpu_tot_occupancy = 25.6167% 
max_total_param_size = 0
gpu_stall_dramfull = 15706
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2716
partiton_level_parallism_total  =       0.3992
partiton_level_parallism_util =       6.8876
partiton_level_parallism_util_total  =       3.8611
L2_BW  =      99.2255 GB/Sec
L2_BW_total  =      17.4359 GB/Sec
gpu_total_sim_rate=2127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 42102, Miss = 23636, Miss_rate = 0.561, Pending_hits = 1886, Reservation_fails = 17139
	L1D_cache_core[1]: Access = 42700, Miss = 23775, Miss_rate = 0.557, Pending_hits = 2571, Reservation_fails = 17632
	L1D_cache_core[2]: Access = 100943, Miss = 33242, Miss_rate = 0.329, Pending_hits = 2435, Reservation_fails = 19313
	L1D_cache_core[3]: Access = 150398, Miss = 66404, Miss_rate = 0.442, Pending_hits = 2839, Reservation_fails = 20944
	L1D_cache_core[4]: Access = 101190, Miss = 54643, Miss_rate = 0.540, Pending_hits = 2733, Reservation_fails = 20602
	L1D_cache_core[5]: Access = 98130, Miss = 54308, Miss_rate = 0.553, Pending_hits = 3258, Reservation_fails = 21289
	L1D_cache_core[6]: Access = 89089, Miss = 48944, Miss_rate = 0.549, Pending_hits = 2454, Reservation_fails = 18405
	L1D_cache_core[7]: Access = 93070, Miss = 50471, Miss_rate = 0.542, Pending_hits = 2767, Reservation_fails = 19897
	L1D_cache_core[8]: Access = 75381, Miss = 43405, Miss_rate = 0.576, Pending_hits = 2700, Reservation_fails = 18207
	L1D_cache_core[9]: Access = 79397, Miss = 44618, Miss_rate = 0.562, Pending_hits = 2253, Reservation_fails = 19363
	L1D_cache_core[10]: Access = 71324, Miss = 39772, Miss_rate = 0.558, Pending_hits = 3057, Reservation_fails = 18688
	L1D_cache_core[11]: Access = 70233, Miss = 38494, Miss_rate = 0.548, Pending_hits = 2404, Reservation_fails = 18179
	L1D_cache_core[12]: Access = 66995, Miss = 36820, Miss_rate = 0.550, Pending_hits = 2987, Reservation_fails = 15965
	L1D_cache_core[13]: Access = 63408, Miss = 34020, Miss_rate = 0.537, Pending_hits = 2268, Reservation_fails = 15977
	L1D_cache_core[14]: Access = 62119, Miss = 34337, Miss_rate = 0.553, Pending_hits = 1559, Reservation_fails = 16898
	L1D_cache_core[15]: Access = 51603, Miss = 24899, Miss_rate = 0.483, Pending_hits = 1340, Reservation_fails = 14645
	L1D_cache_core[16]: Access = 70242, Miss = 36560, Miss_rate = 0.520, Pending_hits = 1846, Reservation_fails = 27647
	L1D_cache_core[17]: Access = 62680, Miss = 34368, Miss_rate = 0.548, Pending_hits = 2421, Reservation_fails = 24597
	L1D_cache_core[18]: Access = 61576, Miss = 34123, Miss_rate = 0.554, Pending_hits = 2673, Reservation_fails = 25371
	L1D_cache_core[19]: Access = 53976, Miss = 29801, Miss_rate = 0.552, Pending_hits = 2184, Reservation_fails = 24284
	L1D_cache_core[20]: Access = 52389, Miss = 30047, Miss_rate = 0.574, Pending_hits = 2072, Reservation_fails = 25038
	L1D_cache_core[21]: Access = 58551, Miss = 32410, Miss_rate = 0.554, Pending_hits = 2392, Reservation_fails = 22261
	L1D_cache_core[22]: Access = 51917, Miss = 28398, Miss_rate = 0.547, Pending_hits = 1793, Reservation_fails = 21672
	L1D_cache_core[23]: Access = 50510, Miss = 27903, Miss_rate = 0.552, Pending_hits = 2282, Reservation_fails = 21477
	L1D_cache_core[24]: Access = 47277, Miss = 25832, Miss_rate = 0.546, Pending_hits = 1955, Reservation_fails = 19558
	L1D_cache_core[25]: Access = 46178, Miss = 26211, Miss_rate = 0.568, Pending_hits = 2462, Reservation_fails = 18607
	L1D_cache_core[26]: Access = 43026, Miss = 24954, Miss_rate = 0.580, Pending_hits = 2212, Reservation_fails = 19086
	L1D_cache_core[27]: Access = 42755, Miss = 24284, Miss_rate = 0.568, Pending_hits = 2506, Reservation_fails = 17869
	L1D_cache_core[28]: Access = 43081, Miss = 24155, Miss_rate = 0.561, Pending_hits = 2332, Reservation_fails = 15036
	L1D_cache_core[29]: Access = 39511, Miss = 22786, Miss_rate = 0.577, Pending_hits = 1484, Reservation_fails = 17233
	L1D_total_cache_accesses = 1981751
	L1D_total_cache_misses = 1053620
	L1D_total_cache_miss_rate = 0.5317
	L1D_total_cache_pending_hits = 70125
	L1D_total_cache_reservation_fails = 592879
	L1D_cache_data_port_util = 0.064
	L1D_cache_fill_port_util = 0.075
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 848165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 767696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 592868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 234188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 70125
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61577

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 101245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 491623
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 239, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3331, 4929, 4377, 2964, 1741, 4215, 3476, 3720, 528, 1306, 317, 528, 487, 626, 646, 476, 3640, 546, 563, 626, 1092, 417, 490, 5265, 685, 432, 654, 740, 488, 464, 329, 518, 
gpgpu_n_tot_thrd_icount = 63730720
gpgpu_n_tot_w_icount = 1991585
gpgpu_n_stall_shd_mem = 825704
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1163189
gpgpu_n_mem_write_global = 61577
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2248959
gpgpu_n_store_insn = 80182
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 488448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 723122
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 102582
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:355658	W0_Idle:17124851	W0_Scoreboard:34155662	W1:939572	W2:299062	W3:148030	W4:83661	W5:57390	W6:42899	W7:36946	W8:32318	W9:27605	W10:24574	W11:21243	W12:19398	W13:18187	W14:16170	W15:13646	W16:13550	W17:12305	W18:10291	W19:8753	W20:9400	W21:8453	W22:8782	W23:9646	W24:9608	W25:9600	W26:7776	W27:7565	W28:7053	W29:6001	W30:5325	W31:4862	W32:71914
single_issue_nums: WS0:519098	WS1:507798	WS2:500653	WS3:464036	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8015072 {8:1001884,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2463080 {40:61577,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6452200 {40:161305,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40075360 {40:1001884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 492616 {8:61577,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6452200 {40:161305,}
maxmflatency = 3050 
max_icnt2mem_latency = 1651 
maxmrqlatency = 1714 
max_icnt2sh_latency = 201 
averagemflatency = 304 
avg_icnt2mem_latency = 82 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 6 
mrq_lat_table:76903 	795 	1297 	2593 	3676 	4191 	5780 	4135 	1198 	1001 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	784727 	336625 	95611 	7654 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	124338 	13670 	5956 	4113 	749233 	96319 	110408 	114851 	5636 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	778200 	224548 	130773 	58700 	20042 	10067 	2436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17393 	2427 	64 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        52        64        64        21        29        62        64        62        63        61        60        64        64        53        52 
dram[1]:        58        57        64        64        16        41        63        61        61        64        64        60        64        64        55        51 
dram[2]:        60        58        64        64        24        37        41        48        63        63        56        57        64        64        52        51 
dram[3]:        57        57        64        64        37        20        58        63        61        64        60        58        64        64        48        57 
dram[4]:        56        57        64        64        32        23        35        34        63        61        59        62        64        64        57        53 
dram[5]:        57        57        64        64        34        32        43        41        61        63        59        61        64        64        60        57 
dram[6]:        53        57        64        64        41        35        54        59        61        63        62        62        64        64        53        55 
dram[7]:        57        58        64        64        29        35        47        57        64        61        62        54        64        64        55        58 
dram[8]:        52        61        64        64        31        25        47        47        63        61        57        56        64        64        57        55 
dram[9]:        54        52        64        64        28        33        36        44        61        62        57        61        64        64        56        55 
dram[10]:        54        54        64        64        36        30        49        36        62        64        61        60        64        64        50        55 
dram[11]:        52        59        64        64        26        19        59        47        63        63        59        58        64        64        53        55 
maximum service time to same row:
dram[0]:     46264     49776     33088     32198     25560     20097     13499     18945     64089     59260    116768     93425     71416     86085    159804    210869 
dram[1]:     58891     45378     34143    144365     31963     28722     34428     30092     50353     48330    139371    213128    151389    156069    241175    194488 
dram[2]:    265583    271796    154937    170427     50248     52421     57277     78332     35627     41798    226437    243733     19743     37804    189982    181121 
dram[3]:    283006    108516    176822    186621     54250     72867     73569     61740     38500     41132    228927    181008     44124     25294    181874    180177 
dram[4]:    147629    149580    195236     16898     28901     80007     41450     42263     57758     75926    169182    153749     27978     23804    189261    191901 
dram[5]:    144477    154089     42765     39166     85241     84880     45271     58491     84475     85294     92910     99879     24502     32572    191121    192928 
dram[6]:    133811    198938     37817     35320     41886     63059     55822     53151     75637    146495    103322    107254     27109     57558    196004    201382 
dram[7]:     20034    220031     46048     83060     75849     52599     41083     42674    138902    127123    109740     51084     62075     89790    197459    198718 
dram[8]:    233014     44886     82171     77568    112330    113486    100770     95918    123107    221500     96239     81188     16349     13156    215642    226265 
dram[9]:     46303     45659     82787     87052    119733     88073     92336     80159    217465     67887     72156     66336     41601     43306    239780    250650 
dram[10]:     73774     63199    116625     42177    192018    174844     83244     99402     74193     58063     49985     48130     35302     33435    246008    188143 
dram[11]:     92167     54964     64800     85066    165386    180353     93321     69586     66081     54119     46771    125463     85819     68876    173285    153744 
average row accesses per activate:
dram[0]:  1.886667  1.926667  1.713068  1.719444  1.745223  1.611111  1.808664  1.858696  1.737226  1.612795  1.894737  1.798611  1.872180  2.023809  1.868421  1.905882 
dram[1]:  1.890365  1.955326  1.709239  1.666667  1.627628  1.707937  1.808874  1.771812  1.613636  1.638225  1.823529  1.797251  1.907749  1.926070  1.746528  1.747508 
dram[2]:  1.854305  1.867550  1.866469  1.809384  1.611276  1.679128  1.864662  1.773852  1.563518  1.578947  1.815603  1.944238  1.944882  1.980315  1.756944  1.916667 
dram[3]:  1.856678  2.010676  1.743802  1.792899  1.779221  1.720779  1.674342  1.726962  1.698246  1.670251  1.917969  2.024490  1.904059  2.163793  1.728188  1.675000 
dram[4]:  1.898305  1.857143  1.724518  1.719577  1.711475  1.602446  1.753472  1.669935  1.731183  1.555891  1.820069  1.949416  2.019763  1.927203  1.788732  1.671924 
dram[5]:  1.843450  1.854890  1.817919  1.817365  1.727564  1.634675  1.700000  1.661392  1.590759  1.722628  1.928287  1.895131  1.951311  1.916667  1.996063  1.744898 
dram[6]:  1.866667  1.850467  1.790087  1.700831  1.575668  1.692063  1.780919  1.760563  1.703180  1.849206  1.996047  1.943182  1.849123  1.923077  1.648734  1.664577 
dram[7]:  1.884488  1.978723  1.720109  1.803371  1.743421  1.620482  1.748252  1.748252  1.659933  1.640264  1.877323  1.900000  1.884892  1.958955  1.712838  1.866667 
dram[8]:  2.037736  1.986014  1.822485  1.746479  1.807018  1.819113  1.864341  1.891473  1.682119  1.585526  1.924901  1.912879  1.876761  1.913208  1.901887  1.761246 
dram[9]:  2.028470  1.889251  1.883929  1.882883  1.840532  1.650794  1.820225  1.739437  1.641638  1.660839  1.788396  1.957031  1.833935  1.957854  1.718121  1.731959 
dram[10]:  1.957143  1.930556  1.659401  1.787356  1.652597  1.611940  1.864469  1.763066  1.845850  1.725632  1.866920  1.824373  1.869091  2.056000  1.752688  1.732673 
dram[11]:  2.134100  2.124031  1.766017  1.666667  1.754098  1.676737  1.789474  1.772563  1.705674  1.788462  1.813149  1.837638  1.942966  1.871698  1.874101  1.718850 
average row locality = 101744/56624 = 1.796835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       565       578       602       618       547       550       488       500       474       477       502       517       498       510       497       486 
dram[1]:       569       568       628       605       540       536       517       516       493       480       527       523       517       495       503       526 
dram[2]:       560       564       629       616       541       537       484       490       480       480       511       521       494       503       506       506 
dram[3]:       570       565       633       606       546       528       497       494       482       466       491       496       516       502       515       536 
dram[4]:       560       572       626       650       520       522       493       499       481       512       526       501       511       503       508       530 
dram[5]:       577       587       629       607       537       526       498       513       480       472       484       505       521       506       507       513 
dram[6]:       588       594       614       614       529       531       492       488       481       464       505       512       527       500       521       531 
dram[7]:       570       558       633       641       528       536       488       488       490       495       505       475       524       525       507       504 
dram[8]:       540       567       615       620       513       531       469       476       504       479       487       505       533       507       504       509 
dram[9]:       570       580       633       626       552       518       474       482       481       475       524       501       508       511       512       504 
dram[10]:       548       556       609       622       507       538       497       494       465       476       490       509       514       514       489       525 
dram[11]:       557       548       634       600       533       553       498       479       477       461       523       498       511       496       521       538 
total dram reads = 101341
bank skew: 650/461 = 1.41
chip skew: 8543/8353 = 1.02
number of total write accesses:
dram[0]:         4         0         4         4         4         4        52        52         8         8         8         4         0         0         0         0 
dram[1]:         0         4         4         0         8         8        52        48        16         0         0         0         0         0         0         0 
dram[2]:         0         0         0         4         8         8        48        48         0         0         4         8         0         0         0         0 
dram[3]:         0         0         0         0         8         8        48        48         8         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8        48        48         8        12         0         0         0         0         0         0 
dram[5]:         0         4         0         0         8         8        48        48         8         0         0         4         0         0         0         0 
dram[6]:         0         0         0         0         8         8        48        48         4         8         0         4         0         0         0         0 
dram[7]:         4         0         0         4         8         8        48        48        12         8         0         0         0         0         0         0 
dram[8]:         0         4         4         0         8         8        48        48        16        12         0         0         0         0         0         0 
dram[9]:         0         0         0         4         8         8        48        48         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8        48        48         8         8         4         0         0         0         0         0 
dram[11]:         0         0         0         0         8         8        48        48        16        16         4         0         0         0         0         0 
total dram writes = 1612
min_bank_accesses = 0!
chip skew: 152/116 = 1.31
average mf latency per bank:
dram[0]:       2167      2124      2053      1988      2001      2150      1889      1731      7674      8256      5811      5930      3361      3160      2829      2517
dram[1]:       2154      2062      1941      1939      2161      2120      1816      1953      7635      7656      5894      5612      3609      3600      2536      2359
dram[2]:       2157      2345     13318      2006      2108      2263      2027      2005      8583     10026      5687      6015      3525      3468      2308      2732
dram[3]:       2331      2120      2004      1948      2285      2077      2026      1938      8954      8833      6194      6326      3557      3698      2429      2426
dram[4]:      20395      2232      1885      2122      2230      2462      1848      2028      8868      9135      5748      6519      3444      3492      2472      2811
dram[5]:       1960      1888      1955      1933      2128      1953      1892      1748      8840      8966      6050      5302      3433      3190      2523      2382
dram[6]:       2055      1958      1954      1936      2105      1943      1942      2062      8812      9444      6358      5871      3185      3420      2387      2372
dram[7]:       2110      2235      1905      1955      2070      2032      2007      2012      8079      8382      6311      6481      3296      3233      2469      2324
dram[8]:       2294      2118      2000      2108      2272      2265      2052      2012      8194      8357      6016      5571      3217      3076      2483      2450
dram[9]:       2219      1968      1997      1950      2215      2145      2098      2051      8994      8661      5673      5554      3296      3030      2466      2406
dram[10]:       2263      2180      2231      2090      2336      2078      2046      1967      8265      8387      5569      6101      3222      3298      2679      2377
dram[11]:       2309      2194      1977      2086      2127      1951      2114      1883      7796      7856      5635      5574      3049      2985      2462      2419
maximum mf latency per bank:
dram[0]:       1431      1495      1626      1449      1565      2047      2187      1851      2104      1259      1440      1337      1451      1329      1385      1418
dram[1]:       1632      1564      1487      1614      1559      1479      2325      2297      1491      1522      1400      1549      1458      1504      1592      1394
dram[2]:       1549      1849      1620      2483      1586      1696      1822      2469      1567      1591      1696      1738      1645      1667      1513      1747
dram[3]:       1629      1512      1946      1674      1843      1585      2522      2698      1624      1508      1595      1534      1661      1585      1776      1600
dram[4]:       1152      1963      1340      2097      1979      2027      1761      2547      2071      1931      1106      2219      1410      2076      1355      2011
dram[5]:       1413      1323      1374      1214      1896      1476      1676      1620      1499      1256      1555      1250      1292      1170      1323      1313
dram[6]:       1653      1404      1426      1529      1582      1518      1810      2102      1700      1568      1586      1544      1463      1652      1427      1425
dram[7]:       1486      1606      1572      1632      1660      1613      2300      1866      1371      1576      1578      1623      1618      1837      1524      1627
dram[8]:       1429      1933      1770      1811      1643      1740      2387      2266      1552      1506      1625      1704      1547      1894      1579      1745
dram[9]:       1620      1665      1747      2254      1624      1726      1668      1692      1682      1673      1672      1911      1739      1595      1773      1524
dram[10]:       1842      1489      2129      1658      1803      1620      2997      1679      3050      1520      1870      1379      1942      1525      1833      1401
dram[11]:       1576      1343      1799      1498      1552      1629      2561      1337      1616      1472      1425      1442      1524      1294      1420      1334

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850756 n_act=4691 n_pre=4675 n_ref_event=0 n_req=8447 n_rd=8409 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.004352
n_activity=313322 dram_eff=0.1093
bk0: 565a 7846599i bk1: 578a 7846907i bk2: 602a 7843163i bk3: 618a 7842484i bk4: 547a 7844569i bk5: 550a 7842623i bk6: 488a 7846653i bk7: 500a 7846961i bk8: 474a 7847293i bk9: 477a 7847048i bk10: 502a 7848374i bk11: 517a 7847355i bk12: 498a 7849546i bk13: 510a 7849588i bk14: 497a 7849095i bk15: 486a 7851018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.445365
Row_Buffer_Locality_read = 0.445118
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.972428
Bank_Level_Parallism_Col = 1.808380
Bank_Level_Parallism_Ready = 1.987595
write_to_read_ratio_blp_rw_average = 0.022100
GrpLevelPara = 1.349948 

BW Util details:
bwutil = 0.004352 
total_CMD = 7868420 
util_bw = 34244 
Wasted_Col = 86399 
Wasted_Row = 68388 
Idle = 7679389 

BW Util Bottlenecks: 
RCDc_limit = 95174 
RCDWRc_limit = 129 
WTRc_limit = 1342 
RTWc_limit = 2812 
CCDLc_limit = 2140 
rwq = 0 
CCDLc_limit_alone = 1758 
WTRc_limit_alone = 1270 
RTWc_limit_alone = 2502 

Commands details: 
total_CMD = 7868420 
n_nop = 7850756 
Read = 8409 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 4691 
n_pre = 4675 
n_ref = 0 
n_req = 8447 
total_req = 8561 

Dual Bus Interface Util: 
issued_total_row = 9366 
issued_total_col = 8561 
Row_Bus_Util =  0.001190 
CoL_Bus_Util = 0.001088 
Either_Row_CoL_Bus_Util = 0.002245 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.014889 
queue_avg = 0.077380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.07738
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850273 n_act=4865 n_pre=4849 n_ref_event=0 n_req=8578 n_rd=8543 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004414
n_activity=324874 dram_eff=0.1069
bk0: 569a 7846859i bk1: 568a 7847327i bk2: 628a 7842107i bk3: 605a 7842884i bk4: 540a 7843625i bk5: 536a 7844318i bk6: 517a 7844772i bk7: 516a 7843979i bk8: 493a 7844979i bk9: 480a 7846850i bk10: 527a 7847592i bk11: 523a 7847132i bk12: 517a 7848302i bk13: 495a 7848797i bk14: 503a 7848065i bk15: 526a 7847995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433434
Row_Buffer_Locality_read = 0.433103
Row_Buffer_Locality_write = 0.514286
Bank_Level_Parallism = 1.982277
Bank_Level_Parallism_Col = 1.813976
Bank_Level_Parallism_Ready = 2.000793
write_to_read_ratio_blp_rw_average = 0.022894
GrpLevelPara = 1.342058 

BW Util details:
bwutil = 0.004414 
total_CMD = 7868420 
util_bw = 34732 
Wasted_Col = 89723 
Wasted_Row = 70717 
Idle = 7673248 

BW Util Bottlenecks: 
RCDc_limit = 99500 
RCDWRc_limit = 65 
WTRc_limit = 893 
RTWc_limit = 3942 
CCDLc_limit = 2091 
rwq = 0 
CCDLc_limit_alone = 1703 
WTRc_limit_alone = 844 
RTWc_limit_alone = 3603 

Commands details: 
total_CMD = 7868420 
n_nop = 7850273 
Read = 8543 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4865 
n_pre = 4849 
n_ref = 0 
n_req = 8578 
total_req = 8683 

Dual Bus Interface Util: 
issued_total_row = 9714 
issued_total_col = 8683 
Row_Bus_Util =  0.001235 
CoL_Bus_Util = 0.001104 
Either_Row_CoL_Bus_Util = 0.002306 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.013776 
queue_avg = 0.079979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0799795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850754 n_act=4717 n_pre=4701 n_ref_event=0 n_req=8454 n_rd=8422 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.004346
n_activity=310894 dram_eff=0.11
bk0: 560a 7847178i bk1: 564a 7847451i bk2: 629a 7845354i bk3: 616a 7843844i bk4: 541a 7843582i bk5: 537a 7843945i bk6: 484a 7845999i bk7: 490a 7844700i bk8: 480a 7847069i bk9: 480a 7847102i bk10: 511a 7848351i bk11: 521a 7849243i bk12: 494a 7849602i bk13: 503a 7850005i bk14: 506a 7849941i bk15: 506a 7850446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.442749
Row_Buffer_Locality_read = 0.442057
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.957517
Bank_Level_Parallism_Col = 1.692812
Bank_Level_Parallism_Ready = 1.688592
write_to_read_ratio_blp_rw_average = 0.024098
GrpLevelPara = 1.334674 

BW Util details:
bwutil = 0.004346 
total_CMD = 7868420 
util_bw = 34200 
Wasted_Col = 86384 
Wasted_Row = 67352 
Idle = 7680484 

BW Util Bottlenecks: 
RCDc_limit = 96004 
RCDWRc_limit = 73 
WTRc_limit = 700 
RTWc_limit = 2759 
CCDLc_limit = 2372 
rwq = 0 
CCDLc_limit_alone = 2079 
WTRc_limit_alone = 653 
RTWc_limit_alone = 2513 

Commands details: 
total_CMD = 7868420 
n_nop = 7850754 
Read = 8422 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 4717 
n_pre = 4701 
n_ref = 0 
n_req = 8454 
total_req = 8550 

Dual Bus Interface Util: 
issued_total_row = 9418 
issued_total_col = 8550 
Row_Bus_Util =  0.001197 
CoL_Bus_Util = 0.001087 
Either_Row_CoL_Bus_Util = 0.002245 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.017095 
queue_avg = 0.080005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0800048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850751 n_act=4694 n_pre=4678 n_ref_event=0 n_req=8473 n_rd=8443 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.004353
n_activity=312968 dram_eff=0.1094
bk0: 570a 7846715i bk1: 565a 7848318i bk2: 633a 7843547i bk3: 606a 7844634i bk4: 546a 7844525i bk5: 528a 7844100i bk6: 497a 7844191i bk7: 494a 7844291i bk8: 482a 7847662i bk9: 466a 7847820i bk10: 491a 7848920i bk11: 496a 7849318i bk12: 516a 7848687i bk13: 502a 7850191i bk14: 515a 7848983i bk15: 536a 7847265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.446713
Row_Buffer_Locality_read = 0.446168
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.969538
Bank_Level_Parallism_Col = 1.772942
Bank_Level_Parallism_Ready = 1.865615
write_to_read_ratio_blp_rw_average = 0.021713
GrpLevelPara = 1.340771 

BW Util details:
bwutil = 0.004353 
total_CMD = 7868420 
util_bw = 34252 
Wasted_Col = 86559 
Wasted_Row = 68405 
Idle = 7679204 

BW Util Bottlenecks: 
RCDc_limit = 95694 
RCDWRc_limit = 44 
WTRc_limit = 845 
RTWc_limit = 3216 
CCDLc_limit = 2261 
rwq = 0 
CCDLc_limit_alone = 1846 
WTRc_limit_alone = 781 
RTWc_limit_alone = 2865 

Commands details: 
total_CMD = 7868420 
n_nop = 7850751 
Read = 8443 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 4694 
n_pre = 4678 
n_ref = 0 
n_req = 8473 
total_req = 8563 

Dual Bus Interface Util: 
issued_total_row = 9372 
issued_total_col = 8563 
Row_Bus_Util =  0.001191 
CoL_Bus_Util = 0.001088 
Either_Row_CoL_Bus_Util = 0.002246 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.015055 
queue_avg = 0.078536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0785364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850356 n_act=4847 n_pre=4831 n_ref_event=0 n_req=8547 n_rd=8514 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.004395
n_activity=327346 dram_eff=0.1056
bk0: 560a 7848097i bk1: 572a 7847524i bk2: 626a 7844788i bk3: 650a 7842668i bk4: 520a 7845027i bk5: 522a 7842424i bk6: 493a 7846466i bk7: 499a 7844007i bk8: 481a 7847716i bk9: 512a 7846542i bk10: 526a 7848609i bk11: 501a 7850416i bk12: 511a 7850616i bk13: 503a 7850361i bk14: 508a 7849234i bk15: 530a 7847370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433602
Row_Buffer_Locality_read = 0.433521
Row_Buffer_Locality_write = 0.454545
Bank_Level_Parallism = 1.879853
Bank_Level_Parallism_Col = 1.747738
Bank_Level_Parallism_Ready = 1.779925
write_to_read_ratio_blp_rw_average = 0.027638
GrpLevelPara = 1.343433 

BW Util details:
bwutil = 0.004395 
total_CMD = 7868420 
util_bw = 34584 
Wasted_Col = 89886 
Wasted_Row = 72146 
Idle = 7671804 

BW Util Bottlenecks: 
RCDc_limit = 99308 
RCDWRc_limit = 65 
WTRc_limit = 1051 
RTWc_limit = 4263 
CCDLc_limit = 2388 
rwq = 0 
CCDLc_limit_alone = 2011 
WTRc_limit_alone = 1002 
RTWc_limit_alone = 3935 

Commands details: 
total_CMD = 7868420 
n_nop = 7850356 
Read = 8514 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 4847 
n_pre = 4831 
n_ref = 0 
n_req = 8547 
total_req = 8646 

Dual Bus Interface Util: 
issued_total_row = 9678 
issued_total_col = 8646 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.001099 
Either_Row_CoL_Bus_Util = 0.002296 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.014393 
queue_avg = 0.078509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0785094
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850600 n_act=4741 n_pre=4725 n_ref_event=0 n_req=8494 n_rd=8462 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.004367
n_activity=323646 dram_eff=0.1062
bk0: 577a 7846720i bk1: 587a 7846482i bk2: 629a 7844285i bk3: 607a 7845295i bk4: 537a 7845257i bk5: 526a 7845208i bk6: 498a 7844202i bk7: 513a 7844270i bk8: 480a 7847356i bk9: 472a 7849794i bk10: 484a 7850580i bk11: 505a 7849924i bk12: 521a 7849563i bk13: 506a 7849679i bk14: 507a 7850795i bk15: 513a 7848537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.442548
Row_Buffer_Locality_read = 0.442212
Row_Buffer_Locality_write = 0.531250
Bank_Level_Parallism = 1.880562
Bank_Level_Parallism_Col = 1.767785
Bank_Level_Parallism_Ready = 1.924980
write_to_read_ratio_blp_rw_average = 0.019125
GrpLevelPara = 1.329173 

BW Util details:
bwutil = 0.004367 
total_CMD = 7868420 
util_bw = 34360 
Wasted_Col = 88488 
Wasted_Row = 70580 
Idle = 7674992 

BW Util Bottlenecks: 
RCDc_limit = 97165 
RCDWRc_limit = 70 
WTRc_limit = 1391 
RTWc_limit = 1970 
CCDLc_limit = 1816 
rwq = 0 
CCDLc_limit_alone = 1534 
WTRc_limit_alone = 1284 
RTWc_limit_alone = 1795 

Commands details: 
total_CMD = 7868420 
n_nop = 7850600 
Read = 8462 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 4741 
n_pre = 4725 
n_ref = 0 
n_req = 8494 
total_req = 8590 

Dual Bus Interface Util: 
issued_total_row = 9466 
issued_total_col = 8590 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.001092 
Either_Row_CoL_Bus_Util = 0.002265 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013244 
queue_avg = 0.071406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0714062
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850471 n_act=4796 n_pre=4780 n_ref_event=0 n_req=8523 n_rd=8491 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.004382
n_activity=328448 dram_eff=0.105
bk0: 588a 7847510i bk1: 594a 7847039i bk2: 614a 7845475i bk3: 614a 7844043i bk4: 529a 7842855i bk5: 531a 7846835i bk6: 492a 7845862i bk7: 488a 7845651i bk8: 481a 7849373i bk9: 464a 7850309i bk10: 505a 7851475i bk11: 512a 7849777i bk12: 527a 7849305i bk13: 500a 7850082i bk14: 521a 7848405i bk15: 531a 7847802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437874
Row_Buffer_Locality_read = 0.437404
Row_Buffer_Locality_write = 0.562500
Bank_Level_Parallism = 1.829338
Bank_Level_Parallism_Col = 1.606439
Bank_Level_Parallism_Ready = 1.545746
write_to_read_ratio_blp_rw_average = 0.026643
GrpLevelPara = 1.311954 

BW Util details:
bwutil = 0.004382 
total_CMD = 7868420 
util_bw = 34476 
Wasted_Col = 90174 
Wasted_Row = 72011 
Idle = 7671759 

BW Util Bottlenecks: 
RCDc_limit = 98557 
RCDWRc_limit = 58 
WTRc_limit = 836 
RTWc_limit = 2845 
CCDLc_limit = 2152 
rwq = 0 
CCDLc_limit_alone = 1763 
WTRc_limit_alone = 774 
RTWc_limit_alone = 2518 

Commands details: 
total_CMD = 7868420 
n_nop = 7850471 
Read = 8491 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 4796 
n_pre = 4780 
n_ref = 0 
n_req = 8523 
total_req = 8619 

Dual Bus Interface Util: 
issued_total_row = 9576 
issued_total_col = 8619 
Row_Bus_Util =  0.001217 
CoL_Bus_Util = 0.001095 
Either_Row_CoL_Bus_Util = 0.002281 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.013705 
queue_avg = 0.073250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0732503
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850560 n_act=4754 n_pre=4738 n_ref_event=0 n_req=8502 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004375
n_activity=321655 dram_eff=0.107
bk0: 570a 7846943i bk1: 558a 7846835i bk2: 633a 7843391i bk3: 641a 7842988i bk4: 528a 7845359i bk5: 536a 7843699i bk6: 488a 7843890i bk7: 488a 7845409i bk8: 490a 7847462i bk9: 495a 7847191i bk10: 505a 7849097i bk11: 475a 7849298i bk12: 524a 7848328i bk13: 525a 7848551i bk14: 507a 7847869i bk15: 504a 7849233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.441543
Row_Buffer_Locality_read = 0.441361
Row_Buffer_Locality_write = 0.485714
Bank_Level_Parallism = 1.942954
Bank_Level_Parallism_Col = 1.741897
Bank_Level_Parallism_Ready = 1.864166
write_to_read_ratio_blp_rw_average = 0.022451
GrpLevelPara = 1.341244 

BW Util details:
bwutil = 0.004375 
total_CMD = 7868420 
util_bw = 34428 
Wasted_Col = 88794 
Wasted_Row = 70592 
Idle = 7674606 

BW Util Bottlenecks: 
RCDc_limit = 97494 
RCDWRc_limit = 77 
WTRc_limit = 772 
RTWc_limit = 2741 
CCDLc_limit = 1911 
rwq = 0 
CCDLc_limit_alone = 1624 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2499 

Commands details: 
total_CMD = 7868420 
n_nop = 7850560 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4754 
n_pre = 4738 
n_ref = 0 
n_req = 8502 
total_req = 8607 

Dual Bus Interface Util: 
issued_total_row = 9492 
issued_total_col = 8607 
Row_Bus_Util =  0.001206 
CoL_Bus_Util = 0.001094 
Either_Row_CoL_Bus_Util = 0.002270 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013382 
queue_avg = 0.082886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0828859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7851043 n_act=4570 n_pre=4554 n_ref_event=0 n_req=8396 n_rd=8359 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.004325
n_activity=310410 dram_eff=0.1096
bk0: 540a 7848869i bk1: 567a 7847156i bk2: 615a 7844637i bk3: 620a 7843280i bk4: 513a 7845681i bk5: 531a 7844675i bk6: 469a 7846328i bk7: 476a 7846167i bk8: 504a 7846971i bk9: 479a 7847019i bk10: 487a 7849355i bk11: 505a 7849087i bk12: 533a 7848131i bk13: 507a 7849539i bk14: 504a 7849557i bk15: 509a 7848934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.456408
Row_Buffer_Locality_read = 0.456275
Row_Buffer_Locality_write = 0.486486
Bank_Level_Parallism = 1.980338
Bank_Level_Parallism_Col = 1.847873
Bank_Level_Parallism_Ready = 2.026313
write_to_read_ratio_blp_rw_average = 0.024974
GrpLevelPara = 1.365826 

BW Util details:
bwutil = 0.004325 
total_CMD = 7868420 
util_bw = 34028 
Wasted_Col = 84094 
Wasted_Row = 67139 
Idle = 7683159 

BW Util Bottlenecks: 
RCDc_limit = 92235 
RCDWRc_limit = 104 
WTRc_limit = 1608 
RTWc_limit = 2610 
CCDLc_limit = 1883 
rwq = 0 
CCDLc_limit_alone = 1504 
WTRc_limit_alone = 1430 
RTWc_limit_alone = 2409 

Commands details: 
total_CMD = 7868420 
n_nop = 7851043 
Read = 8359 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 4570 
n_pre = 4554 
n_ref = 0 
n_req = 8396 
total_req = 8507 

Dual Bus Interface Util: 
issued_total_row = 9124 
issued_total_col = 8507 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.001081 
Either_Row_CoL_Bus_Util = 0.002208 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014617 
queue_avg = 0.080605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.080605
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850795 n_act=4685 n_pre=4669 n_ref_event=0 n_req=8480 n_rd=8451 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.004355
n_activity=319236 dram_eff=0.1073
bk0: 570a 7848968i bk1: 580a 7846863i bk2: 633a 7845305i bk3: 626a 7844414i bk4: 552a 7845058i bk5: 518a 7844137i bk6: 474a 7846756i bk7: 482a 7845650i bk8: 481a 7847543i bk9: 475a 7847242i bk10: 524a 7847052i bk11: 501a 7849383i bk12: 508a 7848432i bk13: 511a 7849234i bk14: 512a 7848508i bk15: 504a 7848652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.448231
Row_Buffer_Locality_read = 0.447403
Row_Buffer_Locality_write = 0.689655
Bank_Level_Parallism = 1.946441
Bank_Level_Parallism_Col = 1.702917
Bank_Level_Parallism_Ready = 1.780786
write_to_read_ratio_blp_rw_average = 0.017788
GrpLevelPara = 1.332148 

BW Util details:
bwutil = 0.004355 
total_CMD = 7868420 
util_bw = 34268 
Wasted_Col = 86279 
Wasted_Row = 69292 
Idle = 7678581 

BW Util Bottlenecks: 
RCDc_limit = 95384 
RCDWRc_limit = 25 
WTRc_limit = 732 
RTWc_limit = 2102 
CCDLc_limit = 1954 
rwq = 0 
CCDLc_limit_alone = 1711 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1895 

Commands details: 
total_CMD = 7868420 
n_nop = 7850795 
Read = 8451 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 4685 
n_pre = 4669 
n_ref = 0 
n_req = 8480 
total_req = 8567 

Dual Bus Interface Util: 
issued_total_row = 9354 
issued_total_col = 8567 
Row_Bus_Util =  0.001189 
CoL_Bus_Util = 0.001089 
Either_Row_CoL_Bus_Util = 0.002240 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.016794 
queue_avg = 0.079494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0794939
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850961 n_act=4671 n_pre=4655 n_ref_event=0 n_req=8386 n_rd=8353 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.004313
n_activity=309573 dram_eff=0.1096
bk0: 548a 7847936i bk1: 556a 7848319i bk2: 609a 7842467i bk3: 622a 7843130i bk4: 507a 7843972i bk5: 538a 7844309i bk6: 497a 7845436i bk7: 494a 7845799i bk8: 465a 7848258i bk9: 476a 7849130i bk10: 490a 7848966i bk11: 509a 7848574i bk12: 514a 7847806i bk13: 514a 7849407i bk14: 489a 7849173i bk15: 525a 7846956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443716
Row_Buffer_Locality_read = 0.442955
Row_Buffer_Locality_write = 0.636364
Bank_Level_Parallism = 1.992549
Bank_Level_Parallism_Col = 1.740798
Bank_Level_Parallism_Ready = 1.769141
write_to_read_ratio_blp_rw_average = 0.028003
GrpLevelPara = 1.349733 

BW Util details:
bwutil = 0.004313 
total_CMD = 7868420 
util_bw = 33940 
Wasted_Col = 85233 
Wasted_Row = 67737 
Idle = 7681510 

BW Util Bottlenecks: 
RCDc_limit = 95200 
RCDWRc_limit = 64 
WTRc_limit = 625 
RTWc_limit = 3952 
CCDLc_limit = 2332 
rwq = 0 
CCDLc_limit_alone = 1886 
WTRc_limit_alone = 581 
RTWc_limit_alone = 3550 

Commands details: 
total_CMD = 7868420 
n_nop = 7850961 
Read = 8353 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 4671 
n_pre = 4655 
n_ref = 0 
n_req = 8386 
total_req = 8485 

Dual Bus Interface Util: 
issued_total_row = 9326 
issued_total_col = 8485 
Row_Bus_Util =  0.001185 
CoL_Bus_Util = 0.001078 
Either_Row_CoL_Bus_Util = 0.002219 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.020162 
queue_avg = 0.086558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0865582
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7868420 n_nop=7850811 n_act=4663 n_pre=4647 n_ref_event=0 n_req=8464 n_rd=8427 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.004359
n_activity=316325 dram_eff=0.1084
bk0: 557a 7848890i bk1: 548a 7849689i bk2: 634a 7843185i bk3: 600a 7843322i bk4: 533a 7845383i bk5: 553a 7844470i bk6: 498a 7843940i bk7: 479a 7847519i bk8: 477a 7847895i bk9: 461a 7849612i bk10: 523a 7847691i bk11: 498a 7848339i bk12: 511a 7850011i bk13: 496a 7850012i bk14: 521a 7849547i bk15: 538a 7847220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.449787
Row_Buffer_Locality_read = 0.449745
Row_Buffer_Locality_write = 0.459459
Bank_Level_Parallism = 1.929897
Bank_Level_Parallism_Col = 1.741655
Bank_Level_Parallism_Ready = 1.827415
write_to_read_ratio_blp_rw_average = 0.023342
GrpLevelPara = 1.338488 

BW Util details:
bwutil = 0.004359 
total_CMD = 7868420 
util_bw = 34300 
Wasted_Col = 86201 
Wasted_Row = 68770 
Idle = 7679149 

BW Util Bottlenecks: 
RCDc_limit = 94779 
RCDWRc_limit = 128 
WTRc_limit = 1391 
RTWc_limit = 2701 
CCDLc_limit = 2313 
rwq = 0 
CCDLc_limit_alone = 1951 
WTRc_limit_alone = 1295 
RTWc_limit_alone = 2435 

Commands details: 
total_CMD = 7868420 
n_nop = 7850811 
Read = 8427 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 4663 
n_pre = 4647 
n_ref = 0 
n_req = 8464 
total_req = 8575 

Dual Bus Interface Util: 
issued_total_row = 9310 
issued_total_col = 8575 
Row_Bus_Util =  0.001183 
CoL_Bus_Util = 0.001090 
Either_Row_CoL_Bus_Util = 0.002238 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.015674 
queue_avg = 0.080243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0802434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46685, Miss = 4589, Miss_rate = 0.098, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[1]: Access = 46282, Miss = 4652, Miss_rate = 0.101, Pending_hits = 416, Reservation_fails = 665
L2_cache_bank[2]: Access = 47731, Miss = 4718, Miss_rate = 0.099, Pending_hits = 378, Reservation_fails = 421
L2_cache_bank[3]: Access = 46249, Miss = 4668, Miss_rate = 0.101, Pending_hits = 412, Reservation_fails = 85
L2_cache_bank[4]: Access = 78106, Miss = 4621, Miss_rate = 0.059, Pending_hits = 349, Reservation_fails = 69
L2_cache_bank[5]: Access = 49490, Miss = 4633, Miss_rate = 0.094, Pending_hits = 364, Reservation_fails = 601
L2_cache_bank[6]: Access = 48926, Miss = 4668, Miss_rate = 0.095, Pending_hits = 349, Reservation_fails = 414
L2_cache_bank[7]: Access = 48976, Miss = 4609, Miss_rate = 0.094, Pending_hits = 364, Reservation_fails = 23
L2_cache_bank[8]: Access = 98615, Miss = 4641, Miss_rate = 0.047, Pending_hits = 344, Reservation_fails = 54
L2_cache_bank[9]: Access = 49751, Miss = 4705, Miss_rate = 0.095, Pending_hits = 363, Reservation_fails = 1276
L2_cache_bank[10]: Access = 48992, Miss = 4649, Miss_rate = 0.095, Pending_hits = 336, Reservation_fails = 66
L2_cache_bank[11]: Access = 46603, Miss = 4645, Miss_rate = 0.100, Pending_hits = 365, Reservation_fails = 202
L2_cache_bank[12]: Access = 48528, Miss = 4673, Miss_rate = 0.096, Pending_hits = 325, Reservation_fails = 379
L2_cache_bank[13]: Access = 48785, Miss = 4650, Miss_rate = 0.095, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[14]: Access = 48589, Miss = 4661, Miss_rate = 0.096, Pending_hits = 355, Reservation_fails = 216
L2_cache_bank[15]: Access = 47876, Miss = 4638, Miss_rate = 0.097, Pending_hits = 380, Reservation_fails = 227
L2_cache_bank[16]: Access = 48160, Miss = 4581, Miss_rate = 0.095, Pending_hits = 379, Reservation_fails = 13
L2_cache_bank[17]: Access = 46998, Miss = 4610, Miss_rate = 0.098, Pending_hits = 381, Reservation_fails = 22
L2_cache_bank[18]: Access = 47773, Miss = 4670, Miss_rate = 0.098, Pending_hits = 368, Reservation_fails = 418
L2_cache_bank[19]: Access = 46262, Miss = 4613, Miss_rate = 0.100, Pending_hits = 366, Reservation_fails = 274
L2_cache_bank[20]: Access = 45095, Miss = 4535, Miss_rate = 0.101, Pending_hits = 401, Reservation_fails = 319
L2_cache_bank[21]: Access = 48273, Miss = 4650, Miss_rate = 0.096, Pending_hits = 419, Reservation_fails = 51
L2_cache_bank[22]: Access = 46781, Miss = 4670, Miss_rate = 0.100, Pending_hits = 423, Reservation_fails = 85
L2_cache_bank[23]: Access = 45240, Miss = 4589, Miss_rate = 0.101, Pending_hits = 309, Reservation_fails = 221
L2_total_cache_accesses = 1224766
L2_total_cache_misses = 111338
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 8922
L2_total_cache_reservation_fails = 6101
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1052926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8922
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1163189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61577
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6101
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1224766
icnt_total_pkts_simt_to_mem=1224766
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1224766
Req_Network_cycles = 3068250
Req_Network_injected_packets_per_cycle =       0.3992 
Req_Network_conflicts_per_cycle =       0.1877
Req_Network_conflicts_per_cycle_util =       1.8160
Req_Bank_Level_Parallism =       3.8609
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5245
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0647

Reply_Network_injected_packets_num = 1224766
Reply_Network_cycles = 3068250
Reply_Network_injected_packets_per_cycle =        0.3992
Reply_Network_conflicts_per_cycle =        0.2146
Reply_Network_conflicts_per_cycle_util =       2.0669
Reply_Bank_Level_Parallism =       3.8445
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0699
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0133
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 14 sec (4634 sec)
gpgpu_simulation_rate = 2127 (inst/sec)
gpgpu_simulation_rate = 662 (cycle/sec)
gpgpu_silicon_slowdown = 2061933x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (79,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 6: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 140587
gpu_sim_insn = 1135525
gpu_ipc =       8.0770
gpu_tot_sim_cycle = 3208837
gpu_tot_sim_insn = 10993462
gpu_tot_ipc =       3.4260
gpu_tot_issued_cta = 318
gpu_occupancy = 22.6201% 
gpu_tot_occupancy = 25.4677% 
max_total_param_size = 0
gpu_stall_dramfull = 15997
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5010
partiton_level_parallism_total  =       0.4036
partiton_level_parallism_util =       7.2983
partiton_level_parallism_util_total  =       3.9626
L2_BW  =      21.8843 GB/Sec
L2_BW_total  =      17.6308 GB/Sec
gpu_total_sim_rate=2260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44766, Miss = 25432, Miss_rate = 0.568, Pending_hits = 2409, Reservation_fails = 19781
	L1D_cache_core[1]: Access = 45185, Miss = 25518, Miss_rate = 0.565, Pending_hits = 3007, Reservation_fails = 20202
	L1D_cache_core[2]: Access = 103403, Miss = 34943, Miss_rate = 0.338, Pending_hits = 2845, Reservation_fails = 21950
	L1D_cache_core[3]: Access = 152847, Miss = 68151, Miss_rate = 0.446, Pending_hits = 3313, Reservation_fails = 23525
	L1D_cache_core[4]: Access = 103696, Miss = 56439, Miss_rate = 0.544, Pending_hits = 3156, Reservation_fails = 23598
	L1D_cache_core[5]: Access = 101955, Miss = 57009, Miss_rate = 0.559, Pending_hits = 3835, Reservation_fails = 26387
	L1D_cache_core[6]: Access = 93055, Miss = 51747, Miss_rate = 0.556, Pending_hits = 3086, Reservation_fails = 23678
	L1D_cache_core[7]: Access = 96885, Miss = 53235, Miss_rate = 0.549, Pending_hits = 3284, Reservation_fails = 25367
	L1D_cache_core[8]: Access = 79997, Miss = 46415, Miss_rate = 0.580, Pending_hits = 3321, Reservation_fails = 23645
	L1D_cache_core[9]: Access = 83324, Miss = 47401, Miss_rate = 0.569, Pending_hits = 2875, Reservation_fails = 25014
	L1D_cache_core[10]: Access = 75148, Miss = 42397, Miss_rate = 0.564, Pending_hits = 3747, Reservation_fails = 23843
	L1D_cache_core[11]: Access = 73906, Miss = 40961, Miss_rate = 0.554, Pending_hits = 3136, Reservation_fails = 22828
	L1D_cache_core[12]: Access = 70778, Miss = 39306, Miss_rate = 0.555, Pending_hits = 3711, Reservation_fails = 20556
	L1D_cache_core[13]: Access = 67019, Miss = 36424, Miss_rate = 0.543, Pending_hits = 3030, Reservation_fails = 20468
	L1D_cache_core[14]: Access = 65639, Miss = 36655, Miss_rate = 0.558, Pending_hits = 2332, Reservation_fails = 21126
	L1D_cache_core[15]: Access = 55080, Miss = 27180, Miss_rate = 0.493, Pending_hits = 2091, Reservation_fails = 19148
	L1D_cache_core[16]: Access = 74053, Miss = 39010, Miss_rate = 0.527, Pending_hits = 2550, Reservation_fails = 32093
	L1D_cache_core[17]: Access = 66153, Miss = 36585, Miss_rate = 0.553, Pending_hits = 3137, Reservation_fails = 28725
	L1D_cache_core[18]: Access = 64946, Miss = 36322, Miss_rate = 0.559, Pending_hits = 3328, Reservation_fails = 29653
	L1D_cache_core[19]: Access = 57420, Miss = 31991, Miss_rate = 0.557, Pending_hits = 2887, Reservation_fails = 28306
	L1D_cache_core[20]: Access = 56141, Miss = 32382, Miss_rate = 0.577, Pending_hits = 2900, Reservation_fails = 29092
	L1D_cache_core[21]: Access = 61822, Miss = 34584, Miss_rate = 0.559, Pending_hits = 3088, Reservation_fails = 26562
	L1D_cache_core[22]: Access = 55102, Miss = 30525, Miss_rate = 0.554, Pending_hits = 2397, Reservation_fails = 25857
	L1D_cache_core[23]: Access = 53269, Miss = 29884, Miss_rate = 0.561, Pending_hits = 2721, Reservation_fails = 24839
	L1D_cache_core[24]: Access = 50357, Miss = 27944, Miss_rate = 0.555, Pending_hits = 2394, Reservation_fails = 22328
	L1D_cache_core[25]: Access = 48674, Miss = 27995, Miss_rate = 0.575, Pending_hits = 2872, Reservation_fails = 21129
	L1D_cache_core[26]: Access = 45555, Miss = 26792, Miss_rate = 0.588, Pending_hits = 2638, Reservation_fails = 22205
	L1D_cache_core[27]: Access = 45350, Miss = 26134, Miss_rate = 0.576, Pending_hits = 2952, Reservation_fails = 20891
	L1D_cache_core[28]: Access = 45493, Miss = 25885, Miss_rate = 0.569, Pending_hits = 2762, Reservation_fails = 17846
	L1D_cache_core[29]: Access = 42928, Miss = 24949, Miss_rate = 0.581, Pending_hits = 1861, Reservation_fails = 19800
	L1D_total_cache_accesses = 2079946
	L1D_total_cache_misses = 1120195
	L1D_total_cache_miss_rate = 0.5386
	L1D_total_cache_pending_hits = 87665
	L1D_total_cache_reservation_fails = 710442
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 862038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 710431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 87665
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63123

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 116744
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 593687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 318, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3429, 5046, 4494, 3137, 1839, 4358, 3619, 3981, 641, 1434, 415, 1651, 574, 739, 733, 574, 3640, 546, 563, 626, 1092, 417, 490, 5265, 685, 432, 654, 740, 488, 464, 329, 518, 
gpgpu_n_tot_thrd_icount = 66875872
gpgpu_n_tot_w_icount = 2089871
gpgpu_n_stall_shd_mem = 893136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1232079
gpgpu_n_mem_write_global = 63123
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2388052
gpgpu_n_store_insn = 81998
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 650240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 786819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106317
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:453130	W0_Idle:18437950	W0_Scoreboard:35452613	W1:976716	W2:308796	W3:152354	W4:86093	W5:59026	W6:44042	W7:37992	W8:33091	W9:28331	W10:25160	W11:21499	W12:19608	W13:18467	W14:16289	W15:13982	W16:13839	W17:12608	W18:10644	W19:9106	W20:9728	W21:8930	W22:9600	W23:11101	W24:11549	W25:11419	W26:10068	W27:9569	W28:8336	W29:6733	W30:5646	W31:4967	W32:94582
single_issue_nums: WS0:547791	WS1:529621	WS2:524882	WS3:487577	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536960 {8:1067120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2524920 {40:63123,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6598360 {40:164959,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42684800 {40:1067120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504984 {8:63123,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6598360 {40:164959,}
maxmflatency = 3050 
max_icnt2mem_latency = 1651 
maxmrqlatency = 1714 
max_icnt2sh_latency = 215 
averagemflatency = 308 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 6 
mrq_lat_table:82027 	989 	1541 	2982 	4108 	4549 	6180 	4419 	1212 	1001 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	801503 	380497 	105399 	7654 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	127087 	14022 	6174 	4308 	767587 	105596 	137498 	126937 	5751 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	803060 	237591 	143345 	68305 	26866 	13363 	2672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18062 	2590 	64 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        52        64        64        44        43        62        64        64        64        61        60        64        64        53        52 
dram[1]:        58        57        64        64        43        45        64        62        64        64        64        60        64        64        55        51 
dram[2]:        60        58        64        64        47        47        64        60        64        63        56        57        64        64        52        51 
dram[3]:        57        57        64        64        47        47        61        63        64        64        60        58        64        64        48        57 
dram[4]:        56        57        64        64        47        46        61        63        64        64        59        62        64        64        57        53 
dram[5]:        57        57        64        64        47        48        63        64        64        64        59        61        64        64        60        57 
dram[6]:        53        57        64        64        48        45        64        61        64        63        62        62        64        64        53        55 
dram[7]:        57        58        64        64        48        46        47        63        64        64        62        54        64        64        55        58 
dram[8]:        52        61        64        64        48        48        62        64        64        61        57        56        64        64        57        55 
dram[9]:        54        52        64        64        47        48        61        61        61        64        57        61        64        64        56        55 
dram[10]:        54        54        64        64        47        47        62        62        62        64        61        60        64        64        50        55 
dram[11]:        52        59        64        64        48        48        63        64        64        64        59        58        64        64        53        55 
maximum service time to same row:
dram[0]:     46264     49776     33088     32198     25560     67712     13499     18945     64089     59260    116768     93425     71416     86085    159804    210869 
dram[1]:     58891     45378     34143    144365     31963     87873     34428     30092     50353     48330    139371    213128    151389    156069    241175    194488 
dram[2]:    265583    271796    154937    170427     50248    100923     57277     78332     35627     41798    226437    243733     19743     37804    189982    181121 
dram[3]:    283006    108516    176822    186621    102480     72867     73569     61740     38500     41132    228927    181008     44124     25294    181874    180177 
dram[4]:    147629    149580    195236     16898     28901     80007     41450     42263     57758     75926    169182    153749     27978     23804    189261    191901 
dram[5]:    144477    154089     42765     39166     85241     84880     45271     58491     84475     85294     92910     99879     24502     32572    191121    192928 
dram[6]:    133811    198938     37817     35320     41886     63059     55822     53151     75637    146495    103322    107254     27109     57558    196004    201382 
dram[7]:     20034    220031     46048     83060     75849     52599     41083     42674    138902    127123    109740     51084     62075     89790    197459    198718 
dram[8]:    233014     44886     82171     77568    112330    113486    100770     95918    123107    221500     96239     81188     16349     13156    215642    226265 
dram[9]:     46303     45659     82787     87052    119733     88073     92336     80159    217465     67887     72156     66336     41601     43306    239780    250650 
dram[10]:     73774     63199    116625     42177    192018    174844     83244     99402     74193     58063     49985     48130     35302     33435    246008    188143 
dram[11]:     92167     54964     64800     85066    165386    180353     93321     69586     66081     54119     46771    125463     85819     68876    173285    153744 
average row accesses per activate:
dram[0]:  1.886667  1.926667  1.716714  1.719444  2.012422  1.860000  2.226148  2.257042  1.971014  1.826667  1.914179  1.820069  1.868914  2.023809  1.868421  1.905882 
dram[1]:  1.890365  1.955326  1.709239  1.666667  1.871720  1.987616  2.230509  2.172185  1.822581  1.854730  1.844828  1.818493  1.911765  1.926357  1.746528  1.747508 
dram[2]:  1.854785  1.867550  1.866469  1.812317  1.886297  1.939759  2.328358  2.164948  1.773463  1.779221  1.831579  1.963100  1.941176  1.976471  1.756944  1.916667 
dram[3]:  1.853896  2.010676  1.743802  1.790560  2.053459  2.006329  2.031847  2.134680  1.920139  1.896797  1.937984  2.048780  1.900735  2.163793  1.728188  1.675000 
dram[4]:  1.898305  1.857143  1.724518  1.717678  1.987302  1.869436  2.153061  2.061290  1.964539  1.750751  1.841379  1.972868  2.015748  1.927481  1.788732  1.671924 
dram[5]:  1.843450  1.854890  1.817919  1.817365  2.009346  1.903904  2.098684  2.053459  1.794788  1.942652  1.932806  1.902985  1.947761  1.913208  1.996078  1.742373 
dram[6]:  1.866667  1.850467  1.790087  1.698895  1.835735  1.960000  2.217544  2.165517  1.923345  2.085938  2.003922  1.951128  1.849123  1.919847  1.648734  1.664577 
dram[7]:  1.884488  1.978723  1.720109  1.801120  2.058442  1.899408  2.128378  2.165517  1.872910  1.852459  1.889299  1.904762  1.885305  1.955390  1.712838  1.866667 
dram[8]:  2.037736  1.986014  1.822485  1.746479  2.137931  2.133779  2.306818  2.369231  1.888158  1.790164  1.933071  1.917293  1.877193  1.909774  1.901887  1.761246 
dram[9]:  2.028470  1.889251  1.883929  1.882883  2.139610  1.962617  2.249084  2.130137  1.841751  1.875000  1.793919  1.968992  1.838130  1.954198  1.718121  1.731959 
dram[10]:  1.957143  1.930556  1.659401  1.787356  1.962145  1.886957  2.286738  2.163822  2.090551  1.949640  1.875000  1.832143  1.869091  2.056000  1.752688  1.732673 
dram[11]:  2.137931  2.124031  1.766017  1.675900  2.070740  1.950147  2.207613  2.218638  1.922535  2.030534  1.821306  1.842491  1.946970  1.879699  1.874101  1.718850 
average row locality = 109183/57075 = 1.912974
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       565       578       605       618       647       650       617       628       542       546       511       525       499       510       497       486 
dram[1]:       569       568       628       605       640       638       645       644       561       549       535       531       520       497       503       526 
dram[2]:       562       564       629       617       645       641       612       618       548       548       521       530       495       504       506       506 
dram[3]:       571       565       633       607       650       632       626       622       551       533       500       504       517       502       515       536 
dram[4]:       560       572       626       650       624       626       621       627       552       580       534       509       512       505       508       530 
dram[5]:       577       587       629       607       641       630       626       641       549       542       489       509       522       507       509       514 
dram[6]:       588       594       614       614       633       635       620       616       551       532       511       518       527       503       521       531 
dram[7]:       570       558       633       642       632       640       618       616       557       563       512       480       526       526       507       504 
dram[8]:       540       567       615       620       617       635       597       604       570       543       491       510       535       508       504       509 
dram[9]:       570       580       633       626       656       627       602       610       547       540       531       508       511       512       512       504 
dram[10]:       548       556       609       622       619       648       626       622       529       540       494       513       514       514       489       525 
dram[11]:       558       548       634       605       641       661       626       607       542       528       529       503       514       500       521       538 
total dram reads = 108757
bank skew: 661/480 = 1.38
chip skew: 9159/8965 = 1.02
number of total write accesses:
dram[0]:         4         0         4         4         4         4        52        52         8         8         8         4         0         0         0         0 
dram[1]:         0         4         4         0         8        16        52        48        16         0         0         0         0         0         0         0 
dram[2]:         0         0         0         4         8        12        48        48         0         0         4         8         0         0         0         0 
dram[3]:         0         0         0         0        12         8        48        48         8         0         0         0         0         0         0         0 
dram[4]:         0         0         0         4         8        16        48        48         8        12         0         0         0         0         0         0 
dram[5]:         0         4         0         0        16        16        48        48         8         0         0         4         0         0         0         0 
dram[6]:         0         0         0         4        16         8        48        48         4         8         0         4         0         0         0         0 
dram[7]:         4         0         0         4         8         8        48        48        12         8         0         0         0         0         0         0 
dram[8]:         0         4         4         0        12        12        48        48        16        12         0         0         0         0         0         0 
dram[9]:         0         0         0         4        12        12        48        48         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        12        12        48        48         8         8         4         0         0         0         0         0 
dram[11]:         0         0         0         0        12        16        48        48        16        16         4         0         0         0         0         0 
total dram writes = 1704
min_bank_accesses = 0!
chip skew: 160/124 = 1.29
average mf latency per bank:
dram[0]:       2232      2191      2109      2051      2004      2138      1991      1842      7106      7645      5995      6074      3565      3360      2941      2614
dram[1]:       2243      2131      1997      1997      2162      2132      1910      2028      7145      7108      6057      5799      3820      3803      2634      2467
dram[2]:       2208      2414     13394      2060      2156      2252      2116      2089      7907      9171      5828      6135      3743      3636      2384      2824
dram[3]:       2405      2188      2072      2024      2256      2086      2064      2002      8224      8113      6333      6450      3778      3916      2537      2537
dram[4]:      21138      2310      1958      2179      2235      2391      1959      2121      8167      8480      5930      6705      3683      3706      2577      2915
dram[5]:       2018      1936      2032      1996      2079      1989      1987      1931      8118      8269      6237      5509      3613      3370      2611      2474
dram[6]:       2130      2008      2026      1992      2082      1953      2012      2117      8039      8674      6547      6054      3395      3622      2482      2478
dram[7]:       2169      2274      1968      2020      2075      2046      2106      2065      7493      7765      6544      6656      3527      3411      2556      2413
dram[8]:       2357      2177      2059      2168      2220      2251      2081      2079      7596      7771      6193      5754      3402      3248      2588      2527
dram[9]:       2290      2024      2058      2020      2181      2159      2122      2094      8276      8015      5857      5730      3453      3200      2560      2501
dram[10]:       2334      2256      2296      2153      2286      2103      2105      2064      7631      7781      5776      6334      3374      3491      2784      2478
dram[11]:       2380      2258      2034      2151      2125      1933      2179      1961      7220      7246      5766      5765      3233      3158      2569      2491
maximum mf latency per bank:
dram[0]:       1431      1495      1626      1449      1565      2047      2187      1851      2104      1259      1440      1337      1451      1329      1385      1418
dram[1]:       1632      1564      1487      1614      1559      1479      2325      2297      1491      1522      1400      1549      1458      1504      1592      1394
dram[2]:       1549      1849      1620      2483      1586      1696      1822      2469      1567      1591      1696      1738      1645      1667      1513      1747
dram[3]:       1629      1512      1946      1674      1843      1585      2522      2698      1624      1508      1595      1534      1661      1585      1776      1600
dram[4]:       1152      1963      1340      2097      1979      2027      1761      2547      2071      1931      1106      2219      1410      2076      1355      2011
dram[5]:       1413      1323      1374      1214      1896      1476      1676      1620      1499      1256      1555      1250      1292      1170      1323      1313
dram[6]:       1653      1404      1426      1529      1582      1518      1810      2102      1700      1568      1586      1544      1463      1652      1427      1425
dram[7]:       1486      1606      1572      1632      1660      1613      2300      1866      1371      1576      1578      1623      1618      1837      1524      1627
dram[8]:       1429      1933      1770      1811      1643      1740      2387      2266      1552      1506      1625      1704      1547      1894      1579      1745
dram[9]:       1620      1665      1747      2254      1624      1726      1668      1692      1682      1673      1672      1911      1739      1595      1773      1524
dram[10]:       1842      1489      2129      1658      1803      1620      2997      1679      3050      1520      1870      1379      1942      1525      1833      1401
dram[11]:       1576      1343      1799      1498      1552      1629      2561      1337      1616      1472      1425      1442      1524      1294      1420      1334

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210591 n_act=4731 n_pre=4715 n_ref_event=0 n_req=9062 n_rd=9024 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.00446
n_activity=319121 dram_eff=0.115
bk0: 565a 8207134i bk1: 578a 8207445i bk2: 605a 8203658i bk3: 618a 8203032i bk4: 647a 8204421i bk5: 650a 8202598i bk6: 617a 8206370i bk7: 628a 8206399i bk8: 542a 8207239i bk9: 546a 8206441i bk10: 511a 8208687i bk11: 525a 8207660i bk12: 499a 8209894i bk13: 510a 8210109i bk14: 497a 8209620i bk15: 486a 8211549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478592
Row_Buffer_Locality_read = 0.478502
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.973082
Bank_Level_Parallism_Col = 1.812430
Bank_Level_Parallism_Ready = 1.958597
write_to_read_ratio_blp_rw_average = 0.021602
GrpLevelPara = 1.360549 

BW Util details:
bwutil = 0.004460 
total_CMD = 8228949 
util_bw = 36704 
Wasted_Col = 87028 
Wasted_Row = 68920 
Idle = 8036297 

BW Util Bottlenecks: 
RCDc_limit = 95778 
RCDWRc_limit = 129 
WTRc_limit = 1342 
RTWc_limit = 2812 
CCDLc_limit = 2272 
rwq = 0 
CCDLc_limit_alone = 1890 
WTRc_limit_alone = 1270 
RTWc_limit_alone = 2502 

Commands details: 
total_CMD = 8228949 
n_nop = 8210591 
Read = 9024 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 4731 
n_pre = 4715 
n_ref = 0 
n_req = 9062 
total_req = 9176 

Dual Bus Interface Util: 
issued_total_row = 9446 
issued_total_col = 9176 
Row_Bus_Util =  0.001148 
CoL_Bus_Util = 0.001115 
Either_Row_CoL_Bus_Util = 0.002231 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014381 
queue_avg = 0.076112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0761124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210114 n_act=4898 n_pre=4882 n_ref_event=0 n_req=9196 n_rd=9159 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.004524
n_activity=330378 dram_eff=0.1127
bk0: 569a 8207391i bk1: 568a 8207866i bk2: 628a 8202654i bk3: 605a 8203436i bk4: 640a 8203370i bk5: 638a 8203686i bk6: 645a 8204623i bk7: 644a 8203560i bk8: 561a 8204603i bk9: 549a 8206137i bk10: 535a 8207771i bk11: 531a 8207367i bk12: 520a 8208729i bk13: 497a 8209198i bk14: 503a 8208588i bk15: 526a 8208524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467921
Row_Buffer_Locality_read = 0.467846
Row_Buffer_Locality_write = 0.486486
Bank_Level_Parallism = 1.989413
Bank_Level_Parallism_Col = 1.827228
Bank_Level_Parallism_Ready = 1.986246
write_to_read_ratio_blp_rw_average = 0.024843
GrpLevelPara = 1.357652 

BW Util details:
bwutil = 0.004524 
total_CMD = 8228949 
util_bw = 37228 
Wasted_Col = 90359 
Wasted_Row = 71034 
Idle = 8030328 

BW Util Bottlenecks: 
RCDc_limit = 99905 
RCDWRc_limit = 83 
WTRc_limit = 977 
RTWc_limit = 4099 
CCDLc_limit = 2230 
rwq = 0 
CCDLc_limit_alone = 1842 
WTRc_limit_alone = 928 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 8228949 
n_nop = 8210114 
Read = 9159 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 4898 
n_pre = 4882 
n_ref = 0 
n_req = 9196 
total_req = 9307 

Dual Bus Interface Util: 
issued_total_row = 9780 
issued_total_col = 9307 
Row_Bus_Util =  0.001188 
CoL_Bus_Util = 0.001131 
Either_Row_CoL_Bus_Util = 0.002289 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.013379 
queue_avg = 0.080232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0802316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210576 n_act=4758 n_pre=4742 n_ref_event=0 n_req=9079 n_rd=9046 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.004461
n_activity=316602 dram_eff=0.116
bk0: 562a 8207663i bk1: 564a 8207989i bk2: 629a 8205897i bk3: 617a 8204394i bk4: 645a 8203558i bk5: 641a 8202649i bk6: 612a 8206050i bk7: 618a 8204082i bk8: 548a 8206863i bk9: 548a 8206551i bk10: 521a 8208371i bk11: 530a 8209296i bk12: 495a 8210050i bk13: 504a 8210477i bk14: 506a 8210469i bk15: 506a 8210979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476594
Row_Buffer_Locality_read = 0.476122
Row_Buffer_Locality_write = 0.606061
Bank_Level_Parallism = 1.965876
Bank_Level_Parallism_Col = 1.710651
Bank_Level_Parallism_Ready = 1.685435
write_to_read_ratio_blp_rw_average = 0.026592
GrpLevelPara = 1.348970 

BW Util details:
bwutil = 0.004461 
total_CMD = 8228949 
util_bw = 36712 
Wasted_Col = 87063 
Wasted_Row = 67773 
Idle = 8037401 

BW Util Bottlenecks: 
RCDc_limit = 96555 
RCDWRc_limit = 73 
WTRc_limit = 720 
RTWc_limit = 2817 
CCDLc_limit = 2522 
rwq = 0 
CCDLc_limit_alone = 2221 
WTRc_limit_alone = 673 
RTWc_limit_alone = 2563 

Commands details: 
total_CMD = 8228949 
n_nop = 8210576 
Read = 9046 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 4758 
n_pre = 4742 
n_ref = 0 
n_req = 9079 
total_req = 9178 

Dual Bus Interface Util: 
issued_total_row = 9500 
issued_total_col = 9178 
Row_Bus_Util =  0.001154 
CoL_Bus_Util = 0.001115 
Either_Row_CoL_Bus_Util = 0.002233 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.016600 
queue_avg = 0.080813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0808132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210570 n_act=4737 n_pre=4721 n_ref_event=0 n_req=9095 n_rd=9064 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004466
n_activity=319142 dram_eff=0.1152
bk0: 571a 8207206i bk1: 565a 8208860i bk2: 633a 8204096i bk3: 607a 8205138i bk4: 650a 8203983i bk5: 632a 8203901i bk6: 626a 8203618i bk7: 622a 8203885i bk8: 551a 8207213i bk9: 533a 8207237i bk10: 500a 8208991i bk11: 504a 8209627i bk12: 517a 8209153i bk13: 502a 8210709i bk14: 515a 8209509i bk15: 536a 8207795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479824
Row_Buffer_Locality_read = 0.479479
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.975268
Bank_Level_Parallism_Col = 1.785970
Bank_Level_Parallism_Ready = 1.857082
write_to_read_ratio_blp_rw_average = 0.021743
GrpLevelPara = 1.357609 

BW Util details:
bwutil = 0.004466 
total_CMD = 8228949 
util_bw = 36752 
Wasted_Col = 87244 
Wasted_Row = 68951 
Idle = 8036002 

BW Util Bottlenecks: 
RCDc_limit = 96370 
RCDWRc_limit = 44 
WTRc_limit = 911 
RTWc_limit = 3235 
CCDLc_limit = 2349 
rwq = 0 
CCDLc_limit_alone = 1934 
WTRc_limit_alone = 847 
RTWc_limit_alone = 2884 

Commands details: 
total_CMD = 8228949 
n_nop = 8210570 
Read = 9064 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4737 
n_pre = 4721 
n_ref = 0 
n_req = 9095 
total_req = 9188 

Dual Bus Interface Util: 
issued_total_row = 9458 
issued_total_col = 9188 
Row_Bus_Util =  0.001149 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.002233 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014527 
queue_avg = 0.077558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0775584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210172 n_act=4887 n_pre=4871 n_ref_event=0 n_req=9172 n_rd=9136 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004511
n_activity=332970 dram_eff=0.1115
bk0: 560a 8208632i bk1: 572a 8208065i bk2: 626a 8205341i bk3: 650a 8202043i bk4: 624a 8204719i bk5: 626a 8201885i bk6: 621a 8205920i bk7: 627a 8203470i bk8: 552a 8207153i bk9: 580a 8205819i bk10: 534a 8208932i bk11: 509a 8210695i bk12: 512a 8211085i bk13: 505a 8210801i bk14: 508a 8209758i bk15: 530a 8207901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467837
Row_Buffer_Locality_read = 0.468039
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.893577
Bank_Level_Parallism_Col = 1.772260
Bank_Level_Parallism_Ready = 1.788107
write_to_read_ratio_blp_rw_average = 0.031935
GrpLevelPara = 1.364814 

BW Util details:
bwutil = 0.004511 
total_CMD = 8228949 
util_bw = 37120 
Wasted_Col = 90622 
Wasted_Row = 72583 
Idle = 8028624 

BW Util Bottlenecks: 
RCDc_limit = 99844 
RCDWRc_limit = 87 
WTRc_limit = 1134 
RTWc_limit = 4453 
CCDLc_limit = 2535 
rwq = 0 
CCDLc_limit_alone = 2154 
WTRc_limit_alone = 1085 
RTWc_limit_alone = 4121 

Commands details: 
total_CMD = 8228949 
n_nop = 8210172 
Read = 9136 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4887 
n_pre = 4871 
n_ref = 0 
n_req = 9172 
total_req = 9280 

Dual Bus Interface Util: 
issued_total_row = 9758 
issued_total_col = 9280 
Row_Bus_Util =  0.001186 
CoL_Bus_Util = 0.001128 
Either_Row_CoL_Bus_Util = 0.002282 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.013900 
queue_avg = 0.080229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0802292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210415 n_act=4782 n_pre=4766 n_ref_event=0 n_req=9115 n_rd=9079 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004483
n_activity=329627 dram_eff=0.1119
bk0: 577a 8207250i bk1: 587a 8207018i bk2: 629a 8204828i bk3: 607a 8205843i bk4: 641a 8204959i bk5: 630a 8204766i bk6: 626a 8203836i bk7: 641a 8203955i bk8: 549a 8206777i bk9: 542a 8209019i bk10: 489a 8210864i bk11: 509a 8210240i bk12: 522a 8209988i bk13: 507a 8210116i bk14: 509a 8211267i bk15: 514a 8209014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476029
Row_Buffer_Locality_read = 0.475933
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.886681
Bank_Level_Parallism_Col = 1.779999
Bank_Level_Parallism_Ready = 1.910885
write_to_read_ratio_blp_rw_average = 0.019968
GrpLevelPara = 1.345758 

BW Util details:
bwutil = 0.004483 
total_CMD = 8228949 
util_bw = 36892 
Wasted_Col = 89217 
Wasted_Row = 71097 
Idle = 8031743 

BW Util Bottlenecks: 
RCDc_limit = 97704 
RCDWRc_limit = 105 
WTRc_limit = 1577 
RTWc_limit = 2038 
CCDLc_limit = 1939 
rwq = 0 
CCDLc_limit_alone = 1653 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 1863 

Commands details: 
total_CMD = 8228949 
n_nop = 8210415 
Read = 9079 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4782 
n_pre = 4766 
n_ref = 0 
n_req = 9115 
total_req = 9223 

Dual Bus Interface Util: 
issued_total_row = 9548 
issued_total_col = 9223 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.001121 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012787 
queue_avg = 0.070862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0708623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210285 n_act=4839 n_pre=4823 n_ref_event=0 n_req=9143 n_rd=9108 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004495
n_activity=334571 dram_eff=0.1106
bk0: 588a 8208048i bk1: 594a 8207583i bk2: 614a 8206021i bk3: 614a 8204239i bk4: 633a 8202511i bk5: 635a 8206603i bk6: 620a 8205794i bk7: 616a 8205149i bk8: 551a 8208893i bk9: 532a 8209616i bk10: 511a 8211692i bk11: 518a 8210078i bk12: 527a 8209820i bk13: 503a 8210464i bk14: 521a 8208930i bk15: 531a 8208335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471290
Row_Buffer_Locality_read = 0.471124
Row_Buffer_Locality_write = 0.514286
Bank_Level_Parallism = 1.833779
Bank_Level_Parallism_Col = 1.619081
Bank_Level_Parallism_Ready = 1.552427
write_to_read_ratio_blp_rw_average = 0.028931
GrpLevelPara = 1.326152 

BW Util details:
bwutil = 0.004495 
total_CMD = 8228949 
util_bw = 36992 
Wasted_Col = 91049 
Wasted_Row = 72544 
Idle = 8028364 

BW Util Bottlenecks: 
RCDc_limit = 99161 
RCDWRc_limit = 70 
WTRc_limit = 986 
RTWc_limit = 3027 
CCDLc_limit = 2282 
rwq = 0 
CCDLc_limit_alone = 1881 
WTRc_limit_alone = 916 
RTWc_limit_alone = 2696 

Commands details: 
total_CMD = 8228949 
n_nop = 8210285 
Read = 9108 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4839 
n_pre = 4823 
n_ref = 0 
n_req = 9143 
total_req = 9248 

Dual Bus Interface Util: 
issued_total_row = 9662 
issued_total_col = 9248 
Row_Bus_Util =  0.001174 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.002268 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013180 
queue_avg = 0.071508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0715083
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210403 n_act=4789 n_pre=4773 n_ref_event=0 n_req=9119 n_rd=9084 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004484
n_activity=327374 dram_eff=0.1127
bk0: 570a 8207474i bk1: 558a 8207374i bk2: 633a 8203932i bk3: 642a 8203483i bk4: 632a 8205497i bk5: 640a 8203567i bk6: 618a 8203238i bk7: 616a 8205086i bk8: 557a 8207019i bk9: 563a 8206507i bk10: 512a 8209360i bk11: 480a 8209712i bk12: 526a 8208795i bk13: 526a 8209026i bk14: 507a 8208395i bk15: 504a 8209761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475491
Row_Buffer_Locality_read = 0.475451
Row_Buffer_Locality_write = 0.485714
Bank_Level_Parallism = 1.949448
Bank_Level_Parallism_Col = 1.754915
Bank_Level_Parallism_Ready = 1.853575
write_to_read_ratio_blp_rw_average = 0.021981
GrpLevelPara = 1.356005 

BW Util details:
bwutil = 0.004484 
total_CMD = 8228949 
util_bw = 36896 
Wasted_Col = 89303 
Wasted_Row = 70934 
Idle = 8031816 

BW Util Bottlenecks: 
RCDc_limit = 98001 
RCDWRc_limit = 77 
WTRc_limit = 772 
RTWc_limit = 2741 
CCDLc_limit = 2035 
rwq = 0 
CCDLc_limit_alone = 1748 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2499 

Commands details: 
total_CMD = 8228949 
n_nop = 8210403 
Read = 9084 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4789 
n_pre = 4773 
n_ref = 0 
n_req = 9119 
total_req = 9224 

Dual Bus Interface Util: 
issued_total_row = 9562 
issued_total_col = 9224 
Row_Bus_Util =  0.001162 
CoL_Bus_Util = 0.001121 
Either_Row_CoL_Bus_Util = 0.002254 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012941 
queue_avg = 0.082759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0827594
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210904 n_act=4597 n_pre=4581 n_ref_event=0 n_req=9004 n_rd=8965 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.004434
n_activity=315807 dram_eff=0.1155
bk0: 540a 8209396i bk1: 567a 8207687i bk2: 615a 8205175i bk3: 620a 8203827i bk4: 617a 8205633i bk5: 635a 8204606i bk6: 597a 8205941i bk7: 604a 8205790i bk8: 570a 8206541i bk9: 543a 8206400i bk10: 491a 8209823i bk11: 510a 8209301i bk12: 535a 8208559i bk13: 508a 8209996i bk14: 504a 8210080i bk15: 509a 8209460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490115
Row_Buffer_Locality_read = 0.490240
Row_Buffer_Locality_write = 0.461538
Bank_Level_Parallism = 1.987282
Bank_Level_Parallism_Col = 1.860100
Bank_Level_Parallism_Ready = 2.006274
write_to_read_ratio_blp_rw_average = 0.025058
GrpLevelPara = 1.381716 

BW Util details:
bwutil = 0.004434 
total_CMD = 8228949 
util_bw = 36484 
Wasted_Col = 84490 
Wasted_Row = 67393 
Idle = 8040582 

BW Util Bottlenecks: 
RCDc_limit = 92562 
RCDWRc_limit = 128 
WTRc_limit = 1644 
RTWc_limit = 2667 
CCDLc_limit = 2000 
rwq = 0 
CCDLc_limit_alone = 1621 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 2466 

Commands details: 
total_CMD = 8228949 
n_nop = 8210904 
Read = 8965 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 4597 
n_pre = 4581 
n_ref = 0 
n_req = 9004 
total_req = 9121 

Dual Bus Interface Util: 
issued_total_row = 9178 
issued_total_col = 9121 
Row_Bus_Util =  0.001115 
CoL_Bus_Util = 0.001108 
Either_Row_CoL_Bus_Util = 0.002193 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.014076 
queue_avg = 0.080828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0808278
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210619 n_act=4725 n_pre=4709 n_ref_event=0 n_req=9100 n_rd=9069 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004469
n_activity=325112 dram_eff=0.1131
bk0: 570a 8209498i bk1: 580a 8207399i bk2: 633a 8205851i bk3: 626a 8204964i bk4: 656a 8204867i bk5: 627a 8203973i bk6: 602a 8206383i bk7: 610a 8205059i bk8: 547a 8206973i bk9: 540a 8206655i bk10: 531a 8207191i bk11: 508a 8209521i bk12: 511a 8208835i bk13: 512a 8209703i bk14: 512a 8209027i bk15: 504a 8209174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481429
Row_Buffer_Locality_read = 0.480869
Row_Buffer_Locality_write = 0.645161
Bank_Level_Parallism = 1.956761
Bank_Level_Parallism_Col = 1.720891
Bank_Level_Parallism_Ready = 1.779998
write_to_read_ratio_blp_rw_average = 0.017884
GrpLevelPara = 1.349351 

BW Util details:
bwutil = 0.004469 
total_CMD = 8228949 
util_bw = 36772 
Wasted_Col = 86809 
Wasted_Row = 69642 
Idle = 8035726 

BW Util Bottlenecks: 
RCDc_limit = 95917 
RCDWRc_limit = 31 
WTRc_limit = 800 
RTWc_limit = 2154 
CCDLc_limit = 2035 
rwq = 0 
CCDLc_limit_alone = 1792 
WTRc_limit_alone = 764 
RTWc_limit_alone = 1947 

Commands details: 
total_CMD = 8228949 
n_nop = 8210619 
Read = 9069 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4725 
n_pre = 4709 
n_ref = 0 
n_req = 9100 
total_req = 9193 

Dual Bus Interface Util: 
issued_total_row = 9434 
issued_total_col = 9193 
Row_Bus_Util =  0.001146 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.002228 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.016203 
queue_avg = 0.079149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.079149
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210798 n_act=4706 n_pre=4690 n_ref_event=0 n_req=9003 n_rd=8968 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004427
n_activity=315038 dram_eff=0.1156
bk0: 548a 8208466i bk1: 556a 8208854i bk2: 609a 8203009i bk3: 622a 8203683i bk4: 619a 8203640i bk5: 648a 8203902i bk6: 626a 8205064i bk7: 622a 8205183i bk8: 529a 8207801i bk9: 540a 8208480i bk10: 494a 8209142i bk11: 513a 8208887i bk12: 514a 8208329i bk13: 514a 8209931i bk14: 489a 8209699i bk15: 525a 8207483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477952
Row_Buffer_Locality_read = 0.477475
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.999423
Bank_Level_Parallism_Col = 1.756681
Bank_Level_Parallism_Ready = 1.772506
write_to_read_ratio_blp_rw_average = 0.027962
GrpLevelPara = 1.367310 

BW Util details:
bwutil = 0.004427 
total_CMD = 8228949 
util_bw = 36432 
Wasted_Col = 85799 
Wasted_Row = 68187 
Idle = 8038531 

BW Util Bottlenecks: 
RCDc_limit = 95657 
RCDWRc_limit = 89 
WTRc_limit = 735 
RTWc_limit = 4000 
CCDLc_limit = 2441 
rwq = 0 
CCDLc_limit_alone = 1995 
WTRc_limit_alone = 691 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 8228949 
n_nop = 8210798 
Read = 8968 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4706 
n_pre = 4690 
n_ref = 0 
n_req = 9003 
total_req = 9108 

Dual Bus Interface Util: 
issued_total_row = 9396 
issued_total_col = 9108 
Row_Bus_Util =  0.001142 
CoL_Bus_Util = 0.001107 
Either_Row_CoL_Bus_Util = 0.002206 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.019448 
queue_avg = 0.086425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0864253
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228949 n_nop=8210636 n_act=4696 n_pre=4680 n_ref_event=0 n_req=9095 n_rd=9055 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.004479
n_activity=322021 dram_eff=0.1145
bk0: 558a 8209422i bk1: 548a 8210231i bk2: 634a 8203732i bk3: 605a 8203822i bk4: 641a 8205205i bk5: 661a 8204002i bk6: 626a 8203735i bk7: 607a 8207441i bk8: 542a 8207586i bk9: 528a 8209078i bk10: 529a 8207990i bk11: 503a 8208661i bk12: 514a 8210345i bk13: 500a 8210377i bk14: 521a 8210070i bk15: 538a 8207748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484332
Row_Buffer_Locality_read = 0.484594
Row_Buffer_Locality_write = 0.425000
Bank_Level_Parallism = 1.934237
Bank_Level_Parallism_Col = 1.751045
Bank_Level_Parallism_Ready = 1.811185
write_to_read_ratio_blp_rw_average = 0.024825
GrpLevelPara = 1.350534 

BW Util details:
bwutil = 0.004479 
total_CMD = 8228949 
util_bw = 36860 
Wasted_Col = 86800 
Wasted_Row = 69092 
Idle = 8036197 

BW Util Bottlenecks: 
RCDc_limit = 95149 
RCDWRc_limit = 154 
WTRc_limit = 1547 
RTWc_limit = 2828 
CCDLc_limit = 2426 
rwq = 0 
CCDLc_limit_alone = 2064 
WTRc_limit_alone = 1451 
RTWc_limit_alone = 2562 

Commands details: 
total_CMD = 8228949 
n_nop = 8210636 
Read = 9055 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 4696 
n_pre = 4680 
n_ref = 0 
n_req = 9095 
total_req = 9215 

Dual Bus Interface Util: 
issued_total_row = 9376 
issued_total_col = 9215 
Row_Bus_Util =  0.001139 
CoL_Bus_Util = 0.001120 
Either_Row_CoL_Bus_Util = 0.002225 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.015180 
queue_avg = 0.079192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.079192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49559, Miss = 4899, Miss_rate = 0.099, Pending_hits = 510, Reservation_fails = 0
L2_cache_bank[1]: Access = 49063, Miss = 4957, Miss_rate = 0.101, Pending_hits = 570, Reservation_fails = 665
L2_cache_bank[2]: Access = 50730, Miss = 5025, Miss_rate = 0.099, Pending_hits = 514, Reservation_fails = 421
L2_cache_bank[3]: Access = 49146, Miss = 4977, Miss_rate = 0.101, Pending_hits = 576, Reservation_fails = 85
L2_cache_bank[4]: Access = 81050, Miss = 4934, Miss_rate = 0.061, Pending_hits = 484, Reservation_fails = 69
L2_cache_bank[5]: Access = 52258, Miss = 4944, Miss_rate = 0.095, Pending_hits = 520, Reservation_fails = 718
L2_cache_bank[6]: Access = 51869, Miss = 4981, Miss_rate = 0.096, Pending_hits = 485, Reservation_fails = 435
L2_cache_bank[7]: Access = 51839, Miss = 4917, Miss_rate = 0.095, Pending_hits = 486, Reservation_fails = 23
L2_cache_bank[8]: Access = 103447, Miss = 4953, Miss_rate = 0.048, Pending_hits = 478, Reservation_fails = 54
L2_cache_bank[9]: Access = 52741, Miss = 5019, Miss_rate = 0.095, Pending_hits = 547, Reservation_fails = 1276
L2_cache_bank[10]: Access = 51819, Miss = 4958, Miss_rate = 0.096, Pending_hits = 469, Reservation_fails = 74
L2_cache_bank[11]: Access = 49438, Miss = 4953, Miss_rate = 0.100, Pending_hits = 487, Reservation_fails = 333
L2_cache_bank[12]: Access = 51397, Miss = 4981, Miss_rate = 0.097, Pending_hits = 451, Reservation_fails = 379
L2_cache_bank[13]: Access = 51668, Miss = 4963, Miss_rate = 0.096, Pending_hits = 526, Reservation_fails = 0
L2_cache_bank[14]: Access = 51606, Miss = 4971, Miss_rate = 0.096, Pending_hits = 494, Reservation_fails = 216
L2_cache_bank[15]: Access = 50612, Miss = 4945, Miss_rate = 0.098, Pending_hits = 536, Reservation_fails = 258
L2_cache_bank[16]: Access = 50873, Miss = 4885, Miss_rate = 0.096, Pending_hits = 512, Reservation_fails = 13
L2_cache_bank[17]: Access = 49730, Miss = 4912, Miss_rate = 0.099, Pending_hits = 526, Reservation_fails = 22
L2_cache_bank[18]: Access = 50545, Miss = 4978, Miss_rate = 0.098, Pending_hits = 494, Reservation_fails = 418
L2_cache_bank[19]: Access = 49099, Miss = 4923, Miss_rate = 0.100, Pending_hits = 514, Reservation_fails = 274
L2_cache_bank[20]: Access = 47944, Miss = 4844, Miss_rate = 0.101, Pending_hits = 531, Reservation_fails = 319
L2_cache_bank[21]: Access = 51188, Miss = 4956, Miss_rate = 0.097, Pending_hits = 570, Reservation_fails = 59
L2_cache_bank[22]: Access = 49609, Miss = 4981, Miss_rate = 0.100, Pending_hits = 543, Reservation_fails = 85
L2_cache_bank[23]: Access = 47972, Miss = 4906, Miss_rate = 0.102, Pending_hits = 458, Reservation_fails = 221
L2_total_cache_accesses = 1295202
L2_total_cache_misses = 118762
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 6417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1111041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12281
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1232079
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6417
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1295202
icnt_total_pkts_simt_to_mem=1295202
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1295202
Req_Network_cycles = 3208837
Req_Network_injected_packets_per_cycle =       0.4036 
Req_Network_conflicts_per_cycle =       0.1948
Req_Network_conflicts_per_cycle_util =       1.9122
Req_Bank_Level_Parallism =       3.9624
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5658
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0637

Reply_Network_injected_packets_num = 1295202
Reply_Network_cycles = 3208837
Reply_Network_injected_packets_per_cycle =        0.4036
Reply_Network_conflicts_per_cycle =        0.2174
Reply_Network_conflicts_per_cycle_util =       2.1251
Reply_Bank_Level_Parallism =       3.9462
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0791
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0135
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 4 sec (4864 sec)
gpgpu_simulation_rate = 2260 (inst/sec)
gpgpu_simulation_rate = 659 (cycle/sec)
gpgpu_silicon_slowdown = 2071320x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (8,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 7: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 14320
gpu_sim_insn = 105477
gpu_ipc =       7.3657
gpu_tot_sim_cycle = 3223157
gpu_tot_sim_insn = 11098939
gpu_tot_ipc =       3.4435
gpu_tot_issued_cta = 326
gpu_occupancy = 15.3416% 
gpu_tot_occupancy = 25.4259% 
max_total_param_size = 0
gpu_stall_dramfull = 15997
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3649
partiton_level_parallism_total  =       0.4035
partiton_level_parallism_util =       2.9376
partiton_level_parallism_util_total  =       3.9570
L2_BW  =      15.9408 GB/Sec
L2_BW_total  =      17.6233 GB/Sec
gpu_total_sim_rate=2272

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45869, Miss = 26040, Miss_rate = 0.568, Pending_hits = 2800, Reservation_fails = 20212
	L1D_cache_core[1]: Access = 45270, Miss = 25574, Miss_rate = 0.565, Pending_hits = 3027, Reservation_fails = 20202
	L1D_cache_core[2]: Access = 103403, Miss = 34943, Miss_rate = 0.338, Pending_hits = 2845, Reservation_fails = 21950
	L1D_cache_core[3]: Access = 152847, Miss = 68151, Miss_rate = 0.446, Pending_hits = 3313, Reservation_fails = 23525
	L1D_cache_core[4]: Access = 103696, Miss = 56439, Miss_rate = 0.544, Pending_hits = 3156, Reservation_fails = 23598
	L1D_cache_core[5]: Access = 101955, Miss = 57009, Miss_rate = 0.559, Pending_hits = 3835, Reservation_fails = 26387
	L1D_cache_core[6]: Access = 93055, Miss = 51747, Miss_rate = 0.556, Pending_hits = 3086, Reservation_fails = 23678
	L1D_cache_core[7]: Access = 96885, Miss = 53235, Miss_rate = 0.549, Pending_hits = 3284, Reservation_fails = 25367
	L1D_cache_core[8]: Access = 79997, Miss = 46415, Miss_rate = 0.580, Pending_hits = 3321, Reservation_fails = 23645
	L1D_cache_core[9]: Access = 83324, Miss = 47401, Miss_rate = 0.569, Pending_hits = 2875, Reservation_fails = 25014
	L1D_cache_core[10]: Access = 75148, Miss = 42397, Miss_rate = 0.564, Pending_hits = 3747, Reservation_fails = 23843
	L1D_cache_core[11]: Access = 73906, Miss = 40961, Miss_rate = 0.554, Pending_hits = 3136, Reservation_fails = 22828
	L1D_cache_core[12]: Access = 70778, Miss = 39306, Miss_rate = 0.555, Pending_hits = 3711, Reservation_fails = 20556
	L1D_cache_core[13]: Access = 67019, Miss = 36424, Miss_rate = 0.543, Pending_hits = 3030, Reservation_fails = 20468
	L1D_cache_core[14]: Access = 65639, Miss = 36655, Miss_rate = 0.558, Pending_hits = 2332, Reservation_fails = 21126
	L1D_cache_core[15]: Access = 55080, Miss = 27180, Miss_rate = 0.493, Pending_hits = 2091, Reservation_fails = 19148
	L1D_cache_core[16]: Access = 74053, Miss = 39010, Miss_rate = 0.527, Pending_hits = 2550, Reservation_fails = 32093
	L1D_cache_core[17]: Access = 66153, Miss = 36585, Miss_rate = 0.553, Pending_hits = 3137, Reservation_fails = 28725
	L1D_cache_core[18]: Access = 64946, Miss = 36322, Miss_rate = 0.559, Pending_hits = 3328, Reservation_fails = 29653
	L1D_cache_core[19]: Access = 57420, Miss = 31991, Miss_rate = 0.557, Pending_hits = 2887, Reservation_fails = 28306
	L1D_cache_core[20]: Access = 56141, Miss = 32382, Miss_rate = 0.577, Pending_hits = 2900, Reservation_fails = 29092
	L1D_cache_core[21]: Access = 61822, Miss = 34584, Miss_rate = 0.559, Pending_hits = 3088, Reservation_fails = 26562
	L1D_cache_core[22]: Access = 55102, Miss = 30525, Miss_rate = 0.554, Pending_hits = 2397, Reservation_fails = 25857
	L1D_cache_core[23]: Access = 53269, Miss = 29884, Miss_rate = 0.561, Pending_hits = 2721, Reservation_fails = 24839
	L1D_cache_core[24]: Access = 51483, Miss = 28651, Miss_rate = 0.557, Pending_hits = 2720, Reservation_fails = 22794
	L1D_cache_core[25]: Access = 49785, Miss = 28707, Miss_rate = 0.577, Pending_hits = 3192, Reservation_fails = 21509
	L1D_cache_core[26]: Access = 46643, Miss = 27467, Miss_rate = 0.589, Pending_hits = 2946, Reservation_fails = 22616
	L1D_cache_core[27]: Access = 46516, Miss = 26873, Miss_rate = 0.578, Pending_hits = 3267, Reservation_fails = 21302
	L1D_cache_core[28]: Access = 46577, Miss = 26591, Miss_rate = 0.571, Pending_hits = 3061, Reservation_fails = 18454
	L1D_cache_core[29]: Access = 44074, Miss = 25609, Miss_rate = 0.581, Pending_hits = 2216, Reservation_fails = 20198
	L1D_total_cache_accesses = 2087855
	L1D_total_cache_misses = 1125058
	L1D_total_cache_miss_rate = 0.5389
	L1D_total_cache_pending_hits = 89999
	L1D_total_cache_reservation_fails = 713547
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 862712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 821308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 713536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 250596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89999
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2024615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119849
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 593687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 326, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3527, 5204, 4622, 3310, 1967, 4460, 3732, 4079, 641, 1434, 415, 1651, 574, 739, 733, 574, 3640, 546, 563, 626, 1092, 417, 490, 5265, 685, 432, 654, 740, 488, 464, 329, 518, 
gpgpu_n_tot_thrd_icount = 67113216
gpgpu_n_tot_w_icount = 2097288
gpgpu_n_stall_shd_mem = 896350
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1237188
gpgpu_n_mem_write_global = 63240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2400024
gpgpu_n_store_insn = 82161
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 666624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 789661
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106689
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:453857	W0_Idle:18524115	W0_Scoreboard:35592560	W1:979137	W2:309309	W3:152690	W4:86279	W5:59155	W6:44086	W7:38047	W8:33157	W9:28331	W10:25171	W11:21510	W12:19608	W13:18481	W14:16300	W15:13982	W16:13839	W17:12633	W18:10644	W19:9106	W20:9728	W21:8983	W22:9711	W23:11243	W24:11686	W25:11705	W26:10307	W27:9727	W28:8436	W29:6844	W30:5671	W31:4992	W32:96790
single_issue_nums: WS0:549678	WS1:531499	WS2:526584	WS3:489527	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8575232 {8:1071904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2529600 {40:63240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6611360 {40:165284,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42876160 {40:1071904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 505920 {8:63240,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6611360 {40:165284,}
maxmflatency = 3050 
max_icnt2mem_latency = 1651 
maxmrqlatency = 1714 
max_icnt2sh_latency = 215 
averagemflatency = 308 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 6 
mrq_lat_table:82512 	1008 	1559 	3029 	4170 	4549 	6180 	4419 	1212 	1001 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	803927 	383291 	105407 	7654 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	127401 	14033 	6174 	4308 	771720 	106318 	137544 	126937 	5751 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	805490 	238381 	143855 	68636 	27230 	14074 	2762 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18129 	2602 	64 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        52        64        64        44        43        62        64        64        64        61        60        64        64        53        52 
dram[1]:        58        57        64        64        43        45        64        62        64        64        64        60        64        64        55        51 
dram[2]:        60        58        64        64        47        47        64        60        64        63        56        57        64        64        52        51 
dram[3]:        57        57        64        64        47        47        61        63        64        64        60        58        64        64        48        57 
dram[4]:        56        57        64        64        47        46        61        63        64        64        59        62        64        64        57        53 
dram[5]:        57        57        64        64        47        48        63        64        64        64        59        61        64        64        60        57 
dram[6]:        53        57        64        64        48        45        64        61        64        63        62        62        64        64        53        55 
dram[7]:        57        58        64        64        48        46        47        63        64        64        62        54        64        64        55        58 
dram[8]:        52        61        64        64        48        48        62        64        64        64        57        56        64        64        57        55 
dram[9]:        54        52        64        64        47        48        61        61        61        64        57        61        64        64        56        55 
dram[10]:        54        54        64        64        47        47        62        62        64        64        61        60        64        64        50        55 
dram[11]:        52        59        64        64        48        48        63        64        64        64        59        58        64        64        53        55 
maximum service time to same row:
dram[0]:     46264     49776     33088     32198     25560     67712     13499     18945     64089     59260    116768     93425     71416     86085    159804    210869 
dram[1]:     58891     45378     34143    144365     31963     87873     34428     30092     50353     48330    139371    213128    151389    156069    241175    194488 
dram[2]:    265583    271796    154937    170427     50248    100923     57277     78332     35627     41798    226437    243733     19743     37804    189982    181121 
dram[3]:    283006    108516    176822    186621    102480     72867     73569     61740     38500     41132    228927    181008     44124     25294    181874    180177 
dram[4]:    147629    149580    195236     16898     28901     80007     41450     42263     57758     75926    169182    153749     27978     23804    189261    191901 
dram[5]:    144477    154089     42765     39166     85241     84880     45271     58491     84475     85294     92910     99879     24502     32572    191121    192928 
dram[6]:    133811    198938     37817     35320     41886     63059     55822     53151     75637    146495    103322    107254     27109     57558    196004    201382 
dram[7]:     20034    220031     46048     83060     75849     52599     41083     42674    138902    127123    109740     51084     62075     89790    197459    198718 
dram[8]:    233014     44886     82171     77568    112330    113486    100770     95918    123107    221500     96239     81188     16349     13156    215642    226265 
dram[9]:     46303     45659     82787     87052    119733     88073     92336     80159    217465     67887     72156     66336     41601     43306    239780    250650 
dram[10]:     73774     63199    116625     42177    192018    174844     83244     99402     74193     58063     49985     48130     35302     33435    246008    188143 
dram[11]:     92167     54964     64800     85066    165386    180353     93321     69586     66081     54119     46771    125463     85819     68876    173285    153744 
average row accesses per activate:
dram[0]:  1.886667  1.926667  1.716714  1.719444  2.018576  1.863248  2.226148  2.257042  2.000000  1.853333  1.966543  1.875432  1.868914  2.023809  1.868421  1.905882 
dram[1]:  1.890365  1.955326  1.709239  1.666667  1.871720  1.987616  2.230509  2.172185  1.848387  1.881757  1.900000  1.873288  1.911765  1.926357  1.746528  1.747508 
dram[2]:  1.854785  1.867550  1.866469  1.812317  1.886297  1.939759  2.328358  2.164948  1.799353  1.805195  1.881119  2.014706  1.941176  1.976471  1.756944  1.916667 
dram[3]:  1.853896  2.010676  1.743802  1.790560  2.053459  2.006329  2.035032  2.134680  1.941176  1.915194  1.992278  2.113821  1.900735  2.163793  1.728188  1.675000 
dram[4]:  1.898305  1.857143  1.724518  1.717678  1.987302  1.869436  2.153061  2.061290  1.985866  1.774775  1.896552  2.034884  2.015748  1.927481  1.788732  1.671924 
dram[5]:  1.843450  1.854890  1.817919  1.817365  2.009346  1.903904  2.098684  2.053459  1.820847  1.964286  2.003937  1.977612  1.947761  1.913208  1.996078  1.742373 
dram[6]:  1.866667  1.850467  1.790087  1.698895  1.835735  1.960000  2.217544  2.165517  1.951220  2.117188  2.074219  2.018727  1.849123  1.919847  1.648734  1.664577 
dram[7]:  1.884488  1.978723  1.720109  1.801120  2.058442  1.899408  2.128378  2.165517  1.890365  1.878689  1.952206  1.960474  1.885305  1.955390  1.712838  1.866667 
dram[8]:  2.037736  1.986014  1.822485  1.746479  2.137931  2.133779  2.306818  2.369231  1.921053  1.823529  1.996063  1.970037  1.877193  1.909774  1.901887  1.761246 
dram[9]:  2.028470  1.889251  1.883929  1.882883  2.139610  1.962617  2.249084  2.130137  1.875839  1.910035  1.841751  2.023166  1.838130  1.954198  1.718121  1.731959 
dram[10]:  1.957143  1.930556  1.659401  1.787356  1.962145  1.887283  2.286738  2.163822  2.121569  1.971326  1.935606  1.889286  1.869091  2.056000  1.752688  1.732673 
dram[11]:  2.137931  2.124031  1.766017  1.675900  2.076923  1.956140  2.207613  2.218638  1.943860  2.053232  1.869863  1.894161  1.946970  1.879699  1.874101  1.718850 
average row locality = 109814/57108 = 1.922918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       565       578       605       618       651       653       617       628       550       554       527       541       499       510       497       486 
dram[1]:       569       568       628       605       640       638       645       644       569       557       551       547       520       497       503       526 
dram[2]:       562       564       629       617       645       641       612       618       556       556       537       546       495       504       506       506 
dram[3]:       571       565       633       607       650       632       627       622       559       542       516       520       517       502       515       536 
dram[4]:       560       572       626       650       624       626       621       627       560       588       550       525       512       505       508       530 
dram[5]:       577       587       629       607       641       630       626       641       557       550       509       529       522       507       509       514 
dram[6]:       588       594       614       614       633       635       620       616       559       540       531       538       527       503       521       531 
dram[7]:       570       558       633       642       632       640       618       616       566       571       531       496       526       526       507       504 
dram[8]:       540       567       615       620       617       635       597       604       580       555       507       526       535       508       504       509 
dram[9]:       570       580       633       626       656       627       602       610       559       552       547       524       511       512       512       504 
dram[10]:       548       556       609       622       619       650       626       622       539       548       510       529       514       514       489       525 
dram[11]:       558       548       634       605       645       665       626       607       550       536       545       519       514       500       521       538 
total dram reads = 109388
bank skew: 665/486 = 1.37
chip skew: 9207/9019 = 1.02
number of total write accesses:
dram[0]:         4         0         4         4         4         4        52        52         8         8         8         4         0         0         0         0 
dram[1]:         0         4         4         0         8        16        52        48        16         0         0         0         0         0         0         0 
dram[2]:         0         0         0         4         8        12        48        48         0         0         4         8         0         0         0         0 
dram[3]:         0         0         0         0        12         8        48        48         8         0         0         0         0         0         0         0 
dram[4]:         0         0         0         4         8        16        48        48         8        12         0         0         0         0         0         0 
dram[5]:         0         4         0         0        16        16        48        48         8         0         0         4         0         0         0         0 
dram[6]:         0         0         0         4        16         8        48        48         4         8         0         4         0         0         0         0 
dram[7]:         4         0         0         4         8         8        48        48        12         8         0         0         0         0         0         0 
dram[8]:         0         4         4         0        12        12        48        48        16        12         0         0         0         0         0         0 
dram[9]:         0         0         0         4        12        12        48        48         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        12        12        48        48         8         8         4         0         0         0         0         0 
dram[11]:         0         0         0         0        12        16        48        48        16        16         4         0         0         0         0         0 
total dram writes = 1704
min_bank_accesses = 0!
chip skew: 160/124 = 1.29
average mf latency per bank:
dram[0]:       2232      2191      2126      2063      2017      2153      1992      1846      7025      7557      5855      5934      3566      3360      2942      2617
dram[1]:       2243      2131      2012      2010      2183      2157      1915      2032      7073      7027      5919      5672      3821      3804      2637      2470
dram[2]:       2208      2414     13458      2079      2178      2275      2118      2093      7812      9057      5695      5996      3744      3636      2387      2825
dram[3]:       2405      2188      2084      2039      2285      2103      2064      2007      8128      8003      6180      6294      3781      3917      2541      2538
dram[4]:      21141      2310      1975      2191      2252      2408      1961      2124      8071      8384      5786      6540      3684      3708      2578      2916
dram[5]:       2018      1936      2049      2008      2091      2003      1989      1933      8029      8171      6052      5355      3613      3371      2613      2476
dram[6]:       2130      2008      2039      2013      2093      1969      2015      2121      7957      8571      6360      5882      3396      3623      2484      2481
dram[7]:       2170      2274      1983      2035      2091      2057      2110      2070      7407      7682      6363      6487      3527      3413      2561      2414
dram[8]:       2357      2177      2074      2182      2233      2263      2085      2083      7500      7635      6035      5617      3403      3250      2590      2530
dram[9]:       2290      2024      2075      2030      2196      2173      2129      2099      8126      7872      5723      5594      3454      3200      2564      2505
dram[10]:       2334      2256      2310      2165      2301      2126      2112      2068      7522      7689      5636      6183      3375      3494      2785      2479
dram[11]:       2380      2258      2047      2167      2142      1954      2183      1963      7133      7165      5638      5632      3234      3159      2572      2496
maximum mf latency per bank:
dram[0]:       1431      1495      1626      1449      1565      2047      2187      1851      2104      1259      1440      1337      1451      1329      1385      1418
dram[1]:       1632      1564      1487      1614      1559      1479      2325      2297      1491      1522      1400      1549      1458      1504      1592      1394
dram[2]:       1549      1849      1620      2483      1586      1696      1822      2469      1567      1591      1696      1738      1645      1667      1513      1747
dram[3]:       1629      1512      1946      1674      1843      1585      2522      2698      1624      1508      1595      1534      1661      1585      1776      1600
dram[4]:       1152      1963      1340      2097      1979      2027      1761      2547      2071      1931      1106      2219      1410      2076      1355      2011
dram[5]:       1413      1323      1374      1214      1896      1476      1676      1620      1499      1256      1555      1250      1292      1170      1323      1313
dram[6]:       1653      1404      1426      1529      1582      1518      1810      2102      1700      1568      1586      1544      1463      1652      1427      1425
dram[7]:       1486      1606      1572      1632      1660      1613      2300      1866      1371      1576      1578      1623      1618      1837      1524      1627
dram[8]:       1429      1933      1770      1811      1643      1740      2387      2266      1552      1506      1625      1704      1547      1894      1579      1745
dram[9]:       1620      1665      1747      2254      1624      1726      1668      1692      1682      1673      1672      1911      1739      1595      1773      1524
dram[10]:       1842      1489      2129      1658      1803      1620      2997      1679      3050      1520      1870      1379      1942      1525      1833      1401
dram[11]:       1576      1343      1799      1498      1552      1629      2561      1337      1616      1472      1425      1442      1524      1294      1420      1334

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247251 n_act=4734 n_pre=4718 n_ref_event=0 n_req=9117 n_rd=9079 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.004467
n_activity=319930 dram_eff=0.1154
bk0: 565a 8243855i bk1: 578a 8244167i bk2: 605a 8240380i bk3: 618a 8239754i bk4: 651a 8241094i bk5: 653a 8239265i bk6: 617a 8243090i bk7: 628a 8243119i bk8: 550a 8243953i bk9: 554a 8243157i bk10: 527a 8245327i bk11: 541a 8244347i bk12: 499a 8246615i bk13: 510a 8246830i bk14: 497a 8246341i bk15: 486a 8248270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481408
Row_Buffer_Locality_read = 0.481331
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.971918
Bank_Level_Parallism_Col = 1.811106
Bank_Level_Parallism_Ready = 1.952975
write_to_read_ratio_blp_rw_average = 0.021563
GrpLevelPara = 1.360041 

BW Util details:
bwutil = 0.004467 
total_CMD = 8265670 
util_bw = 36924 
Wasted_Col = 87103 
Wasted_Row = 68969 
Idle = 8072674 

BW Util Bottlenecks: 
RCDc_limit = 95838 
RCDWRc_limit = 129 
WTRc_limit = 1342 
RTWc_limit = 2812 
CCDLc_limit = 2288 
rwq = 0 
CCDLc_limit_alone = 1906 
WTRc_limit_alone = 1270 
RTWc_limit_alone = 2502 

Commands details: 
total_CMD = 8265670 
n_nop = 8247251 
Read = 9079 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 9117 
total_req = 9231 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 9231 
Row_Bus_Util =  0.001144 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.002228 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014333 
queue_avg = 0.075792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.075792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8246787 n_act=4898 n_pre=4882 n_ref_event=0 n_req=9244 n_rd=9207 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.004527
n_activity=330880 dram_eff=0.1131
bk0: 569a 8244112i bk1: 568a 8244587i bk2: 628a 8239375i bk3: 605a 8240157i bk4: 640a 8240091i bk5: 638a 8240407i bk6: 645a 8241344i bk7: 644a 8240281i bk8: 569a 8241319i bk9: 557a 8242858i bk10: 551a 8244439i bk11: 547a 8244049i bk12: 520a 8245450i bk13: 497a 8245919i bk14: 503a 8245309i bk15: 526a 8245245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470684
Row_Buffer_Locality_read = 0.470620
Row_Buffer_Locality_write = 0.486486
Bank_Level_Parallism = 1.988889
Bank_Level_Parallism_Col = 1.826518
Bank_Level_Parallism_Ready = 1.981263
write_to_read_ratio_blp_rw_average = 0.024816
GrpLevelPara = 1.357464 

BW Util details:
bwutil = 0.004527 
total_CMD = 8265670 
util_bw = 37420 
Wasted_Col = 90372 
Wasted_Row = 71034 
Idle = 8066844 

BW Util Bottlenecks: 
RCDc_limit = 99905 
RCDWRc_limit = 83 
WTRc_limit = 977 
RTWc_limit = 4099 
CCDLc_limit = 2243 
rwq = 0 
CCDLc_limit_alone = 1855 
WTRc_limit_alone = 928 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 8265670 
n_nop = 8246787 
Read = 9207 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 4898 
n_pre = 4882 
n_ref = 0 
n_req = 9244 
total_req = 9355 

Dual Bus Interface Util: 
issued_total_row = 9780 
issued_total_col = 9355 
Row_Bus_Util =  0.001183 
CoL_Bus_Util = 0.001132 
Either_Row_CoL_Bus_Util = 0.002285 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013345 
queue_avg = 0.079878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0798781
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247245 n_act=4760 n_pre=4744 n_ref_event=0 n_req=9127 n_rd=9094 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.004465
n_activity=317166 dram_eff=0.1164
bk0: 562a 8244384i bk1: 564a 8244710i bk2: 629a 8242618i bk3: 617a 8241115i bk4: 645a 8240279i bk5: 641a 8239370i bk6: 612a 8242771i bk7: 618a 8240803i bk8: 556a 8243581i bk9: 556a 8243270i bk10: 537a 8244959i bk11: 546a 8245894i bk12: 495a 8246768i bk13: 504a 8247197i bk14: 506a 8247190i bk15: 506a 8247700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479128
Row_Buffer_Locality_read = 0.478667
Row_Buffer_Locality_write = 0.606061
Bank_Level_Parallism = 1.965528
Bank_Level_Parallism_Col = 1.710451
Bank_Level_Parallism_Ready = 1.681925
write_to_read_ratio_blp_rw_average = 0.026551
GrpLevelPara = 1.349332 

BW Util details:
bwutil = 0.004465 
total_CMD = 8265670 
util_bw = 36904 
Wasted_Col = 87101 
Wasted_Row = 67797 
Idle = 8073868 

BW Util Bottlenecks: 
RCDc_limit = 96592 
RCDWRc_limit = 73 
WTRc_limit = 720 
RTWc_limit = 2817 
CCDLc_limit = 2536 
rwq = 0 
CCDLc_limit_alone = 2235 
WTRc_limit_alone = 673 
RTWc_limit_alone = 2563 

Commands details: 
total_CMD = 8265670 
n_nop = 8247245 
Read = 9094 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 4760 
n_pre = 4744 
n_ref = 0 
n_req = 9127 
total_req = 9226 

Dual Bus Interface Util: 
issued_total_row = 9504 
issued_total_col = 9226 
Row_Bus_Util =  0.001150 
CoL_Bus_Util = 0.001116 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.016554 
queue_avg = 0.080561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0805609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247233 n_act=4741 n_pre=4725 n_ref_event=0 n_req=9145 n_rd=9114 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004471
n_activity=319861 dram_eff=0.1155
bk0: 571a 8243926i bk1: 565a 8245581i bk2: 633a 8240817i bk3: 607a 8241860i bk4: 650a 8240705i bk5: 632a 8240624i bk6: 627a 8240341i bk7: 622a 8240609i bk8: 559a 8243888i bk9: 542a 8243850i bk10: 516a 8245630i bk11: 520a 8246318i bk12: 517a 8245869i bk13: 502a 8247429i bk14: 515a 8246229i bk15: 536a 8244515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482231
Row_Buffer_Locality_read = 0.481896
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.973938
Bank_Level_Parallism_Col = 1.784705
Bank_Level_Parallism_Ready = 1.852504
write_to_read_ratio_blp_rw_average = 0.021703
GrpLevelPara = 1.357125 

BW Util details:
bwutil = 0.004471 
total_CMD = 8265670 
util_bw = 36952 
Wasted_Col = 87325 
Wasted_Row = 69021 
Idle = 8072372 

BW Util Bottlenecks: 
RCDc_limit = 96431 
RCDWRc_limit = 44 
WTRc_limit = 911 
RTWc_limit = 3235 
CCDLc_limit = 2372 
rwq = 0 
CCDLc_limit_alone = 1957 
WTRc_limit_alone = 847 
RTWc_limit_alone = 2884 

Commands details: 
total_CMD = 8265670 
n_nop = 8247233 
Read = 9114 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4741 
n_pre = 4725 
n_ref = 0 
n_req = 9145 
total_req = 9238 

Dual Bus Interface Util: 
issued_total_row = 9466 
issued_total_col = 9238 
Row_Bus_Util =  0.001145 
CoL_Bus_Util = 0.001118 
Either_Row_CoL_Bus_Util = 0.002231 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014482 
queue_avg = 0.077229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0772293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8246843 n_act=4888 n_pre=4872 n_ref_event=0 n_req=9220 n_rd=9184 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004514
n_activity=333550 dram_eff=0.1119
bk0: 560a 8245353i bk1: 572a 8244786i bk2: 626a 8242062i bk3: 650a 8238765i bk4: 624a 8241441i bk5: 626a 8238607i bk6: 621a 8242642i bk7: 627a 8240192i bk8: 560a 8243813i bk9: 588a 8242536i bk10: 550a 8245623i bk11: 525a 8247391i bk12: 512a 8247805i bk13: 505a 8247521i bk14: 508a 8246478i bk15: 530a 8244622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470499
Row_Buffer_Locality_read = 0.470710
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.892925
Bank_Level_Parallism_Col = 1.771485
Bank_Level_Parallism_Ready = 1.784117
write_to_read_ratio_blp_rw_average = 0.031898
GrpLevelPara = 1.364511 

BW Util details:
bwutil = 0.004514 
total_CMD = 8265670 
util_bw = 37312 
Wasted_Col = 90658 
Wasted_Row = 72607 
Idle = 8065093 

BW Util Bottlenecks: 
RCDc_limit = 99860 
RCDWRc_limit = 87 
WTRc_limit = 1134 
RTWc_limit = 4453 
CCDLc_limit = 2557 
rwq = 0 
CCDLc_limit_alone = 2176 
WTRc_limit_alone = 1085 
RTWc_limit_alone = 4121 

Commands details: 
total_CMD = 8265670 
n_nop = 8246843 
Read = 9184 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4888 
n_pre = 4872 
n_ref = 0 
n_req = 9220 
total_req = 9328 

Dual Bus Interface Util: 
issued_total_row = 9760 
issued_total_col = 9328 
Row_Bus_Util =  0.001181 
CoL_Bus_Util = 0.001129 
Either_Row_CoL_Bus_Util = 0.002278 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.013863 
queue_avg = 0.079884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0798841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247076 n_act=4784 n_pre=4768 n_ref_event=0 n_req=9171 n_rd=9135 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.00449
n_activity=330273 dram_eff=0.1124
bk0: 577a 8243970i bk1: 587a 8243738i bk2: 629a 8241550i bk3: 607a 8242565i bk4: 641a 8241681i bk5: 630a 8241488i bk6: 626a 8240559i bk7: 641a 8240678i bk8: 557a 8243495i bk9: 550a 8245689i bk10: 509a 8247444i bk11: 529a 8246876i bk12: 522a 8246706i bk13: 507a 8246835i bk14: 509a 8247986i bk15: 514a 8245733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479010
Row_Buffer_Locality_read = 0.478927
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.886055
Bank_Level_Parallism_Col = 1.779476
Bank_Level_Parallism_Ready = 1.905554
write_to_read_ratio_blp_rw_average = 0.019933
GrpLevelPara = 1.346010 

BW Util details:
bwutil = 0.004490 
total_CMD = 8265670 
util_bw = 37116 
Wasted_Col = 89262 
Wasted_Row = 71142 
Idle = 8068150 

BW Util Bottlenecks: 
RCDc_limit = 97739 
RCDWRc_limit = 105 
WTRc_limit = 1577 
RTWc_limit = 2038 
CCDLc_limit = 1955 
rwq = 0 
CCDLc_limit_alone = 1669 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 1863 

Commands details: 
total_CMD = 8265670 
n_nop = 8247076 
Read = 9135 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4784 
n_pre = 4768 
n_ref = 0 
n_req = 9171 
total_req = 9279 

Dual Bus Interface Util: 
issued_total_row = 9552 
issued_total_col = 9279 
Row_Bus_Util =  0.001156 
CoL_Bus_Util = 0.001123 
Either_Row_CoL_Bus_Util = 0.002250 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012746 
queue_avg = 0.070658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0706577
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8246946 n_act=4841 n_pre=4825 n_ref_event=0 n_req=9199 n_rd=9164 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004502
n_activity=335137 dram_eff=0.111
bk0: 588a 8244769i bk1: 594a 8244304i bk2: 614a 8242742i bk3: 614a 8240960i bk4: 633a 8239232i bk5: 635a 8243324i bk6: 620a 8242515i bk7: 616a 8241870i bk8: 559a 8245612i bk9: 540a 8246329i bk10: 531a 8248279i bk11: 538a 8246653i bk12: 527a 8246538i bk13: 503a 8247184i bk14: 521a 8245650i bk15: 531a 8245056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474291
Row_Buffer_Locality_read = 0.474138
Row_Buffer_Locality_write = 0.514286
Bank_Level_Parallism = 1.833617
Bank_Level_Parallism_Col = 1.619057
Bank_Level_Parallism_Ready = 1.549253
write_to_read_ratio_blp_rw_average = 0.028883
GrpLevelPara = 1.326614 

BW Util details:
bwutil = 0.004502 
total_CMD = 8265670 
util_bw = 37216 
Wasted_Col = 91086 
Wasted_Row = 72568 
Idle = 8064800 

BW Util Bottlenecks: 
RCDc_limit = 99201 
RCDWRc_limit = 70 
WTRc_limit = 986 
RTWc_limit = 3027 
CCDLc_limit = 2295 
rwq = 0 
CCDLc_limit_alone = 1894 
WTRc_limit_alone = 916 
RTWc_limit_alone = 2696 

Commands details: 
total_CMD = 8265670 
n_nop = 8246946 
Read = 9164 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4841 
n_pre = 4825 
n_ref = 0 
n_req = 9199 
total_req = 9304 

Dual Bus Interface Util: 
issued_total_row = 9666 
issued_total_col = 9304 
Row_Bus_Util =  0.001169 
CoL_Bus_Util = 0.001126 
Either_Row_CoL_Bus_Util = 0.002265 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013138 
queue_avg = 0.071326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.071326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247064 n_act=4793 n_pre=4777 n_ref_event=0 n_req=9171 n_rd=9136 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004489
n_activity=328109 dram_eff=0.1131
bk0: 570a 8244195i bk1: 558a 8244095i bk2: 633a 8240653i bk3: 642a 8240204i bk4: 632a 8242218i bk5: 640a 8240290i bk6: 618a 8239961i bk7: 616a 8241810i bk8: 566a 8243639i bk9: 571a 8243224i bk10: 531a 8245986i bk11: 496a 8246364i bk12: 526a 8245512i bk13: 526a 8245746i bk14: 507a 8245115i bk15: 504a 8246482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478029
Row_Buffer_Locality_read = 0.477999
Row_Buffer_Locality_write = 0.485714
Bank_Level_Parallism = 1.948484
Bank_Level_Parallism_Col = 1.753852
Bank_Level_Parallism_Ready = 1.848774
write_to_read_ratio_blp_rw_average = 0.021943
GrpLevelPara = 1.355635 

BW Util details:
bwutil = 0.004489 
total_CMD = 8265670 
util_bw = 37104 
Wasted_Col = 89394 
Wasted_Row = 70986 
Idle = 8068186 

BW Util Bottlenecks: 
RCDc_limit = 98069 
RCDWRc_limit = 77 
WTRc_limit = 772 
RTWc_limit = 2741 
CCDLc_limit = 2067 
rwq = 0 
CCDLc_limit_alone = 1780 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2499 

Commands details: 
total_CMD = 8265670 
n_nop = 8247064 
Read = 9136 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4793 
n_pre = 4777 
n_ref = 0 
n_req = 9171 
total_req = 9276 

Dual Bus Interface Util: 
issued_total_row = 9570 
issued_total_col = 9276 
Row_Bus_Util =  0.001158 
CoL_Bus_Util = 0.001122 
Either_Row_CoL_Bus_Util = 0.002251 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012899 
queue_avg = 0.082420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0824199
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247567 n_act=4599 n_pre=4583 n_ref_event=0 n_req=9058 n_rd=9019 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.00444
n_activity=316404 dram_eff=0.116
bk0: 540a 8246117i bk1: 567a 8244408i bk2: 615a 8241896i bk3: 620a 8240548i bk4: 617a 8242354i bk5: 635a 8241327i bk6: 597a 8242662i bk7: 604a 8242511i bk8: 580a 8243258i bk9: 555a 8243052i bk10: 507a 8246525i bk11: 526a 8245944i bk12: 535a 8245278i bk13: 508a 8246716i bk14: 504a 8246800i bk15: 509a 8246180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492934
Row_Buffer_Locality_read = 0.493070
Row_Buffer_Locality_write = 0.461538
Bank_Level_Parallism = 1.986242
Bank_Level_Parallism_Col = 1.858855
Bank_Level_Parallism_Ready = 2.000430
write_to_read_ratio_blp_rw_average = 0.025018
GrpLevelPara = 1.381228 

BW Util details:
bwutil = 0.004440 
total_CMD = 8265670 
util_bw = 36700 
Wasted_Col = 84544 
Wasted_Row = 67426 
Idle = 8077000 

BW Util Bottlenecks: 
RCDc_limit = 92591 
RCDWRc_limit = 128 
WTRc_limit = 1644 
RTWc_limit = 2667 
CCDLc_limit = 2029 
rwq = 0 
CCDLc_limit_alone = 1650 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 2466 

Commands details: 
total_CMD = 8265670 
n_nop = 8247567 
Read = 9019 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 4599 
n_pre = 4583 
n_ref = 0 
n_req = 9058 
total_req = 9175 

Dual Bus Interface Util: 
issued_total_row = 9182 
issued_total_col = 9175 
Row_Bus_Util =  0.001111 
CoL_Bus_Util = 0.001110 
Either_Row_CoL_Bus_Util = 0.002190 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.014031 
queue_avg = 0.080487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0804868
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247276 n_act=4729 n_pre=4713 n_ref_event=0 n_req=9156 n_rd=9125 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004476
n_activity=325849 dram_eff=0.1135
bk0: 570a 8246218i bk1: 580a 8244120i bk2: 633a 8242572i bk3: 626a 8241685i bk4: 656a 8241589i bk5: 627a 8240696i bk6: 602a 8243106i bk7: 610a 8241783i bk8: 559a 8243631i bk9: 552a 8243320i bk10: 547a 8243798i bk11: 524a 8246119i bk12: 511a 8245553i bk13: 512a 8246422i bk14: 512a 8245747i bk15: 504a 8245894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484163
Row_Buffer_Locality_read = 0.483616
Row_Buffer_Locality_write = 0.645161
Bank_Level_Parallism = 1.955911
Bank_Level_Parallism_Col = 1.720169
Bank_Level_Parallism_Ready = 1.775440
write_to_read_ratio_blp_rw_average = 0.017847
GrpLevelPara = 1.349406 

BW Util details:
bwutil = 0.004476 
total_CMD = 8265670 
util_bw = 36996 
Wasted_Col = 86894 
Wasted_Row = 69700 
Idle = 8072080 

BW Util Bottlenecks: 
RCDc_limit = 96000 
RCDWRc_limit = 31 
WTRc_limit = 800 
RTWc_limit = 2154 
CCDLc_limit = 2053 
rwq = 0 
CCDLc_limit_alone = 1810 
WTRc_limit_alone = 764 
RTWc_limit_alone = 1947 

Commands details: 
total_CMD = 8265670 
n_nop = 8247276 
Read = 9125 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4729 
n_pre = 4713 
n_ref = 0 
n_req = 9156 
total_req = 9249 

Dual Bus Interface Util: 
issued_total_row = 9442 
issued_total_col = 9249 
Row_Bus_Util =  0.001142 
CoL_Bus_Util = 0.001119 
Either_Row_CoL_Bus_Util = 0.002225 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.016147 
queue_avg = 0.078883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0788827
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247461 n_act=4709 n_pre=4693 n_ref_event=0 n_req=9055 n_rd=9020 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004433
n_activity=315942 dram_eff=0.116
bk0: 548a 8245187i bk1: 556a 8245575i bk2: 609a 8239730i bk3: 622a 8240405i bk4: 619a 8240363i bk5: 650a 8240576i bk6: 626a 8241786i bk7: 622a 8241905i bk8: 539a 8244469i bk9: 548a 8245143i bk10: 510a 8245840i bk11: 529a 8245575i bk12: 514a 8245049i bk13: 514a 8246651i bk14: 489a 8246419i bk15: 525a 8244203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480618
Row_Buffer_Locality_read = 0.480155
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.998147
Bank_Level_Parallism_Col = 1.755616
Bank_Level_Parallism_Ready = 1.768178
write_to_read_ratio_blp_rw_average = 0.027917
GrpLevelPara = 1.366877 

BW Util details:
bwutil = 0.004433 
total_CMD = 8265670 
util_bw = 36640 
Wasted_Col = 85881 
Wasted_Row = 68259 
Idle = 8074890 

BW Util Bottlenecks: 
RCDc_limit = 95729 
RCDWRc_limit = 89 
WTRc_limit = 735 
RTWc_limit = 4000 
CCDLc_limit = 2451 
rwq = 0 
CCDLc_limit_alone = 2005 
WTRc_limit_alone = 691 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 8265670 
n_nop = 8247461 
Read = 9020 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4709 
n_pre = 4693 
n_ref = 0 
n_req = 9055 
total_req = 9160 

Dual Bus Interface Util: 
issued_total_row = 9402 
issued_total_col = 9160 
Row_Bus_Util =  0.001137 
CoL_Bus_Util = 0.001108 
Either_Row_CoL_Bus_Util = 0.002203 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.019386 
queue_avg = 0.086050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0860501
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8265670 n_nop=8247289 n_act=4702 n_pre=4686 n_ref_event=0 n_req=9151 n_rd=9111 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.004487
n_activity=322998 dram_eff=0.1148
bk0: 558a 8246143i bk1: 548a 8246952i bk2: 634a 8240453i bk3: 605a 8240543i bk4: 645a 8241880i bk5: 665a 8240665i bk6: 626a 8240456i bk7: 607a 8244162i bk8: 550a 8244249i bk9: 536a 8245740i bk10: 545a 8244605i bk11: 519a 8245273i bk12: 514a 8247062i bk13: 500a 8247097i bk14: 521a 8246791i bk15: 538a 8244469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486832
Row_Buffer_Locality_read = 0.487103
Row_Buffer_Locality_write = 0.425000
Bank_Level_Parallism = 1.932833
Bank_Level_Parallism_Col = 1.749884
Bank_Level_Parallism_Ready = 1.806445
write_to_read_ratio_blp_rw_average = 0.024764
GrpLevelPara = 1.350360 

BW Util details:
bwutil = 0.004487 
total_CMD = 8265670 
util_bw = 37084 
Wasted_Col = 86935 
Wasted_Row = 69208 
Idle = 8072443 

BW Util Bottlenecks: 
RCDc_limit = 95281 
RCDWRc_limit = 154 
WTRc_limit = 1547 
RTWc_limit = 2828 
CCDLc_limit = 2445 
rwq = 0 
CCDLc_limit_alone = 2083 
WTRc_limit_alone = 1451 
RTWc_limit_alone = 2562 

Commands details: 
total_CMD = 8265670 
n_nop = 8247289 
Read = 9111 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 4702 
n_pre = 4686 
n_ref = 0 
n_req = 9151 
total_req = 9271 

Dual Bus Interface Util: 
issued_total_row = 9388 
issued_total_col = 9271 
Row_Bus_Util =  0.001136 
CoL_Bus_Util = 0.001122 
Either_Row_CoL_Bus_Util = 0.002224 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.015124 
queue_avg = 0.078903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0789027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49766, Miss = 4927, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 10
L2_cache_bank[1]: Access = 49278, Miss = 4984, Miss_rate = 0.101, Pending_hits = 600, Reservation_fails = 690
L2_cache_bank[2]: Access = 50950, Miss = 5049, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 448
L2_cache_bank[3]: Access = 49367, Miss = 5001, Miss_rate = 0.101, Pending_hits = 612, Reservation_fails = 85
L2_cache_bank[4]: Access = 81405, Miss = 4958, Miss_rate = 0.061, Pending_hits = 521, Reservation_fails = 73
L2_cache_bank[5]: Access = 52464, Miss = 4968, Miss_rate = 0.095, Pending_hits = 539, Reservation_fails = 718
L2_cache_bank[6]: Access = 52100, Miss = 5006, Miss_rate = 0.096, Pending_hits = 514, Reservation_fails = 435
L2_cache_bank[7]: Access = 52043, Miss = 4942, Miss_rate = 0.095, Pending_hits = 521, Reservation_fails = 23
L2_cache_bank[8]: Access = 103638, Miss = 4977, Miss_rate = 0.048, Pending_hits = 502, Reservation_fails = 100
L2_cache_bank[9]: Access = 52927, Miss = 5043, Miss_rate = 0.095, Pending_hits = 568, Reservation_fails = 1276
L2_cache_bank[10]: Access = 52026, Miss = 4986, Miss_rate = 0.096, Pending_hits = 514, Reservation_fails = 107
L2_cache_bank[11]: Access = 49638, Miss = 4981, Miss_rate = 0.100, Pending_hits = 529, Reservation_fails = 333
L2_cache_bank[12]: Access = 51613, Miss = 5009, Miss_rate = 0.097, Pending_hits = 491, Reservation_fails = 420
L2_cache_bank[13]: Access = 51889, Miss = 4991, Miss_rate = 0.096, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[14]: Access = 51831, Miss = 4999, Miss_rate = 0.096, Pending_hits = 538, Reservation_fails = 216
L2_cache_bank[15]: Access = 50804, Miss = 4969, Miss_rate = 0.098, Pending_hits = 571, Reservation_fails = 262
L2_cache_bank[16]: Access = 51070, Miss = 4911, Miss_rate = 0.096, Pending_hits = 548, Reservation_fails = 13
L2_cache_bank[17]: Access = 49928, Miss = 4940, Miss_rate = 0.099, Pending_hits = 563, Reservation_fails = 22
L2_cache_bank[18]: Access = 50760, Miss = 5006, Miss_rate = 0.099, Pending_hits = 531, Reservation_fails = 427
L2_cache_bank[19]: Access = 49290, Miss = 4951, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 359
L2_cache_bank[20]: Access = 48163, Miss = 4870, Miss_rate = 0.101, Pending_hits = 566, Reservation_fails = 347
L2_cache_bank[21]: Access = 51418, Miss = 4982, Miss_rate = 0.097, Pending_hits = 603, Reservation_fails = 64
L2_cache_bank[22]: Access = 49831, Miss = 5009, Miss_rate = 0.101, Pending_hits = 574, Reservation_fails = 85
L2_cache_bank[23]: Access = 48229, Miss = 4934, Miss_rate = 0.102, Pending_hits = 494, Reservation_fails = 238
L2_total_cache_accesses = 1300428
L2_total_cache_misses = 119393
L2_total_cache_miss_rate = 0.0918
L2_total_cache_pending_hits = 13119
L2_total_cache_reservation_fails = 6751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1114681
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13119
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1237188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6751
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1300428
icnt_total_pkts_simt_to_mem=1300428
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1300428
Req_Network_cycles = 3223157
Req_Network_injected_packets_per_cycle =       0.4035 
Req_Network_conflicts_per_cycle =       0.1941
Req_Network_conflicts_per_cycle_util =       1.9034
Req_Bank_Level_Parallism =       3.9569
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5633
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0634

Reply_Network_injected_packets_num = 1300428
Reply_Network_cycles = 3223157
Reply_Network_injected_packets_per_cycle =        0.4035
Reply_Network_conflicts_per_cycle =        0.2186
Reply_Network_conflicts_per_cycle_util =       2.1344
Reply_Bank_Level_Parallism =       3.9398
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0801
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0134
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 24 sec (4884 sec)
gpgpu_simulation_rate = 2272 (inst/sec)
gpgpu_simulation_rate = 659 (cycle/sec)
gpgpu_silicon_slowdown = 2071320x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 8: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 9557
gpu_sim_insn = 10708
gpu_ipc =       1.1204
gpu_tot_sim_cycle = 3232714
gpu_tot_sim_insn = 11109647
gpu_tot_ipc =       3.4366
gpu_tot_issued_cta = 327
gpu_occupancy = 14.4210% 
gpu_tot_occupancy = 25.4223% 
max_total_param_size = 0
gpu_stall_dramfull = 15997
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0236
partiton_level_parallism_total  =       0.4023
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.9550
L2_BW  =       1.0329 GB/Sec
L2_BW_total  =      17.5743 GB/Sec
gpu_total_sim_rate=2270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45869, Miss = 26040, Miss_rate = 0.568, Pending_hits = 2800, Reservation_fails = 20212
	L1D_cache_core[1]: Access = 45270, Miss = 25574, Miss_rate = 0.565, Pending_hits = 3027, Reservation_fails = 20202
	L1D_cache_core[2]: Access = 103929, Miss = 35152, Miss_rate = 0.338, Pending_hits = 3099, Reservation_fails = 22036
	L1D_cache_core[3]: Access = 152847, Miss = 68151, Miss_rate = 0.446, Pending_hits = 3313, Reservation_fails = 23525
	L1D_cache_core[4]: Access = 103696, Miss = 56439, Miss_rate = 0.544, Pending_hits = 3156, Reservation_fails = 23598
	L1D_cache_core[5]: Access = 101955, Miss = 57009, Miss_rate = 0.559, Pending_hits = 3835, Reservation_fails = 26387
	L1D_cache_core[6]: Access = 93055, Miss = 51747, Miss_rate = 0.556, Pending_hits = 3086, Reservation_fails = 23678
	L1D_cache_core[7]: Access = 96885, Miss = 53235, Miss_rate = 0.549, Pending_hits = 3284, Reservation_fails = 25367
	L1D_cache_core[8]: Access = 79997, Miss = 46415, Miss_rate = 0.580, Pending_hits = 3321, Reservation_fails = 23645
	L1D_cache_core[9]: Access = 83324, Miss = 47401, Miss_rate = 0.569, Pending_hits = 2875, Reservation_fails = 25014
	L1D_cache_core[10]: Access = 75148, Miss = 42397, Miss_rate = 0.564, Pending_hits = 3747, Reservation_fails = 23843
	L1D_cache_core[11]: Access = 73906, Miss = 40961, Miss_rate = 0.554, Pending_hits = 3136, Reservation_fails = 22828
	L1D_cache_core[12]: Access = 70778, Miss = 39306, Miss_rate = 0.555, Pending_hits = 3711, Reservation_fails = 20556
	L1D_cache_core[13]: Access = 67019, Miss = 36424, Miss_rate = 0.543, Pending_hits = 3030, Reservation_fails = 20468
	L1D_cache_core[14]: Access = 65639, Miss = 36655, Miss_rate = 0.558, Pending_hits = 2332, Reservation_fails = 21126
	L1D_cache_core[15]: Access = 55080, Miss = 27180, Miss_rate = 0.493, Pending_hits = 2091, Reservation_fails = 19148
	L1D_cache_core[16]: Access = 74053, Miss = 39010, Miss_rate = 0.527, Pending_hits = 2550, Reservation_fails = 32093
	L1D_cache_core[17]: Access = 66153, Miss = 36585, Miss_rate = 0.553, Pending_hits = 3137, Reservation_fails = 28725
	L1D_cache_core[18]: Access = 64946, Miss = 36322, Miss_rate = 0.559, Pending_hits = 3328, Reservation_fails = 29653
	L1D_cache_core[19]: Access = 57420, Miss = 31991, Miss_rate = 0.557, Pending_hits = 2887, Reservation_fails = 28306
	L1D_cache_core[20]: Access = 56141, Miss = 32382, Miss_rate = 0.577, Pending_hits = 2900, Reservation_fails = 29092
	L1D_cache_core[21]: Access = 61822, Miss = 34584, Miss_rate = 0.559, Pending_hits = 3088, Reservation_fails = 26562
	L1D_cache_core[22]: Access = 55102, Miss = 30525, Miss_rate = 0.554, Pending_hits = 2397, Reservation_fails = 25857
	L1D_cache_core[23]: Access = 53269, Miss = 29884, Miss_rate = 0.561, Pending_hits = 2721, Reservation_fails = 24839
	L1D_cache_core[24]: Access = 51483, Miss = 28651, Miss_rate = 0.557, Pending_hits = 2720, Reservation_fails = 22794
	L1D_cache_core[25]: Access = 49785, Miss = 28707, Miss_rate = 0.577, Pending_hits = 3192, Reservation_fails = 21509
	L1D_cache_core[26]: Access = 46643, Miss = 27467, Miss_rate = 0.589, Pending_hits = 2946, Reservation_fails = 22616
	L1D_cache_core[27]: Access = 46516, Miss = 26873, Miss_rate = 0.578, Pending_hits = 3267, Reservation_fails = 21302
	L1D_cache_core[28]: Access = 46577, Miss = 26591, Miss_rate = 0.571, Pending_hits = 3061, Reservation_fails = 18454
	L1D_cache_core[29]: Access = 44074, Miss = 25609, Miss_rate = 0.581, Pending_hits = 2216, Reservation_fails = 20198
	L1D_total_cache_accesses = 2088381
	L1D_total_cache_misses = 1125267
	L1D_total_cache_miss_rate = 0.5388
	L1D_total_cache_pending_hits = 90253
	L1D_total_cache_reservation_fails = 713633
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 862770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 821415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 713622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 250697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 90253
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2025135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63246

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119935
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 593687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 327, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3527, 5204, 4622, 3310, 1967, 4460, 3732, 4079, 641, 1434, 415, 1651, 574, 739, 733, 574, 3640, 546, 563, 626, 1092, 417, 490, 5265, 685, 432, 654, 740, 488, 464, 329, 518, 
gpgpu_n_tot_thrd_icount = 67135872
gpgpu_n_tot_w_icount = 2097996
gpgpu_n_stall_shd_mem = 896493
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1237408
gpgpu_n_mem_write_global = 63246
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2401093
gpgpu_n_store_insn = 82167
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 668672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 789774
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106719
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:453930	W0_Idle:18529323	W0_Scoreboard:35604795	W1:979423	W2:309320	W3:152702	W4:86279	W5:59166	W6:44097	W7:38047	W8:33157	W9:28331	W10:25171	W11:21510	W12:19608	W13:18481	W14:16300	W15:13982	W16:13839	W17:12633	W18:10669	W19:9106	W20:9728	W21:9008	W22:9711	W23:11243	W24:11686	W25:11755	W26:10332	W27:9727	W28:8436	W29:6844	W30:5671	W31:4992	W32:97042
single_issue_nums: WS0:549921	WS1:531673	WS2:526721	WS3:489681	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8576896 {8:1072112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2529840 {40:63246,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6611840 {40:165296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42884480 {40:1072112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 505968 {8:63246,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6611840 {40:165296,}
maxmflatency = 3050 
max_icnt2mem_latency = 1651 
maxmrqlatency = 1714 
max_icnt2sh_latency = 215 
averagemflatency = 308 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 6 
mrq_lat_table:82558 	1012 	1559 	3029 	4170 	4549 	6180 	4419 	1212 	1001 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	804078 	383366 	105407 	7654 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	127413 	14033 	6174 	4308 	771912 	106340 	137544 	126937 	5751 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	805716 	238381 	143855 	68636 	27230 	14074 	2762 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18153 	2606 	64 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        52        64        64        44        43        62        64        64        64        61        60        64        64        53        52 
dram[1]:        58        57        64        64        43        45        64        62        64        64        64        60        64        64        55        51 
dram[2]:        60        58        64        64        47        47        64        60        64        63        56        57        64        64        52        51 
dram[3]:        57        57        64        64        47        47        61        63        64        64        60        58        64        64        48        57 
dram[4]:        56        57        64        64        47        46        61        63        64        64        59        62        64        64        57        53 
dram[5]:        57        57        64        64        47        48        63        64        64        64        59        61        64        64        60        57 
dram[6]:        53        57        64        64        48        45        64        61        64        63        62        62        64        64        53        55 
dram[7]:        57        58        64        64        48        46        47        63        64        64        62        54        64        64        55        58 
dram[8]:        52        61        64        64        48        48        62        64        64        64        57        56        64        64        57        55 
dram[9]:        54        52        64        64        47        48        61        61        61        64        57        61        64        64        56        55 
dram[10]:        54        54        64        64        47        47        62        62        64        64        61        60        64        64        50        55 
dram[11]:        52        59        64        64        48        48        63        64        64        64        59        58        64        64        53        55 
maximum service time to same row:
dram[0]:     46264     49776     33088     32198     25560     67712     13499     18945     64089     59260    116768     93425     71416     86085    159804    210869 
dram[1]:     58891     45378     34143    144365     31963     87873     34428     30092     50353     48330    139371    213128    151389    156069    241175    194488 
dram[2]:    265583    271796    154937    170427     50248    100923     57277     78332     35627     41798    226437    243733     19743     37804    189982    181121 
dram[3]:    283006    108516    176822    186621    102480     72867     73569     61740     38500     41132    228927    181008     44124     25294    181874    180177 
dram[4]:    147629    149580    195236     16898     28901     80007     41450     42263     57758     75926    169182    153749     27978     23804    189261    191901 
dram[5]:    144477    154089     42765     39166     85241     84880     45271     58491     84475     85294     92910     99879     24502     32572    191121    192928 
dram[6]:    133811    198938     37817     35320     41886     63059     55822     53151     75637    146495    103322    107254     27109     57558    196004    201382 
dram[7]:     20034    220031     46048     83060     75849     52599     41083     42674    138902    127123    109740     51084     62075     89790    197459    198718 
dram[8]:    233014     44886     82171     77568    112330    113486    100770     95918    123107    221500     96239     81188     16349     13156    215642    226265 
dram[9]:     46303     45659     82787     87052    119733     88073     92336     80159    217465     67887     72156     66336     41601     43306    239780    250650 
dram[10]:     73774     63199    116625     42177    192018    174844     83244     99402     74193     58063     49985     48130     35302     33435    246008    188143 
dram[11]:     92167     54964     64800     85066    165386    180353     93321     69586     66081     54119     46771    125463     85819     68876    173285    153744 
average row accesses per activate:
dram[0]:  1.886667  1.926667  1.716714  1.719444  2.018576  1.863248  2.226148  2.257042  2.007246  1.853333  1.966543  1.875432  1.868914  2.023809  1.868421  1.905882 
dram[1]:  1.890365  1.955326  1.709239  1.666667  1.871720  1.987616  2.230509  2.172185  1.848387  1.881757  1.900000  1.873288  1.911765  1.926357  1.746528  1.747508 
dram[2]:  1.854785  1.867550  1.866469  1.812317  1.886297  1.939759  2.328358  2.164948  1.799353  1.805195  1.881119  2.014706  1.941176  1.976471  1.756944  1.916667 
dram[3]:  1.853896  2.010676  1.743802  1.790560  2.053459  2.006329  2.035032  2.134680  1.941176  1.915194  1.992278  2.113821  1.900735  2.163793  1.728188  1.675000 
dram[4]:  1.898305  1.857143  1.724518  1.717678  1.987302  1.869436  2.153061  2.061290  1.985866  1.774775  1.896552  2.034884  2.015748  1.927481  1.788732  1.671924 
dram[5]:  1.843450  1.854890  1.817919  1.817365  2.009346  1.903904  2.098684  2.053459  1.820847  1.964286  2.003937  1.977612  1.947761  1.913208  1.996078  1.742373 
dram[6]:  1.866667  1.850467  1.790087  1.698895  1.835735  1.960000  2.217544  2.165517  1.951220  2.117188  2.074219  2.018727  1.849123  1.919847  1.648734  1.664577 
dram[7]:  1.884488  1.978723  1.720109  1.801120  2.058442  1.899408  2.128378  2.165517  1.890365  1.878689  1.955882  1.976285  1.885305  1.955390  1.712838  1.866667 
dram[8]:  2.037736  1.986014  1.822485  1.746479  2.137931  2.133779  2.306818  2.369231  1.921053  1.823529  2.011811  1.985019  1.877193  1.909774  1.901887  1.761246 
dram[9]:  2.028470  1.889251  1.883929  1.882883  2.139610  1.962617  2.249084  2.130137  1.875839  1.910035  1.855219  2.038610  1.838130  1.954198  1.718121  1.731959 
dram[10]:  1.957143  1.930556  1.659401  1.787356  1.962145  1.887283  2.286738  2.163822  2.129412  1.985663  1.950758  1.903571  1.869091  2.056000  1.752688  1.732673 
dram[11]:  2.137931  2.124031  1.766017  1.675900  2.076923  1.956140  2.207613  2.218638  1.957895  2.068441  1.883562  1.897810  1.946970  1.879699  1.874101  1.718850 
average row locality = 109864/57108 = 1.923794
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       565       578       605       618       651       653       617       628       552       554       527       541       499       510       497       486 
dram[1]:       569       568       628       605       640       638       645       644       569       557       551       547       520       497       503       526 
dram[2]:       562       564       629       617       645       641       612       618       556       556       537       546       495       504       506       506 
dram[3]:       571       565       633       607       650       632       627       622       559       542       516       520       517       502       515       536 
dram[4]:       560       572       626       650       624       626       621       627       560       588       550       525       512       505       508       530 
dram[5]:       577       587       629       607       641       630       626       641       557       550       509       529       522       507       509       514 
dram[6]:       588       594       614       614       633       635       620       616       559       540       531       538       527       503       521       531 
dram[7]:       570       558       633       642       632       640       618       616       566       571       532       500       526       526       507       504 
dram[8]:       540       567       615       620       617       635       597       604       580       555       511       530       535       508       504       509 
dram[9]:       570       580       633       626       656       627       602       610       559       552       551       528       511       512       512       504 
dram[10]:       548       556       609       622       619       650       626       622       541       552       514       533       514       514       489       525 
dram[11]:       558       548       634       605       645       665       626       607       554       540       549       520       514       500       521       538 
total dram reads = 109438
bank skew: 665/486 = 1.37
chip skew: 9207/9027 = 1.02
number of total write accesses:
dram[0]:         4         0         4         4         4         4        52        52         8         8         8         4         0         0         0         0 
dram[1]:         0         4         4         0         8        16        52        48        16         0         0         0         0         0         0         0 
dram[2]:         0         0         0         4         8        12        48        48         0         0         4         8         0         0         0         0 
dram[3]:         0         0         0         0        12         8        48        48         8         0         0         0         0         0         0         0 
dram[4]:         0         0         0         4         8        16        48        48         8        12         0         0         0         0         0         0 
dram[5]:         0         4         0         0        16        16        48        48         8         0         0         4         0         0         0         0 
dram[6]:         0         0         0         4        16         8        48        48         4         8         0         4         0         0         0         0 
dram[7]:         4         0         0         4         8         8        48        48        12         8         0         0         0         0         0         0 
dram[8]:         0         4         4         0        12        12        48        48        16        12         0         0         0         0         0         0 
dram[9]:         0         0         0         4        12        12        48        48         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        12        12        48        48         8         8         4         0         0         0         0         0 
dram[11]:         0         0         0         0        12        16        48        48        16        16         4         0         0         0         0         0 
total dram writes = 1704
min_bank_accesses = 0!
chip skew: 160/124 = 1.29
average mf latency per bank:
dram[0]:       2232      2191      2126      2063      2019      2156      1992      1846      7001      7558      5855      5934      3566      3361      2942      2617
dram[1]:       2243      2131      2012      2010      2186      2159      1915      2032      7074      7028      5920      5673      3821      3804      2637      2470
dram[2]:       2208      2414     13458      2079      2180      2277      2118      2093      7812      9057      5696      5996      3744      3636      2387      2825
dram[3]:       2405      2188      2086      2039      2288      2105      2064      2007      8128      8004      6180      6294      3781      3917      2541      2538
dram[4]:      21144      2310      1975      2191      2254      2409      1961      2124      8072      8384      5786      6542      3684      3708      2578      2916
dram[5]:       2018      1936      2050      2008      2092      2004      1989      1933      8030      8171      6052      5355      3613      3371      2613      2476
dram[6]:       2130      2008      2039      2013      2094      1970      2015      2121      7957      8571      6360      5884      3396      3623      2484      2481
dram[7]:       2170      2274      1983      2035      2091      2057      2110      2070      7407      7682      6352      6439      3527      3413      2561      2414
dram[8]:       2357      2177      2074      2182      2234      2265      2085      2083      7500      7635      5991      5577      3403      3250      2590      2530
dram[9]:       2290      2024      2075      2030      2198      2176      2129      2099      8126      7872      5685      5555      3454      3200      2564      2505
dram[10]:       2334      2256      2311      2165      2303      2129      2112      2068      7496      7636      5595      6139      3375      3494      2785      2479
dram[11]:       2380      2258      2047      2167      2144      1956      2183      1963      7085      7116      5600      5622      3234      3159      2572      2496
maximum mf latency per bank:
dram[0]:       1431      1495      1626      1449      1565      2047      2187      1851      2104      1259      1440      1337      1451      1329      1385      1418
dram[1]:       1632      1564      1487      1614      1559      1479      2325      2297      1491      1522      1400      1549      1458      1504      1592      1394
dram[2]:       1549      1849      1620      2483      1586      1696      1822      2469      1567      1591      1696      1738      1645      1667      1513      1747
dram[3]:       1629      1512      1946      1674      1843      1585      2522      2698      1624      1508      1595      1534      1661      1585      1776      1600
dram[4]:       1152      1963      1340      2097      1979      2027      1761      2547      2071      1931      1106      2219      1410      2076      1355      2011
dram[5]:       1413      1323      1374      1214      1896      1476      1676      1620      1499      1256      1555      1250      1292      1170      1323      1313
dram[6]:       1653      1404      1426      1529      1582      1518      1810      2102      1700      1568      1586      1544      1463      1652      1427      1425
dram[7]:       1486      1606      1572      1632      1660      1613      2300      1866      1371      1576      1578      1623      1618      1837      1524      1627
dram[8]:       1429      1933      1770      1811      1643      1740      2387      2266      1552      1506      1625      1704      1547      1894      1579      1745
dram[9]:       1620      1665      1747      2254      1624      1726      1668      1692      1682      1673      1672      1911      1739      1595      1773      1524
dram[10]:       1842      1489      2129      1658      1803      1620      2997      1679      3050      1520      1870      1379      1942      1525      1833      1401
dram[11]:       1576      1343      1799      1498      1552      1629      2561      1337      1616      1472      1425      1442      1524      1294      1420      1334

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271756 n_act=4734 n_pre=4718 n_ref_event=0 n_req=9119 n_rd=9081 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.004455
n_activity=319974 dram_eff=0.1154
bk0: 565a 8268362i bk1: 578a 8268674i bk2: 605a 8264887i bk3: 618a 8264261i bk4: 651a 8265601i bk5: 653a 8263772i bk6: 617a 8267597i bk7: 628a 8267626i bk8: 552a 8268460i bk9: 554a 8267664i bk10: 527a 8269834i bk11: 541a 8268854i bk12: 499a 8271122i bk13: 510a 8271337i bk14: 497a 8270848i bk15: 486a 8272777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481522
Row_Buffer_Locality_read = 0.481445
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.971907
Bank_Level_Parallism_Col = 1.811091
Bank_Level_Parallism_Ready = 1.952772
write_to_read_ratio_blp_rw_average = 0.021562
GrpLevelPara = 1.360034 

BW Util details:
bwutil = 0.004455 
total_CMD = 8290177 
util_bw = 36932 
Wasted_Col = 87103 
Wasted_Row = 68969 
Idle = 8097173 

BW Util Bottlenecks: 
RCDc_limit = 95838 
RCDWRc_limit = 129 
WTRc_limit = 1342 
RTWc_limit = 2812 
CCDLc_limit = 2288 
rwq = 0 
CCDLc_limit_alone = 1906 
WTRc_limit_alone = 1270 
RTWc_limit_alone = 2502 

Commands details: 
total_CMD = 8290177 
n_nop = 8271756 
Read = 9081 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 9119 
total_req = 9233 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 9233 
Row_Bus_Util =  0.001140 
CoL_Bus_Util = 0.001114 
Either_Row_CoL_Bus_Util = 0.002222 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014331 
queue_avg = 0.075568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.075568
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271294 n_act=4898 n_pre=4882 n_ref_event=0 n_req=9244 n_rd=9207 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.004514
n_activity=330880 dram_eff=0.1131
bk0: 569a 8268619i bk1: 568a 8269094i bk2: 628a 8263882i bk3: 605a 8264664i bk4: 640a 8264598i bk5: 638a 8264914i bk6: 645a 8265851i bk7: 644a 8264788i bk8: 569a 8265826i bk9: 557a 8267365i bk10: 551a 8268946i bk11: 547a 8268556i bk12: 520a 8269957i bk13: 497a 8270426i bk14: 503a 8269816i bk15: 526a 8269752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470684
Row_Buffer_Locality_read = 0.470620
Row_Buffer_Locality_write = 0.486486
Bank_Level_Parallism = 1.988889
Bank_Level_Parallism_Col = 1.826518
Bank_Level_Parallism_Ready = 1.981263
write_to_read_ratio_blp_rw_average = 0.024816
GrpLevelPara = 1.357464 

BW Util details:
bwutil = 0.004514 
total_CMD = 8290177 
util_bw = 37420 
Wasted_Col = 90372 
Wasted_Row = 71034 
Idle = 8091351 

BW Util Bottlenecks: 
RCDc_limit = 99905 
RCDWRc_limit = 83 
WTRc_limit = 977 
RTWc_limit = 4099 
CCDLc_limit = 2243 
rwq = 0 
CCDLc_limit_alone = 1855 
WTRc_limit_alone = 928 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 8290177 
n_nop = 8271294 
Read = 9207 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 4898 
n_pre = 4882 
n_ref = 0 
n_req = 9244 
total_req = 9355 

Dual Bus Interface Util: 
issued_total_row = 9780 
issued_total_col = 9355 
Row_Bus_Util =  0.001180 
CoL_Bus_Util = 0.001128 
Either_Row_CoL_Bus_Util = 0.002278 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013345 
queue_avg = 0.079642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.079642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271752 n_act=4760 n_pre=4744 n_ref_event=0 n_req=9127 n_rd=9094 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.004452
n_activity=317166 dram_eff=0.1164
bk0: 562a 8268891i bk1: 564a 8269217i bk2: 629a 8267125i bk3: 617a 8265622i bk4: 645a 8264786i bk5: 641a 8263877i bk6: 612a 8267278i bk7: 618a 8265310i bk8: 556a 8268088i bk9: 556a 8267777i bk10: 537a 8269466i bk11: 546a 8270401i bk12: 495a 8271275i bk13: 504a 8271704i bk14: 506a 8271697i bk15: 506a 8272207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479128
Row_Buffer_Locality_read = 0.478667
Row_Buffer_Locality_write = 0.606061
Bank_Level_Parallism = 1.965528
Bank_Level_Parallism_Col = 1.710451
Bank_Level_Parallism_Ready = 1.681925
write_to_read_ratio_blp_rw_average = 0.026551
GrpLevelPara = 1.349332 

BW Util details:
bwutil = 0.004452 
total_CMD = 8290177 
util_bw = 36904 
Wasted_Col = 87101 
Wasted_Row = 67797 
Idle = 8098375 

BW Util Bottlenecks: 
RCDc_limit = 96592 
RCDWRc_limit = 73 
WTRc_limit = 720 
RTWc_limit = 2817 
CCDLc_limit = 2536 
rwq = 0 
CCDLc_limit_alone = 2235 
WTRc_limit_alone = 673 
RTWc_limit_alone = 2563 

Commands details: 
total_CMD = 8290177 
n_nop = 8271752 
Read = 9094 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 4760 
n_pre = 4744 
n_ref = 0 
n_req = 9127 
total_req = 9226 

Dual Bus Interface Util: 
issued_total_row = 9504 
issued_total_col = 9226 
Row_Bus_Util =  0.001146 
CoL_Bus_Util = 0.001113 
Either_Row_CoL_Bus_Util = 0.002223 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.016554 
queue_avg = 0.080323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0803228
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271740 n_act=4741 n_pre=4725 n_ref_event=0 n_req=9145 n_rd=9114 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004457
n_activity=319861 dram_eff=0.1155
bk0: 571a 8268433i bk1: 565a 8270088i bk2: 633a 8265324i bk3: 607a 8266367i bk4: 650a 8265212i bk5: 632a 8265131i bk6: 627a 8264848i bk7: 622a 8265116i bk8: 559a 8268395i bk9: 542a 8268357i bk10: 516a 8270137i bk11: 520a 8270825i bk12: 517a 8270376i bk13: 502a 8271936i bk14: 515a 8270736i bk15: 536a 8269022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482231
Row_Buffer_Locality_read = 0.481896
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.973938
Bank_Level_Parallism_Col = 1.784705
Bank_Level_Parallism_Ready = 1.852504
write_to_read_ratio_blp_rw_average = 0.021703
GrpLevelPara = 1.357125 

BW Util details:
bwutil = 0.004457 
total_CMD = 8290177 
util_bw = 36952 
Wasted_Col = 87325 
Wasted_Row = 69021 
Idle = 8096879 

BW Util Bottlenecks: 
RCDc_limit = 96431 
RCDWRc_limit = 44 
WTRc_limit = 911 
RTWc_limit = 3235 
CCDLc_limit = 2372 
rwq = 0 
CCDLc_limit_alone = 1957 
WTRc_limit_alone = 847 
RTWc_limit_alone = 2884 

Commands details: 
total_CMD = 8290177 
n_nop = 8271740 
Read = 9114 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4741 
n_pre = 4725 
n_ref = 0 
n_req = 9145 
total_req = 9238 

Dual Bus Interface Util: 
issued_total_row = 9466 
issued_total_col = 9238 
Row_Bus_Util =  0.001142 
CoL_Bus_Util = 0.001114 
Either_Row_CoL_Bus_Util = 0.002224 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014482 
queue_avg = 0.077001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.077001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271350 n_act=4888 n_pre=4872 n_ref_event=0 n_req=9220 n_rd=9184 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004501
n_activity=333550 dram_eff=0.1119
bk0: 560a 8269860i bk1: 572a 8269293i bk2: 626a 8266569i bk3: 650a 8263272i bk4: 624a 8265948i bk5: 626a 8263114i bk6: 621a 8267149i bk7: 627a 8264699i bk8: 560a 8268320i bk9: 588a 8267043i bk10: 550a 8270130i bk11: 525a 8271898i bk12: 512a 8272312i bk13: 505a 8272028i bk14: 508a 8270985i bk15: 530a 8269129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470499
Row_Buffer_Locality_read = 0.470710
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.892925
Bank_Level_Parallism_Col = 1.771485
Bank_Level_Parallism_Ready = 1.784117
write_to_read_ratio_blp_rw_average = 0.031898
GrpLevelPara = 1.364511 

BW Util details:
bwutil = 0.004501 
total_CMD = 8290177 
util_bw = 37312 
Wasted_Col = 90658 
Wasted_Row = 72607 
Idle = 8089600 

BW Util Bottlenecks: 
RCDc_limit = 99860 
RCDWRc_limit = 87 
WTRc_limit = 1134 
RTWc_limit = 4453 
CCDLc_limit = 2557 
rwq = 0 
CCDLc_limit_alone = 2176 
WTRc_limit_alone = 1085 
RTWc_limit_alone = 4121 

Commands details: 
total_CMD = 8290177 
n_nop = 8271350 
Read = 9184 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4888 
n_pre = 4872 
n_ref = 0 
n_req = 9220 
total_req = 9328 

Dual Bus Interface Util: 
issued_total_row = 9760 
issued_total_col = 9328 
Row_Bus_Util =  0.001177 
CoL_Bus_Util = 0.001125 
Either_Row_CoL_Bus_Util = 0.002271 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.013863 
queue_avg = 0.079648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.079648
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271583 n_act=4784 n_pre=4768 n_ref_event=0 n_req=9171 n_rd=9135 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004477
n_activity=330273 dram_eff=0.1124
bk0: 577a 8268477i bk1: 587a 8268245i bk2: 629a 8266057i bk3: 607a 8267072i bk4: 641a 8266188i bk5: 630a 8265995i bk6: 626a 8265066i bk7: 641a 8265185i bk8: 557a 8268002i bk9: 550a 8270196i bk10: 509a 8271951i bk11: 529a 8271383i bk12: 522a 8271213i bk13: 507a 8271342i bk14: 509a 8272493i bk15: 514a 8270240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479010
Row_Buffer_Locality_read = 0.478927
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.886055
Bank_Level_Parallism_Col = 1.779476
Bank_Level_Parallism_Ready = 1.905554
write_to_read_ratio_blp_rw_average = 0.019933
GrpLevelPara = 1.346010 

BW Util details:
bwutil = 0.004477 
total_CMD = 8290177 
util_bw = 37116 
Wasted_Col = 89262 
Wasted_Row = 71142 
Idle = 8092657 

BW Util Bottlenecks: 
RCDc_limit = 97739 
RCDWRc_limit = 105 
WTRc_limit = 1577 
RTWc_limit = 2038 
CCDLc_limit = 1955 
rwq = 0 
CCDLc_limit_alone = 1669 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 1863 

Commands details: 
total_CMD = 8290177 
n_nop = 8271583 
Read = 9135 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4784 
n_pre = 4768 
n_ref = 0 
n_req = 9171 
total_req = 9279 

Dual Bus Interface Util: 
issued_total_row = 9552 
issued_total_col = 9279 
Row_Bus_Util =  0.001152 
CoL_Bus_Util = 0.001119 
Either_Row_CoL_Bus_Util = 0.002243 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012746 
queue_avg = 0.070449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0704488
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271453 n_act=4841 n_pre=4825 n_ref_event=0 n_req=9199 n_rd=9164 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004489
n_activity=335137 dram_eff=0.111
bk0: 588a 8269276i bk1: 594a 8268811i bk2: 614a 8267249i bk3: 614a 8265467i bk4: 633a 8263739i bk5: 635a 8267831i bk6: 620a 8267022i bk7: 616a 8266377i bk8: 559a 8270119i bk9: 540a 8270836i bk10: 531a 8272786i bk11: 538a 8271160i bk12: 527a 8271045i bk13: 503a 8271691i bk14: 521a 8270157i bk15: 531a 8269563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474291
Row_Buffer_Locality_read = 0.474138
Row_Buffer_Locality_write = 0.514286
Bank_Level_Parallism = 1.833617
Bank_Level_Parallism_Col = 1.619057
Bank_Level_Parallism_Ready = 1.549253
write_to_read_ratio_blp_rw_average = 0.028883
GrpLevelPara = 1.326614 

BW Util details:
bwutil = 0.004489 
total_CMD = 8290177 
util_bw = 37216 
Wasted_Col = 91086 
Wasted_Row = 72568 
Idle = 8089307 

BW Util Bottlenecks: 
RCDc_limit = 99201 
RCDWRc_limit = 70 
WTRc_limit = 986 
RTWc_limit = 3027 
CCDLc_limit = 2295 
rwq = 0 
CCDLc_limit_alone = 1894 
WTRc_limit_alone = 916 
RTWc_limit_alone = 2696 

Commands details: 
total_CMD = 8290177 
n_nop = 8271453 
Read = 9164 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4841 
n_pre = 4825 
n_ref = 0 
n_req = 9199 
total_req = 9304 

Dual Bus Interface Util: 
issued_total_row = 9666 
issued_total_col = 9304 
Row_Bus_Util =  0.001166 
CoL_Bus_Util = 0.001122 
Either_Row_CoL_Bus_Util = 0.002259 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013138 
queue_avg = 0.071115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0711151
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271566 n_act=4793 n_pre=4777 n_ref_event=0 n_req=9176 n_rd=9141 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004478
n_activity=328171 dram_eff=0.1131
bk0: 570a 8268702i bk1: 558a 8268602i bk2: 633a 8265160i bk3: 642a 8264711i bk4: 632a 8266725i bk5: 640a 8264797i bk6: 618a 8264468i bk7: 616a 8266317i bk8: 566a 8268146i bk9: 571a 8267731i bk10: 532a 8270493i bk11: 500a 8270858i bk12: 526a 8270019i bk13: 526a 8270253i bk14: 507a 8269622i bk15: 504a 8270989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478313
Row_Buffer_Locality_read = 0.478285
Row_Buffer_Locality_write = 0.485714
Bank_Level_Parallism = 1.948392
Bank_Level_Parallism_Col = 1.753727
Bank_Level_Parallism_Ready = 1.848324
write_to_read_ratio_blp_rw_average = 0.021939
GrpLevelPara = 1.355576 

BW Util details:
bwutil = 0.004478 
total_CMD = 8290177 
util_bw = 37124 
Wasted_Col = 89400 
Wasted_Row = 70986 
Idle = 8092667 

BW Util Bottlenecks: 
RCDc_limit = 98069 
RCDWRc_limit = 77 
WTRc_limit = 772 
RTWc_limit = 2741 
CCDLc_limit = 2073 
rwq = 0 
CCDLc_limit_alone = 1786 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2499 

Commands details: 
total_CMD = 8290177 
n_nop = 8271566 
Read = 9141 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4793 
n_pre = 4777 
n_ref = 0 
n_req = 9176 
total_req = 9281 

Dual Bus Interface Util: 
issued_total_row = 9570 
issued_total_col = 9281 
Row_Bus_Util =  0.001154 
CoL_Bus_Util = 0.001120 
Either_Row_CoL_Bus_Util = 0.002245 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012896 
queue_avg = 0.082177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0821771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8272066 n_act=4599 n_pre=4583 n_ref_event=0 n_req=9066 n_rd=9027 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.004431
n_activity=316490 dram_eff=0.1161
bk0: 540a 8270624i bk1: 567a 8268915i bk2: 615a 8266403i bk3: 620a 8265055i bk4: 617a 8266861i bk5: 635a 8265834i bk6: 597a 8267169i bk7: 604a 8267018i bk8: 580a 8267765i bk9: 555a 8267559i bk10: 511a 8271017i bk11: 530a 8270441i bk12: 535a 8269785i bk13: 508a 8271223i bk14: 504a 8271307i bk15: 509a 8270687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493382
Row_Buffer_Locality_read = 0.493519
Row_Buffer_Locality_write = 0.461538
Bank_Level_Parallism = 1.986137
Bank_Level_Parallism_Col = 1.858707
Bank_Level_Parallism_Ready = 1.999570
write_to_read_ratio_blp_rw_average = 0.025012
GrpLevelPara = 1.381199 

BW Util details:
bwutil = 0.004431 
total_CMD = 8290177 
util_bw = 36732 
Wasted_Col = 84548 
Wasted_Row = 67426 
Idle = 8101471 

BW Util Bottlenecks: 
RCDc_limit = 92591 
RCDWRc_limit = 128 
WTRc_limit = 1644 
RTWc_limit = 2667 
CCDLc_limit = 2033 
rwq = 0 
CCDLc_limit_alone = 1654 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 2466 

Commands details: 
total_CMD = 8290177 
n_nop = 8272066 
Read = 9027 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 4599 
n_pre = 4583 
n_ref = 0 
n_req = 9066 
total_req = 9183 

Dual Bus Interface Util: 
issued_total_row = 9182 
issued_total_col = 9183 
Row_Bus_Util =  0.001108 
CoL_Bus_Util = 0.001108 
Either_Row_CoL_Bus_Util = 0.002185 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.014025 
queue_avg = 0.080250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0802502
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271775 n_act=4729 n_pre=4713 n_ref_event=0 n_req=9164 n_rd=9133 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004466
n_activity=325926 dram_eff=0.1136
bk0: 570a 8270725i bk1: 580a 8268627i bk2: 633a 8267079i bk3: 626a 8266192i bk4: 656a 8266096i bk5: 627a 8265203i bk6: 602a 8267613i bk7: 610a 8266290i bk8: 559a 8268138i bk9: 552a 8267827i bk10: 551a 8268292i bk11: 528a 8270623i bk12: 511a 8270060i bk13: 512a 8270929i bk14: 512a 8270254i bk15: 504a 8270401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484614
Row_Buffer_Locality_read = 0.484069
Row_Buffer_Locality_write = 0.645161
Bank_Level_Parallism = 1.955784
Bank_Level_Parallism_Col = 1.720005
Bank_Level_Parallism_Ready = 1.774779
write_to_read_ratio_blp_rw_average = 0.017843
GrpLevelPara = 1.349327 

BW Util details:
bwutil = 0.004466 
total_CMD = 8290177 
util_bw = 37028 
Wasted_Col = 86900 
Wasted_Row = 69700 
Idle = 8096549 

BW Util Bottlenecks: 
RCDc_limit = 96000 
RCDWRc_limit = 31 
WTRc_limit = 800 
RTWc_limit = 2154 
CCDLc_limit = 2059 
rwq = 0 
CCDLc_limit_alone = 1816 
WTRc_limit_alone = 764 
RTWc_limit_alone = 1947 

Commands details: 
total_CMD = 8290177 
n_nop = 8271775 
Read = 9133 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4729 
n_pre = 4713 
n_ref = 0 
n_req = 9164 
total_req = 9257 

Dual Bus Interface Util: 
issued_total_row = 9442 
issued_total_col = 9257 
Row_Bus_Util =  0.001139 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.002220 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.016140 
queue_avg = 0.078650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0786501
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271954 n_act=4709 n_pre=4693 n_ref_event=0 n_req=9069 n_rd=9034 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004426
n_activity=316096 dram_eff=0.1161
bk0: 548a 8269694i bk1: 556a 8270082i bk2: 609a 8264237i bk3: 622a 8264912i bk4: 619a 8264870i bk5: 650a 8265083i bk6: 626a 8266293i bk7: 622a 8266412i bk8: 541a 8268966i bk9: 552a 8269636i bk10: 514a 8270346i bk11: 533a 8270079i bk12: 514a 8269556i bk13: 514a 8271158i bk14: 489a 8270926i bk15: 525a 8268710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481420
Row_Buffer_Locality_read = 0.480961
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.997990
Bank_Level_Parallism_Col = 1.755430
Bank_Level_Parallism_Ready = 1.767022
write_to_read_ratio_blp_rw_average = 0.027908
GrpLevelPara = 1.366821 

BW Util details:
bwutil = 0.004426 
total_CMD = 8290177 
util_bw = 36696 
Wasted_Col = 85887 
Wasted_Row = 68259 
Idle = 8099335 

BW Util Bottlenecks: 
RCDc_limit = 95729 
RCDWRc_limit = 89 
WTRc_limit = 735 
RTWc_limit = 4000 
CCDLc_limit = 2457 
rwq = 0 
CCDLc_limit_alone = 2011 
WTRc_limit_alone = 691 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 8290177 
n_nop = 8271954 
Read = 9034 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4709 
n_pre = 4693 
n_ref = 0 
n_req = 9069 
total_req = 9174 

Dual Bus Interface Util: 
issued_total_row = 9402 
issued_total_col = 9174 
Row_Bus_Util =  0.001134 
CoL_Bus_Util = 0.001107 
Either_Row_CoL_Bus_Util = 0.002198 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.019371 
queue_avg = 0.085797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.085797
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8290177 n_nop=8271783 n_act=4702 n_pre=4686 n_ref_event=0 n_req=9164 n_rd=9124 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.00448
n_activity=323168 dram_eff=0.1149
bk0: 558a 8270650i bk1: 548a 8271459i bk2: 634a 8264960i bk3: 605a 8265050i bk4: 645a 8266387i bk5: 665a 8265172i bk6: 626a 8264963i bk7: 607a 8268669i bk8: 554a 8268745i bk9: 540a 8270241i bk10: 549a 8269109i bk11: 520a 8269780i bk12: 514a 8271569i bk13: 500a 8271604i bk14: 521a 8271298i bk15: 538a 8268976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487560
Row_Buffer_Locality_read = 0.487834
Row_Buffer_Locality_write = 0.425000
Bank_Level_Parallism = 1.932695
Bank_Level_Parallism_Col = 1.749701
Bank_Level_Parallism_Ready = 1.805328
write_to_read_ratio_blp_rw_average = 0.024757
GrpLevelPara = 1.350289 

BW Util details:
bwutil = 0.004480 
total_CMD = 8290177 
util_bw = 37136 
Wasted_Col = 86940 
Wasted_Row = 69208 
Idle = 8096893 

BW Util Bottlenecks: 
RCDc_limit = 95281 
RCDWRc_limit = 154 
WTRc_limit = 1547 
RTWc_limit = 2828 
CCDLc_limit = 2450 
rwq = 0 
CCDLc_limit_alone = 2088 
WTRc_limit_alone = 1451 
RTWc_limit_alone = 2562 

Commands details: 
total_CMD = 8290177 
n_nop = 8271783 
Read = 9124 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 4702 
n_pre = 4686 
n_ref = 0 
n_req = 9164 
total_req = 9284 

Dual Bus Interface Util: 
issued_total_row = 9388 
issued_total_col = 9284 
Row_Bus_Util =  0.001132 
CoL_Bus_Util = 0.001120 
Either_Row_CoL_Bus_Util = 0.002219 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.015114 
queue_avg = 0.078670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0786699

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49776, Miss = 4929, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 10
L2_cache_bank[1]: Access = 49289, Miss = 4984, Miss_rate = 0.101, Pending_hits = 600, Reservation_fails = 690
L2_cache_bank[2]: Access = 50961, Miss = 5049, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 448
L2_cache_bank[3]: Access = 49377, Miss = 5001, Miss_rate = 0.101, Pending_hits = 612, Reservation_fails = 85
L2_cache_bank[4]: Access = 81416, Miss = 4958, Miss_rate = 0.061, Pending_hits = 521, Reservation_fails = 73
L2_cache_bank[5]: Access = 52471, Miss = 4968, Miss_rate = 0.095, Pending_hits = 539, Reservation_fails = 718
L2_cache_bank[6]: Access = 52117, Miss = 5006, Miss_rate = 0.096, Pending_hits = 514, Reservation_fails = 435
L2_cache_bank[7]: Access = 52050, Miss = 4942, Miss_rate = 0.095, Pending_hits = 521, Reservation_fails = 23
L2_cache_bank[8]: Access = 103653, Miss = 4977, Miss_rate = 0.048, Pending_hits = 502, Reservation_fails = 100
L2_cache_bank[9]: Access = 52933, Miss = 5043, Miss_rate = 0.095, Pending_hits = 568, Reservation_fails = 1276
L2_cache_bank[10]: Access = 52030, Miss = 4986, Miss_rate = 0.096, Pending_hits = 514, Reservation_fails = 107
L2_cache_bank[11]: Access = 49641, Miss = 4981, Miss_rate = 0.100, Pending_hits = 529, Reservation_fails = 333
L2_cache_bank[12]: Access = 51616, Miss = 5009, Miss_rate = 0.097, Pending_hits = 491, Reservation_fails = 420
L2_cache_bank[13]: Access = 51896, Miss = 4991, Miss_rate = 0.096, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[14]: Access = 51834, Miss = 5000, Miss_rate = 0.096, Pending_hits = 538, Reservation_fails = 216
L2_cache_bank[15]: Access = 50810, Miss = 4973, Miss_rate = 0.098, Pending_hits = 571, Reservation_fails = 262
L2_cache_bank[16]: Access = 51075, Miss = 4915, Miss_rate = 0.096, Pending_hits = 548, Reservation_fails = 13
L2_cache_bank[17]: Access = 49937, Miss = 4944, Miss_rate = 0.099, Pending_hits = 563, Reservation_fails = 22
L2_cache_bank[18]: Access = 50772, Miss = 5010, Miss_rate = 0.099, Pending_hits = 531, Reservation_fails = 427
L2_cache_bank[19]: Access = 49304, Miss = 4955, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 359
L2_cache_bank[20]: Access = 48175, Miss = 4876, Miss_rate = 0.101, Pending_hits = 566, Reservation_fails = 347
L2_cache_bank[21]: Access = 51435, Miss = 4990, Miss_rate = 0.097, Pending_hits = 603, Reservation_fails = 64
L2_cache_bank[22]: Access = 49846, Miss = 5017, Miss_rate = 0.101, Pending_hits = 574, Reservation_fails = 85
L2_cache_bank[23]: Access = 48240, Miss = 4939, Miss_rate = 0.102, Pending_hits = 494, Reservation_fails = 238
L2_total_cache_accesses = 1300654
L2_total_cache_misses = 119443
L2_total_cache_miss_rate = 0.0918
L2_total_cache_pending_hits = 13119
L2_total_cache_reservation_fails = 6751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1114851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13119
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1237408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63246
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6751
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1300654
icnt_total_pkts_simt_to_mem=1300654
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1300654
Req_Network_cycles = 3232714
Req_Network_injected_packets_per_cycle =       0.4023 
Req_Network_conflicts_per_cycle =       0.1935
Req_Network_conflicts_per_cycle_util =       1.9021
Req_Bank_Level_Parallism =       3.9548
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5617
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0633

Reply_Network_injected_packets_num = 1300654
Reply_Network_cycles = 3232714
Reply_Network_injected_packets_per_cycle =        0.4023
Reply_Network_conflicts_per_cycle =        0.2179
Reply_Network_conflicts_per_cycle_util =       2.1329
Reply_Bank_Level_Parallism =       3.9378
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0799
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0134
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 34 sec (4894 sec)
gpgpu_simulation_rate = 2270 (inst/sec)
gpgpu_simulation_rate = 660 (cycle/sec)
gpgpu_silicon_slowdown = 2068181x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 9: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 8103
gpu_sim_insn = 6359
gpu_ipc =       0.7848
gpu_tot_sim_cycle = 3240817
gpu_tot_sim_insn = 11116006
gpu_tot_ipc =       3.4300
gpu_tot_issued_cta = 328
gpu_occupancy = 5.4045% 
gpu_tot_occupancy = 25.4180% 
max_total_param_size = 0
gpu_stall_dramfull = 15997
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0022
partiton_level_parallism_total  =       0.4013
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.9548
L2_BW  =       0.0970 GB/Sec
L2_BW_total  =      17.5306 GB/Sec
gpu_total_sim_rate=2267

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45869, Miss = 26040, Miss_rate = 0.568, Pending_hits = 2800, Reservation_fails = 20212
	L1D_cache_core[1]: Access = 45270, Miss = 25574, Miss_rate = 0.565, Pending_hits = 3027, Reservation_fails = 20202
	L1D_cache_core[2]: Access = 103929, Miss = 35152, Miss_rate = 0.338, Pending_hits = 3099, Reservation_fails = 22036
	L1D_cache_core[3]: Access = 152874, Miss = 68167, Miss_rate = 0.446, Pending_hits = 3322, Reservation_fails = 23525
	L1D_cache_core[4]: Access = 103696, Miss = 56439, Miss_rate = 0.544, Pending_hits = 3156, Reservation_fails = 23598
	L1D_cache_core[5]: Access = 101955, Miss = 57009, Miss_rate = 0.559, Pending_hits = 3835, Reservation_fails = 26387
	L1D_cache_core[6]: Access = 93055, Miss = 51747, Miss_rate = 0.556, Pending_hits = 3086, Reservation_fails = 23678
	L1D_cache_core[7]: Access = 96885, Miss = 53235, Miss_rate = 0.549, Pending_hits = 3284, Reservation_fails = 25367
	L1D_cache_core[8]: Access = 79997, Miss = 46415, Miss_rate = 0.580, Pending_hits = 3321, Reservation_fails = 23645
	L1D_cache_core[9]: Access = 83324, Miss = 47401, Miss_rate = 0.569, Pending_hits = 2875, Reservation_fails = 25014
	L1D_cache_core[10]: Access = 75148, Miss = 42397, Miss_rate = 0.564, Pending_hits = 3747, Reservation_fails = 23843
	L1D_cache_core[11]: Access = 73906, Miss = 40961, Miss_rate = 0.554, Pending_hits = 3136, Reservation_fails = 22828
	L1D_cache_core[12]: Access = 70778, Miss = 39306, Miss_rate = 0.555, Pending_hits = 3711, Reservation_fails = 20556
	L1D_cache_core[13]: Access = 67019, Miss = 36424, Miss_rate = 0.543, Pending_hits = 3030, Reservation_fails = 20468
	L1D_cache_core[14]: Access = 65639, Miss = 36655, Miss_rate = 0.558, Pending_hits = 2332, Reservation_fails = 21126
	L1D_cache_core[15]: Access = 55080, Miss = 27180, Miss_rate = 0.493, Pending_hits = 2091, Reservation_fails = 19148
	L1D_cache_core[16]: Access = 74053, Miss = 39010, Miss_rate = 0.527, Pending_hits = 2550, Reservation_fails = 32093
	L1D_cache_core[17]: Access = 66153, Miss = 36585, Miss_rate = 0.553, Pending_hits = 3137, Reservation_fails = 28725
	L1D_cache_core[18]: Access = 64946, Miss = 36322, Miss_rate = 0.559, Pending_hits = 3328, Reservation_fails = 29653
	L1D_cache_core[19]: Access = 57420, Miss = 31991, Miss_rate = 0.557, Pending_hits = 2887, Reservation_fails = 28306
	L1D_cache_core[20]: Access = 56141, Miss = 32382, Miss_rate = 0.577, Pending_hits = 2900, Reservation_fails = 29092
	L1D_cache_core[21]: Access = 61822, Miss = 34584, Miss_rate = 0.559, Pending_hits = 3088, Reservation_fails = 26562
	L1D_cache_core[22]: Access = 55102, Miss = 30525, Miss_rate = 0.554, Pending_hits = 2397, Reservation_fails = 25857
	L1D_cache_core[23]: Access = 53269, Miss = 29884, Miss_rate = 0.561, Pending_hits = 2721, Reservation_fails = 24839
	L1D_cache_core[24]: Access = 51483, Miss = 28651, Miss_rate = 0.557, Pending_hits = 2720, Reservation_fails = 22794
	L1D_cache_core[25]: Access = 49785, Miss = 28707, Miss_rate = 0.577, Pending_hits = 3192, Reservation_fails = 21509
	L1D_cache_core[26]: Access = 46643, Miss = 27467, Miss_rate = 0.589, Pending_hits = 2946, Reservation_fails = 22616
	L1D_cache_core[27]: Access = 46516, Miss = 26873, Miss_rate = 0.578, Pending_hits = 3267, Reservation_fails = 21302
	L1D_cache_core[28]: Access = 46577, Miss = 26591, Miss_rate = 0.571, Pending_hits = 3061, Reservation_fails = 18454
	L1D_cache_core[29]: Access = 44074, Miss = 25609, Miss_rate = 0.581, Pending_hits = 2216, Reservation_fails = 20198
	L1D_total_cache_accesses = 2088408
	L1D_total_cache_misses = 1125283
	L1D_total_cache_miss_rate = 0.5388
	L1D_total_cache_pending_hits = 90262
	L1D_total_cache_reservation_fails = 713633
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 862772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 821425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 713622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 250702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 90262
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2025161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63247

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119935
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 593687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 328, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3527, 5204, 4622, 3310, 1967, 4460, 3732, 4079, 641, 1434, 415, 1651, 574, 739, 733, 574, 3640, 546, 563, 626, 1092, 417, 490, 5265, 685, 432, 654, 740, 488, 464, 329, 518, 
gpgpu_n_tot_thrd_icount = 67144032
gpgpu_n_tot_w_icount = 2098251
gpgpu_n_stall_shd_mem = 896494
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1237425
gpgpu_n_mem_write_global = 63247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2401387
gpgpu_n_store_insn = 82168
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 670720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 789775
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106719
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:453979	W0_Idle:18538276	W0_Scoreboard:35607946	W1:979438	W2:309320	W3:152713	W4:86279	W5:59191	W6:44109	W7:38047	W8:33157	W9:28331	W10:25171	W11:21510	W12:19608	W13:18481	W14:16300	W15:13982	W16:13839	W17:12633	W18:10669	W19:9106	W20:9728	W21:9008	W22:9711	W23:11243	W24:11686	W25:11755	W26:10332	W27:9727	W28:8436	W29:6844	W30:5671	W31:4992	W32:97234
single_issue_nums: WS0:550032	WS1:531721	WS2:526769	WS3:489729	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8577016 {8:1072127,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2529880 {40:63247,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6611920 {40:165298,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42885080 {40:1072127,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 505976 {8:63247,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6611920 {40:165298,}
maxmflatency = 3050 
max_icnt2mem_latency = 1651 
maxmrqlatency = 1714 
max_icnt2sh_latency = 215 
averagemflatency = 308 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 6 
mrq_lat_table:82560 	1012 	1559 	3029 	4170 	4549 	6180 	4419 	1212 	1001 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	804094 	383368 	105407 	7654 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	127415 	14033 	6174 	4308 	771928 	106340 	137544 	126937 	5751 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	805734 	238381 	143855 	68636 	27230 	14074 	2762 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18162 	2608 	64 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        52        64        64        44        43        62        64        64        64        61        60        64        64        53        52 
dram[1]:        58        57        64        64        43        45        64        62        64        64        64        60        64        64        55        51 
dram[2]:        60        58        64        64        47        47        64        60        64        63        56        57        64        64        52        51 
dram[3]:        57        57        64        64        47        47        61        63        64        64        60        58        64        64        48        57 
dram[4]:        56        57        64        64        47        46        61        63        64        64        59        62        64        64        57        53 
dram[5]:        57        57        64        64        47        48        63        64        64        64        59        61        64        64        60        57 
dram[6]:        53        57        64        64        48        45        64        61        64        63        62        62        64        64        53        55 
dram[7]:        57        58        64        64        48        46        47        63        64        64        62        54        64        64        55        58 
dram[8]:        52        61        64        64        48        48        62        64        64        64        57        56        64        64        57        55 
dram[9]:        54        52        64        64        47        48        61        61        61        64        57        61        64        64        56        55 
dram[10]:        54        54        64        64        47        47        62        62        64        64        61        60        64        64        50        55 
dram[11]:        52        59        64        64        48        48        63        64        64        64        59        58        64        64        53        55 
maximum service time to same row:
dram[0]:     46264     49776     33088     32198     25560     67712     13499     18945     64089     59260    116768     93425     71416     86085    159804    210869 
dram[1]:     58891     45378     34143    144365     31963     87873     34428     30092     50353     48330    139371    213128    151389    156069    241175    194488 
dram[2]:    265583    271796    154937    170427     50248    100923     57277     78332     35627     41798    226437    243733     19743     37804    189982    181121 
dram[3]:    283006    108516    176822    186621    102480     72867     73569     61740     38500     41132    228927    181008     44124     25294    181874    180177 
dram[4]:    147629    149580    195236     16898     28901     80007     41450     42263     57758     75926    169182    153749     27978     23804    189261    191901 
dram[5]:    144477    154089     42765     39166     85241     84880     45271     58491     84475     85294     92910     99879     24502     32572    191121    192928 
dram[6]:    133811    198938     37817     35320     41886     63059     55822     53151     75637    146495    103322    107254     27109     57558    196004    201382 
dram[7]:     20034    220031     46048     83060     75849     52599     41083     42674    138902    127123    109740     51084     62075     89790    197459    198718 
dram[8]:    233014     44886     82171     77568    112330    113486    100770     95918    123107    221500     96239     81188     16349     13156    215642    226265 
dram[9]:     46303     45659     82787     87052    119733     88073     92336     80159    217465     67887     72156     66336     41601     43306    239780    250650 
dram[10]:     73774     63199    116625     42177    192018    174844     83244     99402     74193     58063     49985     48130     35302     33435    246008    188143 
dram[11]:     92167     54964     64800     85066    165386    180353     93321     69586     66081     54119     46771    125463     85819     68876    173285    153744 
average row accesses per activate:
dram[0]:  1.886667  1.926667  1.716714  1.719444  2.018576  1.863248  2.226148  2.257042  2.010870  1.853333  1.966543  1.875432  1.868914  2.023809  1.868421  1.905882 
dram[1]:  1.890365  1.955326  1.709239  1.666667  1.871720  1.987616  2.230509  2.172185  1.848387  1.881757  1.900000  1.873288  1.911765  1.926357  1.746528  1.747508 
dram[2]:  1.854785  1.867550  1.866469  1.812317  1.886297  1.939759  2.328358  2.164948  1.799353  1.805195  1.881119  2.014706  1.941176  1.976471  1.756944  1.916667 
dram[3]:  1.853896  2.010676  1.743802  1.790560  2.053459  2.006329  2.035032  2.134680  1.941176  1.915194  1.992278  2.113821  1.900735  2.163793  1.728188  1.675000 
dram[4]:  1.898305  1.857143  1.724518  1.717678  1.987302  1.869436  2.153061  2.061290  1.985866  1.774775  1.896552  2.034884  2.015748  1.927481  1.788732  1.671924 
dram[5]:  1.843450  1.854890  1.817919  1.817365  2.009346  1.903904  2.098684  2.053459  1.820847  1.964286  2.003937  1.977612  1.947761  1.913208  1.996078  1.742373 
dram[6]:  1.866667  1.850467  1.790087  1.698895  1.835735  1.960000  2.217544  2.165517  1.951220  2.117188  2.074219  2.018727  1.849123  1.919847  1.648734  1.664577 
dram[7]:  1.884488  1.978723  1.720109  1.801120  2.058442  1.899408  2.128378  2.165517  1.890365  1.878689  1.955882  1.976285  1.885305  1.955390  1.712838  1.866667 
dram[8]:  2.037736  1.986014  1.822485  1.746479  2.137931  2.133779  2.306818  2.369231  1.921053  1.823529  2.011811  1.985019  1.877193  1.909774  1.901887  1.761246 
dram[9]:  2.028470  1.889251  1.883929  1.882883  2.139610  1.962617  2.249084  2.130137  1.875839  1.910035  1.855219  2.038610  1.838130  1.954198  1.718121  1.731959 
dram[10]:  1.957143  1.930556  1.659401  1.787356  1.962145  1.887283  2.286738  2.163822  2.129412  1.985663  1.950758  1.903571  1.869091  2.056000  1.752688  1.732673 
dram[11]:  2.137931  2.124031  1.766017  1.675900  2.076923  1.956140  2.207613  2.218638  1.957895  2.068441  1.883562  1.901460  1.946970  1.879699  1.874101  1.718850 
average row locality = 109866/57108 = 1.923828
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       565       578       605       618       651       653       617       628       553       554       527       541       499       510       497       486 
dram[1]:       569       568       628       605       640       638       645       644       569       557       551       547       520       497       503       526 
dram[2]:       562       564       629       617       645       641       612       618       556       556       537       546       495       504       506       506 
dram[3]:       571       565       633       607       650       632       627       622       559       542       516       520       517       502       515       536 
dram[4]:       560       572       626       650       624       626       621       627       560       588       550       525       512       505       508       530 
dram[5]:       577       587       629       607       641       630       626       641       557       550       509       529       522       507       509       514 
dram[6]:       588       594       614       614       633       635       620       616       559       540       531       538       527       503       521       531 
dram[7]:       570       558       633       642       632       640       618       616       566       571       532       500       526       526       507       504 
dram[8]:       540       567       615       620       617       635       597       604       580       555       511       530       535       508       504       509 
dram[9]:       570       580       633       626       656       627       602       610       559       552       551       528       511       512       512       504 
dram[10]:       548       556       609       622       619       650       626       622       541       552       514       533       514       514       489       525 
dram[11]:       558       548       634       605       645       665       626       607       554       540       549       521       514       500       521       538 
total dram reads = 109440
bank skew: 665/486 = 1.37
chip skew: 9207/9027 = 1.02
number of total write accesses:
dram[0]:         4         0         4         4         4         4        52        52         8         8         8         4         0         0         0         0 
dram[1]:         0         4         4         0         8        16        52        48        16         0         0         0         0         0         0         0 
dram[2]:         0         0         0         4         8        12        48        48         0         0         4         8         0         0         0         0 
dram[3]:         0         0         0         0        12         8        48        48         8         0         0         0         0         0         0         0 
dram[4]:         0         0         0         4         8        16        48        48         8        12         0         0         0         0         0         0 
dram[5]:         0         4         0         0        16        16        48        48         8         0         0         4         0         0         0         0 
dram[6]:         0         0         0         4        16         8        48        48         4         8         0         4         0         0         0         0 
dram[7]:         4         0         0         4         8         8        48        48        12         8         0         0         0         0         0         0 
dram[8]:         0         4         4         0        12        12        48        48        16        12         0         0         0         0         0         0 
dram[9]:         0         0         0         4        12        12        48        48         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        12        12        48        48         8         8         4         0         0         0         0         0 
dram[11]:         0         0         0         0        12        16        48        48        16        16         4         0         0         0         0         0 
total dram writes = 1704
min_bank_accesses = 0!
chip skew: 160/124 = 1.29
average mf latency per bank:
dram[0]:       2232      2191      2126      2063      2020      2156      1992      1846      6989      7558      5855      5934      3566      3361      2942      2617
dram[1]:       2243      2131      2012      2010      2187      2159      1915      2032      7074      7028      5920      5673      3821      3804      2637      2470
dram[2]:       2208      2414     13459      2079      2180      2277      2118      2093      7812      9057      5696      5996      3744      3636      2387      2825
dram[3]:       2405      2188      2087      2039      2288      2105      2064      2007      8128      8004      6180      6294      3781      3917      2541      2538
dram[4]:      21144      2310      1975      2191      2254      2409      1961      2124      8072      8384      5786      6542      3684      3708      2578      2916
dram[5]:       2018      1936      2050      2008      2092      2004      1989      1933      8030      8171      6052      5355      3613      3371      2613      2476
dram[6]:       2130      2008      2039      2013      2094      1970      2015      2121      7957      8571      6360      5884      3396      3623      2484      2481
dram[7]:       2170      2274      1983      2035      2091      2057      2110      2070      7407      7682      6352      6439      3527      3413      2561      2414
dram[8]:       2357      2177      2074      2182      2234      2265      2085      2083      7500      7635      5991      5577      3403      3250      2590      2530
dram[9]:       2290      2024      2075      2030      2198      2176      2129      2099      8126      7872      5685      5555      3454      3200      2564      2505
dram[10]:       2334      2256      2311      2165      2303      2129      2112      2068      7496      7636      5596      6139      3375      3494      2785      2479
dram[11]:       2380      2258      2047      2167      2145      1956      2183      1963      7086      7116      5600      5613      3234      3159      2572      2496
maximum mf latency per bank:
dram[0]:       1431      1495      1626      1449      1565      2047      2187      1851      2104      1259      1440      1337      1451      1329      1385      1418
dram[1]:       1632      1564      1487      1614      1559      1479      2325      2297      1491      1522      1400      1549      1458      1504      1592      1394
dram[2]:       1549      1849      1620      2483      1586      1696      1822      2469      1567      1591      1696      1738      1645      1667      1513      1747
dram[3]:       1629      1512      1946      1674      1843      1585      2522      2698      1624      1508      1595      1534      1661      1585      1776      1600
dram[4]:       1152      1963      1340      2097      1979      2027      1761      2547      2071      1931      1106      2219      1410      2076      1355      2011
dram[5]:       1413      1323      1374      1214      1896      1476      1676      1620      1499      1256      1555      1250      1292      1170      1323      1313
dram[6]:       1653      1404      1426      1529      1582      1518      1810      2102      1700      1568      1586      1544      1463      1652      1427      1425
dram[7]:       1486      1606      1572      1632      1660      1613      2300      1866      1371      1576      1578      1623      1618      1837      1524      1627
dram[8]:       1429      1933      1770      1811      1643      1740      2387      2266      1552      1506      1625      1704      1547      1894      1579      1745
dram[9]:       1620      1665      1747      2254      1624      1726      1668      1692      1682      1673      1672      1911      1739      1595      1773      1524
dram[10]:       1842      1489      2129      1658      1803      1620      2997      1679      3050      1520      1870      1379      1942      1525      1833      1401
dram[11]:       1576      1343      1799      1498      1552      1629      2561      1337      1616      1472      1425      1442      1524      1294      1420      1334

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292533 n_act=4734 n_pre=4718 n_ref_event=0 n_req=9120 n_rd=9082 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.004444
n_activity=319996 dram_eff=0.1154
bk0: 565a 8289140i bk1: 578a 8289452i bk2: 605a 8285665i bk3: 618a 8285039i bk4: 651a 8286379i bk5: 653a 8284550i bk6: 617a 8288375i bk7: 628a 8288404i bk8: 553a 8289238i bk9: 554a 8288442i bk10: 527a 8290612i bk11: 541a 8289632i bk12: 499a 8291900i bk13: 510a 8292115i bk14: 497a 8291626i bk15: 486a 8293555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481579
Row_Buffer_Locality_read = 0.481502
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.971902
Bank_Level_Parallism_Col = 1.811084
Bank_Level_Parallism_Ready = 1.952670
write_to_read_ratio_blp_rw_average = 0.021562
GrpLevelPara = 1.360031 

BW Util details:
bwutil = 0.004444 
total_CMD = 8310955 
util_bw = 36936 
Wasted_Col = 87103 
Wasted_Row = 68969 
Idle = 8117947 

BW Util Bottlenecks: 
RCDc_limit = 95838 
RCDWRc_limit = 129 
WTRc_limit = 1342 
RTWc_limit = 2812 
CCDLc_limit = 2288 
rwq = 0 
CCDLc_limit_alone = 1906 
WTRc_limit_alone = 1270 
RTWc_limit_alone = 2502 

Commands details: 
total_CMD = 8310955 
n_nop = 8292533 
Read = 9082 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 9120 
total_req = 9234 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 9234 
Row_Bus_Util =  0.001137 
CoL_Bus_Util = 0.001111 
Either_Row_CoL_Bus_Util = 0.002217 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014331 
queue_avg = 0.075379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0753791
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292072 n_act=4898 n_pre=4882 n_ref_event=0 n_req=9244 n_rd=9207 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.004502
n_activity=330880 dram_eff=0.1131
bk0: 569a 8289397i bk1: 568a 8289872i bk2: 628a 8284660i bk3: 605a 8285442i bk4: 640a 8285376i bk5: 638a 8285692i bk6: 645a 8286629i bk7: 644a 8285566i bk8: 569a 8286604i bk9: 557a 8288143i bk10: 551a 8289724i bk11: 547a 8289334i bk12: 520a 8290735i bk13: 497a 8291204i bk14: 503a 8290594i bk15: 526a 8290530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470684
Row_Buffer_Locality_read = 0.470620
Row_Buffer_Locality_write = 0.486486
Bank_Level_Parallism = 1.988889
Bank_Level_Parallism_Col = 1.826518
Bank_Level_Parallism_Ready = 1.981263
write_to_read_ratio_blp_rw_average = 0.024816
GrpLevelPara = 1.357464 

BW Util details:
bwutil = 0.004502 
total_CMD = 8310955 
util_bw = 37420 
Wasted_Col = 90372 
Wasted_Row = 71034 
Idle = 8112129 

BW Util Bottlenecks: 
RCDc_limit = 99905 
RCDWRc_limit = 83 
WTRc_limit = 977 
RTWc_limit = 4099 
CCDLc_limit = 2243 
rwq = 0 
CCDLc_limit_alone = 1855 
WTRc_limit_alone = 928 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 8310955 
n_nop = 8292072 
Read = 9207 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 4898 
n_pre = 4882 
n_ref = 0 
n_req = 9244 
total_req = 9355 

Dual Bus Interface Util: 
issued_total_row = 9780 
issued_total_col = 9355 
Row_Bus_Util =  0.001177 
CoL_Bus_Util = 0.001126 
Either_Row_CoL_Bus_Util = 0.002272 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013345 
queue_avg = 0.079443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0794429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292530 n_act=4760 n_pre=4744 n_ref_event=0 n_req=9127 n_rd=9094 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.00444
n_activity=317166 dram_eff=0.1164
bk0: 562a 8289669i bk1: 564a 8289995i bk2: 629a 8287903i bk3: 617a 8286400i bk4: 645a 8285564i bk5: 641a 8284655i bk6: 612a 8288056i bk7: 618a 8286088i bk8: 556a 8288866i bk9: 556a 8288555i bk10: 537a 8290244i bk11: 546a 8291179i bk12: 495a 8292053i bk13: 504a 8292482i bk14: 506a 8292475i bk15: 506a 8292985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479128
Row_Buffer_Locality_read = 0.478667
Row_Buffer_Locality_write = 0.606061
Bank_Level_Parallism = 1.965528
Bank_Level_Parallism_Col = 1.710451
Bank_Level_Parallism_Ready = 1.681925
write_to_read_ratio_blp_rw_average = 0.026551
GrpLevelPara = 1.349332 

BW Util details:
bwutil = 0.004440 
total_CMD = 8310955 
util_bw = 36904 
Wasted_Col = 87101 
Wasted_Row = 67797 
Idle = 8119153 

BW Util Bottlenecks: 
RCDc_limit = 96592 
RCDWRc_limit = 73 
WTRc_limit = 720 
RTWc_limit = 2817 
CCDLc_limit = 2536 
rwq = 0 
CCDLc_limit_alone = 2235 
WTRc_limit_alone = 673 
RTWc_limit_alone = 2563 

Commands details: 
total_CMD = 8310955 
n_nop = 8292530 
Read = 9094 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 4760 
n_pre = 4744 
n_ref = 0 
n_req = 9127 
total_req = 9226 

Dual Bus Interface Util: 
issued_total_row = 9504 
issued_total_col = 9226 
Row_Bus_Util =  0.001144 
CoL_Bus_Util = 0.001110 
Either_Row_CoL_Bus_Util = 0.002217 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.016554 
queue_avg = 0.080122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.080122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292518 n_act=4741 n_pre=4725 n_ref_event=0 n_req=9145 n_rd=9114 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004446
n_activity=319861 dram_eff=0.1155
bk0: 571a 8289211i bk1: 565a 8290866i bk2: 633a 8286102i bk3: 607a 8287145i bk4: 650a 8285990i bk5: 632a 8285909i bk6: 627a 8285626i bk7: 622a 8285894i bk8: 559a 8289173i bk9: 542a 8289135i bk10: 516a 8290915i bk11: 520a 8291603i bk12: 517a 8291154i bk13: 502a 8292714i bk14: 515a 8291514i bk15: 536a 8289800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482231
Row_Buffer_Locality_read = 0.481896
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.973938
Bank_Level_Parallism_Col = 1.784705
Bank_Level_Parallism_Ready = 1.852504
write_to_read_ratio_blp_rw_average = 0.021703
GrpLevelPara = 1.357125 

BW Util details:
bwutil = 0.004446 
total_CMD = 8310955 
util_bw = 36952 
Wasted_Col = 87325 
Wasted_Row = 69021 
Idle = 8117657 

BW Util Bottlenecks: 
RCDc_limit = 96431 
RCDWRc_limit = 44 
WTRc_limit = 911 
RTWc_limit = 3235 
CCDLc_limit = 2372 
rwq = 0 
CCDLc_limit_alone = 1957 
WTRc_limit_alone = 847 
RTWc_limit_alone = 2884 

Commands details: 
total_CMD = 8310955 
n_nop = 8292518 
Read = 9114 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4741 
n_pre = 4725 
n_ref = 0 
n_req = 9145 
total_req = 9238 

Dual Bus Interface Util: 
issued_total_row = 9466 
issued_total_col = 9238 
Row_Bus_Util =  0.001139 
CoL_Bus_Util = 0.001112 
Either_Row_CoL_Bus_Util = 0.002218 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014482 
queue_avg = 0.076809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0768085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292128 n_act=4888 n_pre=4872 n_ref_event=0 n_req=9220 n_rd=9184 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004489
n_activity=333550 dram_eff=0.1119
bk0: 560a 8290638i bk1: 572a 8290071i bk2: 626a 8287347i bk3: 650a 8284050i bk4: 624a 8286726i bk5: 626a 8283892i bk6: 621a 8287927i bk7: 627a 8285477i bk8: 560a 8289098i bk9: 588a 8287821i bk10: 550a 8290908i bk11: 525a 8292676i bk12: 512a 8293090i bk13: 505a 8292806i bk14: 508a 8291763i bk15: 530a 8289907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470499
Row_Buffer_Locality_read = 0.470710
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.892925
Bank_Level_Parallism_Col = 1.771485
Bank_Level_Parallism_Ready = 1.784117
write_to_read_ratio_blp_rw_average = 0.031898
GrpLevelPara = 1.364511 

BW Util details:
bwutil = 0.004489 
total_CMD = 8310955 
util_bw = 37312 
Wasted_Col = 90658 
Wasted_Row = 72607 
Idle = 8110378 

BW Util Bottlenecks: 
RCDc_limit = 99860 
RCDWRc_limit = 87 
WTRc_limit = 1134 
RTWc_limit = 4453 
CCDLc_limit = 2557 
rwq = 0 
CCDLc_limit_alone = 2176 
WTRc_limit_alone = 1085 
RTWc_limit_alone = 4121 

Commands details: 
total_CMD = 8310955 
n_nop = 8292128 
Read = 9184 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4888 
n_pre = 4872 
n_ref = 0 
n_req = 9220 
total_req = 9328 

Dual Bus Interface Util: 
issued_total_row = 9760 
issued_total_col = 9328 
Row_Bus_Util =  0.001174 
CoL_Bus_Util = 0.001122 
Either_Row_CoL_Bus_Util = 0.002265 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.013863 
queue_avg = 0.079449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0794489
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292361 n_act=4784 n_pre=4768 n_ref_event=0 n_req=9171 n_rd=9135 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004466
n_activity=330273 dram_eff=0.1124
bk0: 577a 8289255i bk1: 587a 8289023i bk2: 629a 8286835i bk3: 607a 8287850i bk4: 641a 8286966i bk5: 630a 8286773i bk6: 626a 8285844i bk7: 641a 8285963i bk8: 557a 8288780i bk9: 550a 8290974i bk10: 509a 8292729i bk11: 529a 8292161i bk12: 522a 8291991i bk13: 507a 8292120i bk14: 509a 8293271i bk15: 514a 8291018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479010
Row_Buffer_Locality_read = 0.478927
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.886055
Bank_Level_Parallism_Col = 1.779476
Bank_Level_Parallism_Ready = 1.905554
write_to_read_ratio_blp_rw_average = 0.019933
GrpLevelPara = 1.346010 

BW Util details:
bwutil = 0.004466 
total_CMD = 8310955 
util_bw = 37116 
Wasted_Col = 89262 
Wasted_Row = 71142 
Idle = 8113435 

BW Util Bottlenecks: 
RCDc_limit = 97739 
RCDWRc_limit = 105 
WTRc_limit = 1577 
RTWc_limit = 2038 
CCDLc_limit = 1955 
rwq = 0 
CCDLc_limit_alone = 1669 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 1863 

Commands details: 
total_CMD = 8310955 
n_nop = 8292361 
Read = 9135 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4784 
n_pre = 4768 
n_ref = 0 
n_req = 9171 
total_req = 9279 

Dual Bus Interface Util: 
issued_total_row = 9552 
issued_total_col = 9279 
Row_Bus_Util =  0.001149 
CoL_Bus_Util = 0.001116 
Either_Row_CoL_Bus_Util = 0.002237 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012746 
queue_avg = 0.070273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0702727
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292231 n_act=4841 n_pre=4825 n_ref_event=0 n_req=9199 n_rd=9164 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004478
n_activity=335137 dram_eff=0.111
bk0: 588a 8290054i bk1: 594a 8289589i bk2: 614a 8288027i bk3: 614a 8286245i bk4: 633a 8284517i bk5: 635a 8288609i bk6: 620a 8287800i bk7: 616a 8287155i bk8: 559a 8290897i bk9: 540a 8291614i bk10: 531a 8293564i bk11: 538a 8291938i bk12: 527a 8291823i bk13: 503a 8292469i bk14: 521a 8290935i bk15: 531a 8290341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474291
Row_Buffer_Locality_read = 0.474138
Row_Buffer_Locality_write = 0.514286
Bank_Level_Parallism = 1.833617
Bank_Level_Parallism_Col = 1.619057
Bank_Level_Parallism_Ready = 1.549253
write_to_read_ratio_blp_rw_average = 0.028883
GrpLevelPara = 1.326614 

BW Util details:
bwutil = 0.004478 
total_CMD = 8310955 
util_bw = 37216 
Wasted_Col = 91086 
Wasted_Row = 72568 
Idle = 8110085 

BW Util Bottlenecks: 
RCDc_limit = 99201 
RCDWRc_limit = 70 
WTRc_limit = 986 
RTWc_limit = 3027 
CCDLc_limit = 2295 
rwq = 0 
CCDLc_limit_alone = 1894 
WTRc_limit_alone = 916 
RTWc_limit_alone = 2696 

Commands details: 
total_CMD = 8310955 
n_nop = 8292231 
Read = 9164 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4841 
n_pre = 4825 
n_ref = 0 
n_req = 9199 
total_req = 9304 

Dual Bus Interface Util: 
issued_total_row = 9666 
issued_total_col = 9304 
Row_Bus_Util =  0.001163 
CoL_Bus_Util = 0.001119 
Either_Row_CoL_Bus_Util = 0.002253 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013138 
queue_avg = 0.070937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0709373
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292344 n_act=4793 n_pre=4777 n_ref_event=0 n_req=9176 n_rd=9141 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004467
n_activity=328171 dram_eff=0.1131
bk0: 570a 8289480i bk1: 558a 8289380i bk2: 633a 8285938i bk3: 642a 8285489i bk4: 632a 8287503i bk5: 640a 8285575i bk6: 618a 8285246i bk7: 616a 8287095i bk8: 566a 8288924i bk9: 571a 8288509i bk10: 532a 8291271i bk11: 500a 8291636i bk12: 526a 8290797i bk13: 526a 8291031i bk14: 507a 8290400i bk15: 504a 8291767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478313
Row_Buffer_Locality_read = 0.478285
Row_Buffer_Locality_write = 0.485714
Bank_Level_Parallism = 1.948392
Bank_Level_Parallism_Col = 1.753727
Bank_Level_Parallism_Ready = 1.848324
write_to_read_ratio_blp_rw_average = 0.021939
GrpLevelPara = 1.355576 

BW Util details:
bwutil = 0.004467 
total_CMD = 8310955 
util_bw = 37124 
Wasted_Col = 89400 
Wasted_Row = 70986 
Idle = 8113445 

BW Util Bottlenecks: 
RCDc_limit = 98069 
RCDWRc_limit = 77 
WTRc_limit = 772 
RTWc_limit = 2741 
CCDLc_limit = 2073 
rwq = 0 
CCDLc_limit_alone = 1786 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2499 

Commands details: 
total_CMD = 8310955 
n_nop = 8292344 
Read = 9141 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4793 
n_pre = 4777 
n_ref = 0 
n_req = 9176 
total_req = 9281 

Dual Bus Interface Util: 
issued_total_row = 9570 
issued_total_col = 9281 
Row_Bus_Util =  0.001151 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.002239 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012896 
queue_avg = 0.081972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0819717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292844 n_act=4599 n_pre=4583 n_ref_event=0 n_req=9066 n_rd=9027 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.00442
n_activity=316490 dram_eff=0.1161
bk0: 540a 8291402i bk1: 567a 8289693i bk2: 615a 8287181i bk3: 620a 8285833i bk4: 617a 8287639i bk5: 635a 8286612i bk6: 597a 8287947i bk7: 604a 8287796i bk8: 580a 8288543i bk9: 555a 8288337i bk10: 511a 8291795i bk11: 530a 8291219i bk12: 535a 8290563i bk13: 508a 8292001i bk14: 504a 8292085i bk15: 509a 8291465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493382
Row_Buffer_Locality_read = 0.493519
Row_Buffer_Locality_write = 0.461538
Bank_Level_Parallism = 1.986137
Bank_Level_Parallism_Col = 1.858707
Bank_Level_Parallism_Ready = 1.999570
write_to_read_ratio_blp_rw_average = 0.025012
GrpLevelPara = 1.381199 

BW Util details:
bwutil = 0.004420 
total_CMD = 8310955 
util_bw = 36732 
Wasted_Col = 84548 
Wasted_Row = 67426 
Idle = 8122249 

BW Util Bottlenecks: 
RCDc_limit = 92591 
RCDWRc_limit = 128 
WTRc_limit = 1644 
RTWc_limit = 2667 
CCDLc_limit = 2033 
rwq = 0 
CCDLc_limit_alone = 1654 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 2466 

Commands details: 
total_CMD = 8310955 
n_nop = 8292844 
Read = 9027 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 4599 
n_pre = 4583 
n_ref = 0 
n_req = 9066 
total_req = 9183 

Dual Bus Interface Util: 
issued_total_row = 9182 
issued_total_col = 9183 
Row_Bus_Util =  0.001105 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.002179 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.014025 
queue_avg = 0.080050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0800495
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292553 n_act=4729 n_pre=4713 n_ref_event=0 n_req=9164 n_rd=9133 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004455
n_activity=325926 dram_eff=0.1136
bk0: 570a 8291503i bk1: 580a 8289405i bk2: 633a 8287857i bk3: 626a 8286970i bk4: 656a 8286874i bk5: 627a 8285981i bk6: 602a 8288391i bk7: 610a 8287068i bk8: 559a 8288916i bk9: 552a 8288605i bk10: 551a 8289070i bk11: 528a 8291401i bk12: 511a 8290838i bk13: 512a 8291707i bk14: 512a 8291032i bk15: 504a 8291179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484614
Row_Buffer_Locality_read = 0.484069
Row_Buffer_Locality_write = 0.645161
Bank_Level_Parallism = 1.955784
Bank_Level_Parallism_Col = 1.720005
Bank_Level_Parallism_Ready = 1.774779
write_to_read_ratio_blp_rw_average = 0.017843
GrpLevelPara = 1.349327 

BW Util details:
bwutil = 0.004455 
total_CMD = 8310955 
util_bw = 37028 
Wasted_Col = 86900 
Wasted_Row = 69700 
Idle = 8117327 

BW Util Bottlenecks: 
RCDc_limit = 96000 
RCDWRc_limit = 31 
WTRc_limit = 800 
RTWc_limit = 2154 
CCDLc_limit = 2059 
rwq = 0 
CCDLc_limit_alone = 1816 
WTRc_limit_alone = 764 
RTWc_limit_alone = 1947 

Commands details: 
total_CMD = 8310955 
n_nop = 8292553 
Read = 9133 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4729 
n_pre = 4713 
n_ref = 0 
n_req = 9164 
total_req = 9257 

Dual Bus Interface Util: 
issued_total_row = 9442 
issued_total_col = 9257 
Row_Bus_Util =  0.001136 
CoL_Bus_Util = 0.001114 
Either_Row_CoL_Bus_Util = 0.002214 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.016140 
queue_avg = 0.078453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0784534
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292732 n_act=4709 n_pre=4693 n_ref_event=0 n_req=9069 n_rd=9034 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004415
n_activity=316096 dram_eff=0.1161
bk0: 548a 8290472i bk1: 556a 8290860i bk2: 609a 8285015i bk3: 622a 8285690i bk4: 619a 8285648i bk5: 650a 8285861i bk6: 626a 8287071i bk7: 622a 8287190i bk8: 541a 8289744i bk9: 552a 8290414i bk10: 514a 8291124i bk11: 533a 8290857i bk12: 514a 8290334i bk13: 514a 8291936i bk14: 489a 8291704i bk15: 525a 8289488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481420
Row_Buffer_Locality_read = 0.480961
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.997990
Bank_Level_Parallism_Col = 1.755430
Bank_Level_Parallism_Ready = 1.767022
write_to_read_ratio_blp_rw_average = 0.027908
GrpLevelPara = 1.366821 

BW Util details:
bwutil = 0.004415 
total_CMD = 8310955 
util_bw = 36696 
Wasted_Col = 85887 
Wasted_Row = 68259 
Idle = 8120113 

BW Util Bottlenecks: 
RCDc_limit = 95729 
RCDWRc_limit = 89 
WTRc_limit = 735 
RTWc_limit = 4000 
CCDLc_limit = 2457 
rwq = 0 
CCDLc_limit_alone = 2011 
WTRc_limit_alone = 691 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 8310955 
n_nop = 8292732 
Read = 9034 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4709 
n_pre = 4693 
n_ref = 0 
n_req = 9069 
total_req = 9174 

Dual Bus Interface Util: 
issued_total_row = 9402 
issued_total_col = 9174 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.001104 
Either_Row_CoL_Bus_Util = 0.002193 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.019371 
queue_avg = 0.085582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0855825
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8310955 n_nop=8292560 n_act=4702 n_pre=4686 n_ref_event=0 n_req=9165 n_rd=9125 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.004469
n_activity=323190 dram_eff=0.1149
bk0: 558a 8291428i bk1: 548a 8292237i bk2: 634a 8285738i bk3: 605a 8285828i bk4: 645a 8287165i bk5: 665a 8285950i bk6: 626a 8285741i bk7: 607a 8289447i bk8: 554a 8289523i bk9: 540a 8291019i bk10: 549a 8289887i bk11: 521a 8290558i bk12: 514a 8292347i bk13: 500a 8292382i bk14: 521a 8292076i bk15: 538a 8289754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487616
Row_Buffer_Locality_read = 0.487890
Row_Buffer_Locality_write = 0.425000
Bank_Level_Parallism = 1.932690
Bank_Level_Parallism_Col = 1.749694
Bank_Level_Parallism_Ready = 1.805242
write_to_read_ratio_blp_rw_average = 0.024757
GrpLevelPara = 1.350286 

BW Util details:
bwutil = 0.004469 
total_CMD = 8310955 
util_bw = 37140 
Wasted_Col = 86940 
Wasted_Row = 69208 
Idle = 8117667 

BW Util Bottlenecks: 
RCDc_limit = 95281 
RCDWRc_limit = 154 
WTRc_limit = 1547 
RTWc_limit = 2828 
CCDLc_limit = 2450 
rwq = 0 
CCDLc_limit_alone = 2088 
WTRc_limit_alone = 1451 
RTWc_limit_alone = 2562 

Commands details: 
total_CMD = 8310955 
n_nop = 8292560 
Read = 9125 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 4702 
n_pre = 4686 
n_ref = 0 
n_req = 9165 
total_req = 9285 

Dual Bus Interface Util: 
issued_total_row = 9388 
issued_total_col = 9285 
Row_Bus_Util =  0.001130 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.002213 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.015113 
queue_avg = 0.078473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0784732

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49781, Miss = 4930, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 10
L2_cache_bank[1]: Access = 49291, Miss = 4984, Miss_rate = 0.101, Pending_hits = 600, Reservation_fails = 690
L2_cache_bank[2]: Access = 50963, Miss = 5049, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 448
L2_cache_bank[3]: Access = 49377, Miss = 5001, Miss_rate = 0.101, Pending_hits = 612, Reservation_fails = 85
L2_cache_bank[4]: Access = 81417, Miss = 4958, Miss_rate = 0.061, Pending_hits = 521, Reservation_fails = 73
L2_cache_bank[5]: Access = 52471, Miss = 4968, Miss_rate = 0.095, Pending_hits = 539, Reservation_fails = 718
L2_cache_bank[6]: Access = 52118, Miss = 5006, Miss_rate = 0.096, Pending_hits = 514, Reservation_fails = 435
L2_cache_bank[7]: Access = 52050, Miss = 4942, Miss_rate = 0.095, Pending_hits = 521, Reservation_fails = 23
L2_cache_bank[8]: Access = 103654, Miss = 4977, Miss_rate = 0.048, Pending_hits = 502, Reservation_fails = 100
L2_cache_bank[9]: Access = 52933, Miss = 5043, Miss_rate = 0.095, Pending_hits = 568, Reservation_fails = 1276
L2_cache_bank[10]: Access = 52030, Miss = 4986, Miss_rate = 0.096, Pending_hits = 514, Reservation_fails = 107
L2_cache_bank[11]: Access = 49641, Miss = 4981, Miss_rate = 0.100, Pending_hits = 529, Reservation_fails = 333
L2_cache_bank[12]: Access = 51616, Miss = 5009, Miss_rate = 0.097, Pending_hits = 491, Reservation_fails = 420
L2_cache_bank[13]: Access = 51896, Miss = 4991, Miss_rate = 0.096, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[14]: Access = 51834, Miss = 5000, Miss_rate = 0.096, Pending_hits = 538, Reservation_fails = 216
L2_cache_bank[15]: Access = 50810, Miss = 4973, Miss_rate = 0.098, Pending_hits = 571, Reservation_fails = 262
L2_cache_bank[16]: Access = 51075, Miss = 4915, Miss_rate = 0.096, Pending_hits = 548, Reservation_fails = 13
L2_cache_bank[17]: Access = 49937, Miss = 4944, Miss_rate = 0.099, Pending_hits = 563, Reservation_fails = 22
L2_cache_bank[18]: Access = 50772, Miss = 5010, Miss_rate = 0.099, Pending_hits = 531, Reservation_fails = 427
L2_cache_bank[19]: Access = 49304, Miss = 4955, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 359
L2_cache_bank[20]: Access = 48177, Miss = 4876, Miss_rate = 0.101, Pending_hits = 566, Reservation_fails = 347
L2_cache_bank[21]: Access = 51435, Miss = 4990, Miss_rate = 0.097, Pending_hits = 603, Reservation_fails = 64
L2_cache_bank[22]: Access = 49848, Miss = 5017, Miss_rate = 0.101, Pending_hits = 574, Reservation_fails = 85
L2_cache_bank[23]: Access = 48242, Miss = 4940, Miss_rate = 0.102, Pending_hits = 494, Reservation_fails = 238
L2_total_cache_accesses = 1300672
L2_total_cache_misses = 119445
L2_total_cache_miss_rate = 0.0918
L2_total_cache_pending_hits = 13119
L2_total_cache_reservation_fails = 6751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1114866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13119
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53242
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1237425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63247
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6751
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1300672
icnt_total_pkts_simt_to_mem=1300672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1300672
Req_Network_cycles = 3240817
Req_Network_injected_packets_per_cycle =       0.4013 
Req_Network_conflicts_per_cycle =       0.1930
Req_Network_conflicts_per_cycle_util =       1.9020
Req_Bank_Level_Parallism =       3.9547
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5603
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0631

Reply_Network_injected_packets_num = 1300672
Reply_Network_cycles = 3240817
Reply_Network_injected_packets_per_cycle =        0.4013
Reply_Network_conflicts_per_cycle =        0.2174
Reply_Network_conflicts_per_cycle_util =       2.1328
Reply_Bank_Level_Parallism =       3.9376
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0797
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0134
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 42 sec (4902 sec)
gpgpu_simulation_rate = 2267 (inst/sec)
gpgpu_simulation_rate = 661 (cycle/sec)
gpgpu_silicon_slowdown = 2065052x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96c8dcdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96c8dcc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8de80..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd96c8dea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564000cf1517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 10: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 5954
gpu_sim_insn = 6154
gpu_ipc =       1.0336
gpu_tot_sim_cycle = 3246771
gpu_tot_sim_insn = 11122160
gpu_tot_ipc =       3.4256
gpu_tot_issued_cta = 329
gpu_occupancy = 10.6158% 
gpu_tot_occupancy = 25.4170% 
max_total_param_size = 0
gpu_stall_dramfull = 15997
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0007
partiton_level_parallism_total  =       0.4006
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.9548
L2_BW  =       0.0293 GB/Sec
L2_BW_total  =      17.4985 GB/Sec
gpu_total_sim_rate=2265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45869, Miss = 26040, Miss_rate = 0.568, Pending_hits = 2800, Reservation_fails = 20212
	L1D_cache_core[1]: Access = 45270, Miss = 25574, Miss_rate = 0.565, Pending_hits = 3027, Reservation_fails = 20202
	L1D_cache_core[2]: Access = 103929, Miss = 35152, Miss_rate = 0.338, Pending_hits = 3099, Reservation_fails = 22036
	L1D_cache_core[3]: Access = 152874, Miss = 68167, Miss_rate = 0.446, Pending_hits = 3322, Reservation_fails = 23525
	L1D_cache_core[4]: Access = 103707, Miss = 56443, Miss_rate = 0.544, Pending_hits = 3163, Reservation_fails = 23598
	L1D_cache_core[5]: Access = 101955, Miss = 57009, Miss_rate = 0.559, Pending_hits = 3835, Reservation_fails = 26387
	L1D_cache_core[6]: Access = 93055, Miss = 51747, Miss_rate = 0.556, Pending_hits = 3086, Reservation_fails = 23678
	L1D_cache_core[7]: Access = 96885, Miss = 53235, Miss_rate = 0.549, Pending_hits = 3284, Reservation_fails = 25367
	L1D_cache_core[8]: Access = 79997, Miss = 46415, Miss_rate = 0.580, Pending_hits = 3321, Reservation_fails = 23645
	L1D_cache_core[9]: Access = 83324, Miss = 47401, Miss_rate = 0.569, Pending_hits = 2875, Reservation_fails = 25014
	L1D_cache_core[10]: Access = 75148, Miss = 42397, Miss_rate = 0.564, Pending_hits = 3747, Reservation_fails = 23843
	L1D_cache_core[11]: Access = 73906, Miss = 40961, Miss_rate = 0.554, Pending_hits = 3136, Reservation_fails = 22828
	L1D_cache_core[12]: Access = 70778, Miss = 39306, Miss_rate = 0.555, Pending_hits = 3711, Reservation_fails = 20556
	L1D_cache_core[13]: Access = 67019, Miss = 36424, Miss_rate = 0.543, Pending_hits = 3030, Reservation_fails = 20468
	L1D_cache_core[14]: Access = 65639, Miss = 36655, Miss_rate = 0.558, Pending_hits = 2332, Reservation_fails = 21126
	L1D_cache_core[15]: Access = 55080, Miss = 27180, Miss_rate = 0.493, Pending_hits = 2091, Reservation_fails = 19148
	L1D_cache_core[16]: Access = 74053, Miss = 39010, Miss_rate = 0.527, Pending_hits = 2550, Reservation_fails = 32093
	L1D_cache_core[17]: Access = 66153, Miss = 36585, Miss_rate = 0.553, Pending_hits = 3137, Reservation_fails = 28725
	L1D_cache_core[18]: Access = 64946, Miss = 36322, Miss_rate = 0.559, Pending_hits = 3328, Reservation_fails = 29653
	L1D_cache_core[19]: Access = 57420, Miss = 31991, Miss_rate = 0.557, Pending_hits = 2887, Reservation_fails = 28306
	L1D_cache_core[20]: Access = 56141, Miss = 32382, Miss_rate = 0.577, Pending_hits = 2900, Reservation_fails = 29092
	L1D_cache_core[21]: Access = 61822, Miss = 34584, Miss_rate = 0.559, Pending_hits = 3088, Reservation_fails = 26562
	L1D_cache_core[22]: Access = 55102, Miss = 30525, Miss_rate = 0.554, Pending_hits = 2397, Reservation_fails = 25857
	L1D_cache_core[23]: Access = 53269, Miss = 29884, Miss_rate = 0.561, Pending_hits = 2721, Reservation_fails = 24839
	L1D_cache_core[24]: Access = 51483, Miss = 28651, Miss_rate = 0.557, Pending_hits = 2720, Reservation_fails = 22794
	L1D_cache_core[25]: Access = 49785, Miss = 28707, Miss_rate = 0.577, Pending_hits = 3192, Reservation_fails = 21509
	L1D_cache_core[26]: Access = 46643, Miss = 27467, Miss_rate = 0.589, Pending_hits = 2946, Reservation_fails = 22616
	L1D_cache_core[27]: Access = 46516, Miss = 26873, Miss_rate = 0.578, Pending_hits = 3267, Reservation_fails = 21302
	L1D_cache_core[28]: Access = 46577, Miss = 26591, Miss_rate = 0.571, Pending_hits = 3061, Reservation_fails = 18454
	L1D_cache_core[29]: Access = 44074, Miss = 25609, Miss_rate = 0.581, Pending_hits = 2216, Reservation_fails = 20198
	L1D_total_cache_accesses = 2088419
	L1D_total_cache_misses = 1125287
	L1D_total_cache_miss_rate = 0.5388
	L1D_total_cache_pending_hits = 90269
	L1D_total_cache_reservation_fails = 713633
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 862772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 821428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 713622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 250703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 90269
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2025172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63247

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119935
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 593687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 329, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3527, 5204, 4622, 3310, 1967, 4460, 3732, 4079, 641, 1434, 415, 1651, 574, 739, 733, 574, 3640, 546, 563, 626, 1092, 417, 490, 5265, 685, 432, 654, 740, 488, 464, 329, 518, 
gpgpu_n_tot_thrd_icount = 67150560
gpgpu_n_tot_w_icount = 2098455
gpgpu_n_stall_shd_mem = 896494
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1237429
gpgpu_n_mem_write_global = 63247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2401646
gpgpu_n_store_insn = 82168
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 672768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 789775
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106719
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:454044	W0_Idle:18540184	W0_Scoreboard:35609581	W1:979450	W2:309320	W3:152713	W4:86279	W5:59191	W6:44109	W7:38047	W8:33157	W9:28331	W10:25171	W11:21510	W12:19608	W13:18481	W14:16300	W15:13982	W16:13839	W17:12633	W18:10669	W19:9106	W20:9728	W21:9008	W22:9711	W23:11243	W24:11686	W25:11755	W26:10332	W27:9727	W28:8436	W29:6844	W30:5671	W31:4992	W32:97426
single_issue_nums: WS0:550092	WS1:531769	WS2:526817	WS3:489777	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8577048 {8:1072131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2529880 {40:63247,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6611920 {40:165298,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42885240 {40:1072131,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 505976 {8:63247,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6611920 {40:165298,}
maxmflatency = 3050 
max_icnt2mem_latency = 1651 
maxmrqlatency = 1714 
max_icnt2sh_latency = 215 
averagemflatency = 308 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 6 
mrq_lat_table:82561 	1012 	1559 	3029 	4170 	4549 	6180 	4419 	1212 	1001 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	804097 	383369 	105407 	7654 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	127415 	14033 	6174 	4308 	771932 	106340 	137544 	126937 	5751 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	805738 	238381 	143855 	68636 	27230 	14074 	2762 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18166 	2608 	64 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        52        64        64        44        43        62        64        64        64        61        60        64        64        53        52 
dram[1]:        58        57        64        64        43        45        64        62        64        64        64        60        64        64        55        51 
dram[2]:        60        58        64        64        47        47        64        60        64        63        56        57        64        64        52        51 
dram[3]:        57        57        64        64        47        47        61        63        64        64        60        58        64        64        48        57 
dram[4]:        56        57        64        64        47        46        61        63        64        64        59        62        64        64        57        53 
dram[5]:        57        57        64        64        47        48        63        64        64        64        59        61        64        64        60        57 
dram[6]:        53        57        64        64        48        45        64        61        64        63        62        62        64        64        53        55 
dram[7]:        57        58        64        64        48        46        47        63        64        64        62        54        64        64        55        58 
dram[8]:        52        61        64        64        48        48        62        64        64        64        57        56        64        64        57        55 
dram[9]:        54        52        64        64        47        48        61        61        61        64        57        61        64        64        56        55 
dram[10]:        54        54        64        64        47        47        62        62        64        64        61        60        64        64        50        55 
dram[11]:        52        59        64        64        48        48        63        64        64        64        59        58        64        64        53        55 
maximum service time to same row:
dram[0]:     46264     49776     33088     32198     25560     67712     13499     18945     64089     59260    116768     93425     71416     86085    159804    210869 
dram[1]:     58891     45378     34143    144365     31963     87873     34428     30092     50353     48330    139371    213128    151389    156069    241175    194488 
dram[2]:    265583    271796    154937    170427     50248    100923     57277     78332     35627     41798    226437    243733     19743     37804    189982    181121 
dram[3]:    283006    108516    176822    186621    102480     72867     73569     61740     38500     41132    228927    181008     44124     25294    181874    180177 
dram[4]:    147629    149580    195236     16898     28901     80007     41450     42263     57758     75926    169182    153749     27978     23804    189261    191901 
dram[5]:    144477    154089     42765     39166     85241     84880     45271     58491     84475     85294     92910     99879     24502     32572    191121    192928 
dram[6]:    133811    198938     37817     35320     41886     63059     55822     53151     75637    146495    103322    107254     27109     57558    196004    201382 
dram[7]:     20034    220031     46048     83060     75849     52599     41083     42674    138902    127123    109740     51084     62075     89790    197459    198718 
dram[8]:    233014     44886     82171     77568    112330    113486    100770     95918    123107    221500     96239     81188     16349     13156    215642    226265 
dram[9]:     46303     45659     82787     87052    119733     88073     92336     80159    217465     67887     72156     66336     41601     43306    239780    250650 
dram[10]:     73774     63199    116625     42177    192018    174844     83244     99402     74193     58063     49985     48130     35302     33435    246008    188143 
dram[11]:     92167     54964     64800     85066    165386    180353     93321     69586     66081     54119     46771    125463     85819     68876    173285    153744 
average row accesses per activate:
dram[0]:  1.886667  1.926667  1.716714  1.719444  2.018576  1.863248  2.226148  2.257042  2.010870  1.853333  1.966543  1.875432  1.868914  2.023809  1.868421  1.905882 
dram[1]:  1.890365  1.955326  1.709239  1.666667  1.871720  1.987616  2.230509  2.172185  1.848387  1.881757  1.900000  1.873288  1.911765  1.926357  1.746528  1.747508 
dram[2]:  1.854785  1.867550  1.866469  1.812317  1.886297  1.939759  2.328358  2.164948  1.799353  1.805195  1.881119  2.014706  1.941176  1.976471  1.756944  1.916667 
dram[3]:  1.853896  2.010676  1.743802  1.790560  2.053459  2.006329  2.035032  2.134680  1.941176  1.915194  1.992278  2.113821  1.900735  2.163793  1.728188  1.675000 
dram[4]:  1.898305  1.857143  1.724518  1.717678  1.987302  1.869436  2.153061  2.061290  1.985866  1.774775  1.896552  2.034884  2.015748  1.927481  1.788732  1.671924 
dram[5]:  1.843450  1.854890  1.817919  1.817365  2.009346  1.903904  2.098684  2.053459  1.820847  1.964286  2.003937  1.977612  1.947761  1.913208  1.996078  1.742373 
dram[6]:  1.866667  1.850467  1.790087  1.698895  1.835735  1.960000  2.217544  2.165517  1.951220  2.117188  2.074219  2.018727  1.849123  1.919847  1.648734  1.664577 
dram[7]:  1.884488  1.978723  1.720109  1.801120  2.058442  1.899408  2.128378  2.165517  1.890365  1.878689  1.955882  1.976285  1.885305  1.955390  1.712838  1.866667 
dram[8]:  2.037736  1.986014  1.822485  1.746479  2.137931  2.133779  2.306818  2.369231  1.921053  1.823529  2.011811  1.985019  1.877193  1.909774  1.901887  1.761246 
dram[9]:  2.028470  1.889251  1.883929  1.882883  2.139610  1.962617  2.249084  2.130137  1.875839  1.910035  1.855219  2.038610  1.838130  1.954198  1.718121  1.731959 
dram[10]:  1.957143  1.930556  1.659401  1.787356  1.962145  1.887283  2.286738  2.163822  2.129412  1.985663  1.950758  1.903571  1.869091  2.056000  1.752688  1.732673 
dram[11]:  2.137931  2.124031  1.766017  1.675900  2.076923  1.956140  2.207613  2.218638  1.957895  2.068441  1.883562  1.905110  1.946970  1.879699  1.874101  1.718850 
average row locality = 109867/57108 = 1.923846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       565       578       605       618       651       653       617       628       553       554       527       541       499       510       497       486 
dram[1]:       569       568       628       605       640       638       645       644       569       557       551       547       520       497       503       526 
dram[2]:       562       564       629       617       645       641       612       618       556       556       537       546       495       504       506       506 
dram[3]:       571       565       633       607       650       632       627       622       559       542       516       520       517       502       515       536 
dram[4]:       560       572       626       650       624       626       621       627       560       588       550       525       512       505       508       530 
dram[5]:       577       587       629       607       641       630       626       641       557       550       509       529       522       507       509       514 
dram[6]:       588       594       614       614       633       635       620       616       559       540       531       538       527       503       521       531 
dram[7]:       570       558       633       642       632       640       618       616       566       571       532       500       526       526       507       504 
dram[8]:       540       567       615       620       617       635       597       604       580       555       511       530       535       508       504       509 
dram[9]:       570       580       633       626       656       627       602       610       559       552       551       528       511       512       512       504 
dram[10]:       548       556       609       622       619       650       626       622       541       552       514       533       514       514       489       525 
dram[11]:       558       548       634       605       645       665       626       607       554       540       549       522       514       500       521       538 
total dram reads = 109441
bank skew: 665/486 = 1.37
chip skew: 9207/9027 = 1.02
number of total write accesses:
dram[0]:         4         0         4         4         4         4        52        52         8         8         8         4         0         0         0         0 
dram[1]:         0         4         4         0         8        16        52        48        16         0         0         0         0         0         0         0 
dram[2]:         0         0         0         4         8        12        48        48         0         0         4         8         0         0         0         0 
dram[3]:         0         0         0         0        12         8        48        48         8         0         0         0         0         0         0         0 
dram[4]:         0         0         0         4         8        16        48        48         8        12         0         0         0         0         0         0 
dram[5]:         0         4         0         0        16        16        48        48         8         0         0         4         0         0         0         0 
dram[6]:         0         0         0         4        16         8        48        48         4         8         0         4         0         0         0         0 
dram[7]:         4         0         0         4         8         8        48        48        12         8         0         0         0         0         0         0 
dram[8]:         0         4         4         0        12        12        48        48        16        12         0         0         0         0         0         0 
dram[9]:         0         0         0         4        12        12        48        48         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        12        12        48        48         8         8         4         0         0         0         0         0 
dram[11]:         0         0         0         0        12        16        48        48        16        16         4         0         0         0         0         0 
total dram writes = 1704
min_bank_accesses = 0!
chip skew: 160/124 = 1.29
average mf latency per bank:
dram[0]:       2232      2191      2126      2063      2020      2156      1992      1846      6989      7558      5855      5934      3566      3361      2942      2617
dram[1]:       2243      2131      2012      2010      2187      2159      1915      2032      7074      7028      5920      5673      3821      3804      2637      2470
dram[2]:       2208      2414     13459      2079      2180      2277      2118      2093      7812      9057      5696      5996      3744      3636      2387      2825
dram[3]:       2405      2188      2087      2039      2288      2105      2064      2007      8128      8004      6180      6294      3781      3917      2541      2538
dram[4]:      21144      2310      1975      2191      2254      2409      1961      2124      8072      8384      5786      6542      3684      3708      2578      2916
dram[5]:       2018      1936      2050      2008      2092      2004      1989      1933      8030      8171      6052      5355      3613      3371      2613      2476
dram[6]:       2130      2008      2039      2013      2094      1970      2015      2121      7957      8571      6360      5884      3396      3623      2484      2481
dram[7]:       2170      2274      1983      2035      2091      2057      2110      2070      7407      7682      6352      6439      3527      3413      2561      2414
dram[8]:       2357      2177      2074      2182      2234      2265      2085      2083      7500      7635      5991      5577      3403      3250      2590      2530
dram[9]:       2290      2024      2075      2030      2198      2176      2129      2099      8126      7872      5685      5555      3454      3200      2564      2505
dram[10]:       2334      2256      2311      2165      2303      2129      2112      2068      7496      7636      5596      6139      3375      3494      2785      2479
dram[11]:       2380      2258      2047      2167      2145      1956      2183      1963      7086      7116      5600      5603      3234      3159      2572      2496
maximum mf latency per bank:
dram[0]:       1431      1495      1626      1449      1565      2047      2187      1851      2104      1259      1440      1337      1451      1329      1385      1418
dram[1]:       1632      1564      1487      1614      1559      1479      2325      2297      1491      1522      1400      1549      1458      1504      1592      1394
dram[2]:       1549      1849      1620      2483      1586      1696      1822      2469      1567      1591      1696      1738      1645      1667      1513      1747
dram[3]:       1629      1512      1946      1674      1843      1585      2522      2698      1624      1508      1595      1534      1661      1585      1776      1600
dram[4]:       1152      1963      1340      2097      1979      2027      1761      2547      2071      1931      1106      2219      1410      2076      1355      2011
dram[5]:       1413      1323      1374      1214      1896      1476      1676      1620      1499      1256      1555      1250      1292      1170      1323      1313
dram[6]:       1653      1404      1426      1529      1582      1518      1810      2102      1700      1568      1586      1544      1463      1652      1427      1425
dram[7]:       1486      1606      1572      1632      1660      1613      2300      1866      1371      1576      1578      1623      1618      1837      1524      1627
dram[8]:       1429      1933      1770      1811      1643      1740      2387      2266      1552      1506      1625      1704      1547      1894      1579      1745
dram[9]:       1620      1665      1747      2254      1624      1726      1668      1692      1682      1673      1672      1911      1739      1595      1773      1524
dram[10]:       1842      1489      2129      1658      1803      1620      2997      1679      3050      1520      1870      1379      1942      1525      1833      1401
dram[11]:       1576      1343      1799      1498      1552      1629      2561      1337      1616      1472      1425      1442      1524      1294      1420      1334

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307800 n_act=4734 n_pre=4718 n_ref_event=0 n_req=9120 n_rd=9082 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.004436
n_activity=319996 dram_eff=0.1154
bk0: 565a 8304407i bk1: 578a 8304719i bk2: 605a 8300932i bk3: 618a 8300306i bk4: 651a 8301646i bk5: 653a 8299817i bk6: 617a 8303642i bk7: 628a 8303671i bk8: 553a 8304505i bk9: 554a 8303709i bk10: 527a 8305879i bk11: 541a 8304899i bk12: 499a 8307167i bk13: 510a 8307382i bk14: 497a 8306893i bk15: 486a 8308822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481579
Row_Buffer_Locality_read = 0.481502
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.971902
Bank_Level_Parallism_Col = 1.811084
Bank_Level_Parallism_Ready = 1.952670
write_to_read_ratio_blp_rw_average = 0.021562
GrpLevelPara = 1.360031 

BW Util details:
bwutil = 0.004436 
total_CMD = 8326222 
util_bw = 36936 
Wasted_Col = 87103 
Wasted_Row = 68969 
Idle = 8133214 

BW Util Bottlenecks: 
RCDc_limit = 95838 
RCDWRc_limit = 129 
WTRc_limit = 1342 
RTWc_limit = 2812 
CCDLc_limit = 2288 
rwq = 0 
CCDLc_limit_alone = 1906 
WTRc_limit_alone = 1270 
RTWc_limit_alone = 2502 

Commands details: 
total_CMD = 8326222 
n_nop = 8307800 
Read = 9082 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 9120 
total_req = 9234 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 9234 
Row_Bus_Util =  0.001135 
CoL_Bus_Util = 0.001109 
Either_Row_CoL_Bus_Util = 0.002213 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014331 
queue_avg = 0.075241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0752409
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307339 n_act=4898 n_pre=4882 n_ref_event=0 n_req=9244 n_rd=9207 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.004494
n_activity=330880 dram_eff=0.1131
bk0: 569a 8304664i bk1: 568a 8305139i bk2: 628a 8299927i bk3: 605a 8300709i bk4: 640a 8300643i bk5: 638a 8300959i bk6: 645a 8301896i bk7: 644a 8300833i bk8: 569a 8301871i bk9: 557a 8303410i bk10: 551a 8304991i bk11: 547a 8304601i bk12: 520a 8306002i bk13: 497a 8306471i bk14: 503a 8305861i bk15: 526a 8305797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470684
Row_Buffer_Locality_read = 0.470620
Row_Buffer_Locality_write = 0.486486
Bank_Level_Parallism = 1.988889
Bank_Level_Parallism_Col = 1.826518
Bank_Level_Parallism_Ready = 1.981263
write_to_read_ratio_blp_rw_average = 0.024816
GrpLevelPara = 1.357464 

BW Util details:
bwutil = 0.004494 
total_CMD = 8326222 
util_bw = 37420 
Wasted_Col = 90372 
Wasted_Row = 71034 
Idle = 8127396 

BW Util Bottlenecks: 
RCDc_limit = 99905 
RCDWRc_limit = 83 
WTRc_limit = 977 
RTWc_limit = 4099 
CCDLc_limit = 2243 
rwq = 0 
CCDLc_limit_alone = 1855 
WTRc_limit_alone = 928 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 8326222 
n_nop = 8307339 
Read = 9207 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 4898 
n_pre = 4882 
n_ref = 0 
n_req = 9244 
total_req = 9355 

Dual Bus Interface Util: 
issued_total_row = 9780 
issued_total_col = 9355 
Row_Bus_Util =  0.001175 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.002268 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013345 
queue_avg = 0.079297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0792972
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307797 n_act=4760 n_pre=4744 n_ref_event=0 n_req=9127 n_rd=9094 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.004432
n_activity=317166 dram_eff=0.1164
bk0: 562a 8304936i bk1: 564a 8305262i bk2: 629a 8303170i bk3: 617a 8301667i bk4: 645a 8300831i bk5: 641a 8299922i bk6: 612a 8303323i bk7: 618a 8301355i bk8: 556a 8304133i bk9: 556a 8303822i bk10: 537a 8305511i bk11: 546a 8306446i bk12: 495a 8307320i bk13: 504a 8307749i bk14: 506a 8307742i bk15: 506a 8308252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479128
Row_Buffer_Locality_read = 0.478667
Row_Buffer_Locality_write = 0.606061
Bank_Level_Parallism = 1.965528
Bank_Level_Parallism_Col = 1.710451
Bank_Level_Parallism_Ready = 1.681925
write_to_read_ratio_blp_rw_average = 0.026551
GrpLevelPara = 1.349332 

BW Util details:
bwutil = 0.004432 
total_CMD = 8326222 
util_bw = 36904 
Wasted_Col = 87101 
Wasted_Row = 67797 
Idle = 8134420 

BW Util Bottlenecks: 
RCDc_limit = 96592 
RCDWRc_limit = 73 
WTRc_limit = 720 
RTWc_limit = 2817 
CCDLc_limit = 2536 
rwq = 0 
CCDLc_limit_alone = 2235 
WTRc_limit_alone = 673 
RTWc_limit_alone = 2563 

Commands details: 
total_CMD = 8326222 
n_nop = 8307797 
Read = 9094 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 4760 
n_pre = 4744 
n_ref = 0 
n_req = 9127 
total_req = 9226 

Dual Bus Interface Util: 
issued_total_row = 9504 
issued_total_col = 9226 
Row_Bus_Util =  0.001141 
CoL_Bus_Util = 0.001108 
Either_Row_CoL_Bus_Util = 0.002213 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.016554 
queue_avg = 0.079975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.079975
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307785 n_act=4741 n_pre=4725 n_ref_event=0 n_req=9145 n_rd=9114 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004438
n_activity=319861 dram_eff=0.1155
bk0: 571a 8304478i bk1: 565a 8306133i bk2: 633a 8301369i bk3: 607a 8302412i bk4: 650a 8301257i bk5: 632a 8301176i bk6: 627a 8300893i bk7: 622a 8301161i bk8: 559a 8304440i bk9: 542a 8304402i bk10: 516a 8306182i bk11: 520a 8306870i bk12: 517a 8306421i bk13: 502a 8307981i bk14: 515a 8306781i bk15: 536a 8305067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482231
Row_Buffer_Locality_read = 0.481896
Row_Buffer_Locality_write = 0.580645
Bank_Level_Parallism = 1.973938
Bank_Level_Parallism_Col = 1.784705
Bank_Level_Parallism_Ready = 1.852504
write_to_read_ratio_blp_rw_average = 0.021703
GrpLevelPara = 1.357125 

BW Util details:
bwutil = 0.004438 
total_CMD = 8326222 
util_bw = 36952 
Wasted_Col = 87325 
Wasted_Row = 69021 
Idle = 8132924 

BW Util Bottlenecks: 
RCDc_limit = 96431 
RCDWRc_limit = 44 
WTRc_limit = 911 
RTWc_limit = 3235 
CCDLc_limit = 2372 
rwq = 0 
CCDLc_limit_alone = 1957 
WTRc_limit_alone = 847 
RTWc_limit_alone = 2884 

Commands details: 
total_CMD = 8326222 
n_nop = 8307785 
Read = 9114 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4741 
n_pre = 4725 
n_ref = 0 
n_req = 9145 
total_req = 9238 

Dual Bus Interface Util: 
issued_total_row = 9466 
issued_total_col = 9238 
Row_Bus_Util =  0.001137 
CoL_Bus_Util = 0.001110 
Either_Row_CoL_Bus_Util = 0.002214 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.014482 
queue_avg = 0.076668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0766677
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307395 n_act=4888 n_pre=4872 n_ref_event=0 n_req=9220 n_rd=9184 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004481
n_activity=333550 dram_eff=0.1119
bk0: 560a 8305905i bk1: 572a 8305338i bk2: 626a 8302614i bk3: 650a 8299317i bk4: 624a 8301993i bk5: 626a 8299159i bk6: 621a 8303194i bk7: 627a 8300744i bk8: 560a 8304365i bk9: 588a 8303088i bk10: 550a 8306175i bk11: 525a 8307943i bk12: 512a 8308357i bk13: 505a 8308073i bk14: 508a 8307030i bk15: 530a 8305174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470499
Row_Buffer_Locality_read = 0.470710
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.892925
Bank_Level_Parallism_Col = 1.771485
Bank_Level_Parallism_Ready = 1.784117
write_to_read_ratio_blp_rw_average = 0.031898
GrpLevelPara = 1.364511 

BW Util details:
bwutil = 0.004481 
total_CMD = 8326222 
util_bw = 37312 
Wasted_Col = 90658 
Wasted_Row = 72607 
Idle = 8125645 

BW Util Bottlenecks: 
RCDc_limit = 99860 
RCDWRc_limit = 87 
WTRc_limit = 1134 
RTWc_limit = 4453 
CCDLc_limit = 2557 
rwq = 0 
CCDLc_limit_alone = 2176 
WTRc_limit_alone = 1085 
RTWc_limit_alone = 4121 

Commands details: 
total_CMD = 8326222 
n_nop = 8307395 
Read = 9184 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4888 
n_pre = 4872 
n_ref = 0 
n_req = 9220 
total_req = 9328 

Dual Bus Interface Util: 
issued_total_row = 9760 
issued_total_col = 9328 
Row_Bus_Util =  0.001172 
CoL_Bus_Util = 0.001120 
Either_Row_CoL_Bus_Util = 0.002261 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.013863 
queue_avg = 0.079303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0793032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307628 n_act=4784 n_pre=4768 n_ref_event=0 n_req=9171 n_rd=9135 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.004458
n_activity=330273 dram_eff=0.1124
bk0: 577a 8304522i bk1: 587a 8304290i bk2: 629a 8302102i bk3: 607a 8303117i bk4: 641a 8302233i bk5: 630a 8302040i bk6: 626a 8301111i bk7: 641a 8301230i bk8: 557a 8304047i bk9: 550a 8306241i bk10: 509a 8307996i bk11: 529a 8307428i bk12: 522a 8307258i bk13: 507a 8307387i bk14: 509a 8308538i bk15: 514a 8306285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479010
Row_Buffer_Locality_read = 0.478927
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.886055
Bank_Level_Parallism_Col = 1.779476
Bank_Level_Parallism_Ready = 1.905554
write_to_read_ratio_blp_rw_average = 0.019933
GrpLevelPara = 1.346010 

BW Util details:
bwutil = 0.004458 
total_CMD = 8326222 
util_bw = 37116 
Wasted_Col = 89262 
Wasted_Row = 71142 
Idle = 8128702 

BW Util Bottlenecks: 
RCDc_limit = 97739 
RCDWRc_limit = 105 
WTRc_limit = 1577 
RTWc_limit = 2038 
CCDLc_limit = 1955 
rwq = 0 
CCDLc_limit_alone = 1669 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 1863 

Commands details: 
total_CMD = 8326222 
n_nop = 8307628 
Read = 9135 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 4784 
n_pre = 4768 
n_ref = 0 
n_req = 9171 
total_req = 9279 

Dual Bus Interface Util: 
issued_total_row = 9552 
issued_total_col = 9279 
Row_Bus_Util =  0.001147 
CoL_Bus_Util = 0.001114 
Either_Row_CoL_Bus_Util = 0.002233 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.012746 
queue_avg = 0.070144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0701438
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307498 n_act=4841 n_pre=4825 n_ref_event=0 n_req=9199 n_rd=9164 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.00447
n_activity=335137 dram_eff=0.111
bk0: 588a 8305321i bk1: 594a 8304856i bk2: 614a 8303294i bk3: 614a 8301512i bk4: 633a 8299784i bk5: 635a 8303876i bk6: 620a 8303067i bk7: 616a 8302422i bk8: 559a 8306164i bk9: 540a 8306881i bk10: 531a 8308831i bk11: 538a 8307205i bk12: 527a 8307090i bk13: 503a 8307736i bk14: 521a 8306202i bk15: 531a 8305608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474291
Row_Buffer_Locality_read = 0.474138
Row_Buffer_Locality_write = 0.514286
Bank_Level_Parallism = 1.833617
Bank_Level_Parallism_Col = 1.619057
Bank_Level_Parallism_Ready = 1.549253
write_to_read_ratio_blp_rw_average = 0.028883
GrpLevelPara = 1.326614 

BW Util details:
bwutil = 0.004470 
total_CMD = 8326222 
util_bw = 37216 
Wasted_Col = 91086 
Wasted_Row = 72568 
Idle = 8125352 

BW Util Bottlenecks: 
RCDc_limit = 99201 
RCDWRc_limit = 70 
WTRc_limit = 986 
RTWc_limit = 3027 
CCDLc_limit = 2295 
rwq = 0 
CCDLc_limit_alone = 1894 
WTRc_limit_alone = 916 
RTWc_limit_alone = 2696 

Commands details: 
total_CMD = 8326222 
n_nop = 8307498 
Read = 9164 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4841 
n_pre = 4825 
n_ref = 0 
n_req = 9199 
total_req = 9304 

Dual Bus Interface Util: 
issued_total_row = 9666 
issued_total_col = 9304 
Row_Bus_Util =  0.001161 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.002249 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013138 
queue_avg = 0.070807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0708073
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307611 n_act=4793 n_pre=4777 n_ref_event=0 n_req=9176 n_rd=9141 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004459
n_activity=328171 dram_eff=0.1131
bk0: 570a 8304747i bk1: 558a 8304647i bk2: 633a 8301205i bk3: 642a 8300756i bk4: 632a 8302770i bk5: 640a 8300842i bk6: 618a 8300513i bk7: 616a 8302362i bk8: 566a 8304191i bk9: 571a 8303776i bk10: 532a 8306538i bk11: 500a 8306903i bk12: 526a 8306064i bk13: 526a 8306298i bk14: 507a 8305667i bk15: 504a 8307034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478313
Row_Buffer_Locality_read = 0.478285
Row_Buffer_Locality_write = 0.485714
Bank_Level_Parallism = 1.948392
Bank_Level_Parallism_Col = 1.753727
Bank_Level_Parallism_Ready = 1.848324
write_to_read_ratio_blp_rw_average = 0.021939
GrpLevelPara = 1.355576 

BW Util details:
bwutil = 0.004459 
total_CMD = 8326222 
util_bw = 37124 
Wasted_Col = 89400 
Wasted_Row = 70986 
Idle = 8128712 

BW Util Bottlenecks: 
RCDc_limit = 98069 
RCDWRc_limit = 77 
WTRc_limit = 772 
RTWc_limit = 2741 
CCDLc_limit = 2073 
rwq = 0 
CCDLc_limit_alone = 1786 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2499 

Commands details: 
total_CMD = 8326222 
n_nop = 8307611 
Read = 9141 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4793 
n_pre = 4777 
n_ref = 0 
n_req = 9176 
total_req = 9281 

Dual Bus Interface Util: 
issued_total_row = 9570 
issued_total_col = 9281 
Row_Bus_Util =  0.001149 
CoL_Bus_Util = 0.001115 
Either_Row_CoL_Bus_Util = 0.002235 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.012896 
queue_avg = 0.081821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0818214
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8308111 n_act=4599 n_pre=4583 n_ref_event=0 n_req=9066 n_rd=9027 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.004412
n_activity=316490 dram_eff=0.1161
bk0: 540a 8306669i bk1: 567a 8304960i bk2: 615a 8302448i bk3: 620a 8301100i bk4: 617a 8302906i bk5: 635a 8301879i bk6: 597a 8303214i bk7: 604a 8303063i bk8: 580a 8303810i bk9: 555a 8303604i bk10: 511a 8307062i bk11: 530a 8306486i bk12: 535a 8305830i bk13: 508a 8307268i bk14: 504a 8307352i bk15: 509a 8306732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493382
Row_Buffer_Locality_read = 0.493519
Row_Buffer_Locality_write = 0.461538
Bank_Level_Parallism = 1.986137
Bank_Level_Parallism_Col = 1.858707
Bank_Level_Parallism_Ready = 1.999570
write_to_read_ratio_blp_rw_average = 0.025012
GrpLevelPara = 1.381199 

BW Util details:
bwutil = 0.004412 
total_CMD = 8326222 
util_bw = 36732 
Wasted_Col = 84548 
Wasted_Row = 67426 
Idle = 8137516 

BW Util Bottlenecks: 
RCDc_limit = 92591 
RCDWRc_limit = 128 
WTRc_limit = 1644 
RTWc_limit = 2667 
CCDLc_limit = 2033 
rwq = 0 
CCDLc_limit_alone = 1654 
WTRc_limit_alone = 1466 
RTWc_limit_alone = 2466 

Commands details: 
total_CMD = 8326222 
n_nop = 8308111 
Read = 9027 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 4599 
n_pre = 4583 
n_ref = 0 
n_req = 9066 
total_req = 9183 

Dual Bus Interface Util: 
issued_total_row = 9182 
issued_total_col = 9183 
Row_Bus_Util =  0.001103 
CoL_Bus_Util = 0.001103 
Either_Row_CoL_Bus_Util = 0.002175 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.014025 
queue_avg = 0.079903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0799027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307820 n_act=4729 n_pre=4713 n_ref_event=0 n_req=9164 n_rd=9133 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.004447
n_activity=325926 dram_eff=0.1136
bk0: 570a 8306770i bk1: 580a 8304672i bk2: 633a 8303124i bk3: 626a 8302237i bk4: 656a 8302141i bk5: 627a 8301248i bk6: 602a 8303658i bk7: 610a 8302335i bk8: 559a 8304183i bk9: 552a 8303872i bk10: 551a 8304337i bk11: 528a 8306668i bk12: 511a 8306105i bk13: 512a 8306974i bk14: 512a 8306299i bk15: 504a 8306446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484614
Row_Buffer_Locality_read = 0.484069
Row_Buffer_Locality_write = 0.645161
Bank_Level_Parallism = 1.955784
Bank_Level_Parallism_Col = 1.720005
Bank_Level_Parallism_Ready = 1.774779
write_to_read_ratio_blp_rw_average = 0.017843
GrpLevelPara = 1.349327 

BW Util details:
bwutil = 0.004447 
total_CMD = 8326222 
util_bw = 37028 
Wasted_Col = 86900 
Wasted_Row = 69700 
Idle = 8132594 

BW Util Bottlenecks: 
RCDc_limit = 96000 
RCDWRc_limit = 31 
WTRc_limit = 800 
RTWc_limit = 2154 
CCDLc_limit = 2059 
rwq = 0 
CCDLc_limit_alone = 1816 
WTRc_limit_alone = 764 
RTWc_limit_alone = 1947 

Commands details: 
total_CMD = 8326222 
n_nop = 8307820 
Read = 9133 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 4729 
n_pre = 4713 
n_ref = 0 
n_req = 9164 
total_req = 9257 

Dual Bus Interface Util: 
issued_total_row = 9442 
issued_total_col = 9257 
Row_Bus_Util =  0.001134 
CoL_Bus_Util = 0.001112 
Either_Row_CoL_Bus_Util = 0.002210 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.016140 
queue_avg = 0.078310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0783096
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307999 n_act=4709 n_pre=4693 n_ref_event=0 n_req=9069 n_rd=9034 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.004407
n_activity=316096 dram_eff=0.1161
bk0: 548a 8305739i bk1: 556a 8306127i bk2: 609a 8300282i bk3: 622a 8300957i bk4: 619a 8300915i bk5: 650a 8301128i bk6: 626a 8302338i bk7: 622a 8302457i bk8: 541a 8305011i bk9: 552a 8305681i bk10: 514a 8306391i bk11: 533a 8306124i bk12: 514a 8305601i bk13: 514a 8307203i bk14: 489a 8306971i bk15: 525a 8304755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481420
Row_Buffer_Locality_read = 0.480961
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.997990
Bank_Level_Parallism_Col = 1.755430
Bank_Level_Parallism_Ready = 1.767022
write_to_read_ratio_blp_rw_average = 0.027908
GrpLevelPara = 1.366821 

BW Util details:
bwutil = 0.004407 
total_CMD = 8326222 
util_bw = 36696 
Wasted_Col = 85887 
Wasted_Row = 68259 
Idle = 8135380 

BW Util Bottlenecks: 
RCDc_limit = 95729 
RCDWRc_limit = 89 
WTRc_limit = 735 
RTWc_limit = 4000 
CCDLc_limit = 2457 
rwq = 0 
CCDLc_limit_alone = 2011 
WTRc_limit_alone = 691 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 8326222 
n_nop = 8307999 
Read = 9034 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 4709 
n_pre = 4693 
n_ref = 0 
n_req = 9069 
total_req = 9174 

Dual Bus Interface Util: 
issued_total_row = 9402 
issued_total_col = 9174 
Row_Bus_Util =  0.001129 
CoL_Bus_Util = 0.001102 
Either_Row_CoL_Bus_Util = 0.002189 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.019371 
queue_avg = 0.085426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0854255
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8326222 n_nop=8307826 n_act=4702 n_pre=4686 n_ref_event=0 n_req=9166 n_rd=9126 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.004461
n_activity=323212 dram_eff=0.1149
bk0: 558a 8306695i bk1: 548a 8307504i bk2: 634a 8301005i bk3: 605a 8301095i bk4: 645a 8302432i bk5: 665a 8301217i bk6: 626a 8301008i bk7: 607a 8304714i bk8: 554a 8304790i bk9: 540a 8306286i bk10: 549a 8305154i bk11: 522a 8305825i bk12: 514a 8307614i bk13: 500a 8307649i bk14: 521a 8307343i bk15: 538a 8305021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487672
Row_Buffer_Locality_read = 0.487947
Row_Buffer_Locality_write = 0.425000
Bank_Level_Parallism = 1.932685
Bank_Level_Parallism_Col = 1.749686
Bank_Level_Parallism_Ready = 1.805156
write_to_read_ratio_blp_rw_average = 0.024757
GrpLevelPara = 1.350282 

BW Util details:
bwutil = 0.004461 
total_CMD = 8326222 
util_bw = 37144 
Wasted_Col = 86940 
Wasted_Row = 69208 
Idle = 8132930 

BW Util Bottlenecks: 
RCDc_limit = 95281 
RCDWRc_limit = 154 
WTRc_limit = 1547 
RTWc_limit = 2828 
CCDLc_limit = 2450 
rwq = 0 
CCDLc_limit_alone = 2088 
WTRc_limit_alone = 1451 
RTWc_limit_alone = 2562 

Commands details: 
total_CMD = 8326222 
n_nop = 8307826 
Read = 9126 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 4702 
n_pre = 4686 
n_ref = 0 
n_req = 9166 
total_req = 9286 

Dual Bus Interface Util: 
issued_total_row = 9388 
issued_total_col = 9286 
Row_Bus_Util =  0.001128 
CoL_Bus_Util = 0.001115 
Either_Row_CoL_Bus_Util = 0.002209 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.015112 
queue_avg = 0.078329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0783293

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49781, Miss = 4930, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 10
L2_cache_bank[1]: Access = 49291, Miss = 4984, Miss_rate = 0.101, Pending_hits = 600, Reservation_fails = 690
L2_cache_bank[2]: Access = 50964, Miss = 5049, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 448
L2_cache_bank[3]: Access = 49377, Miss = 5001, Miss_rate = 0.101, Pending_hits = 612, Reservation_fails = 85
L2_cache_bank[4]: Access = 81418, Miss = 4958, Miss_rate = 0.061, Pending_hits = 521, Reservation_fails = 73
L2_cache_bank[5]: Access = 52471, Miss = 4968, Miss_rate = 0.095, Pending_hits = 539, Reservation_fails = 718
L2_cache_bank[6]: Access = 52118, Miss = 5006, Miss_rate = 0.096, Pending_hits = 514, Reservation_fails = 435
L2_cache_bank[7]: Access = 52050, Miss = 4942, Miss_rate = 0.095, Pending_hits = 521, Reservation_fails = 23
L2_cache_bank[8]: Access = 103654, Miss = 4977, Miss_rate = 0.048, Pending_hits = 502, Reservation_fails = 100
L2_cache_bank[9]: Access = 52933, Miss = 5043, Miss_rate = 0.095, Pending_hits = 568, Reservation_fails = 1276
L2_cache_bank[10]: Access = 52030, Miss = 4986, Miss_rate = 0.096, Pending_hits = 514, Reservation_fails = 107
L2_cache_bank[11]: Access = 49641, Miss = 4981, Miss_rate = 0.100, Pending_hits = 529, Reservation_fails = 333
L2_cache_bank[12]: Access = 51616, Miss = 5009, Miss_rate = 0.097, Pending_hits = 491, Reservation_fails = 420
L2_cache_bank[13]: Access = 51896, Miss = 4991, Miss_rate = 0.096, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[14]: Access = 51834, Miss = 5000, Miss_rate = 0.096, Pending_hits = 538, Reservation_fails = 216
L2_cache_bank[15]: Access = 50810, Miss = 4973, Miss_rate = 0.098, Pending_hits = 571, Reservation_fails = 262
L2_cache_bank[16]: Access = 51075, Miss = 4915, Miss_rate = 0.096, Pending_hits = 548, Reservation_fails = 13
L2_cache_bank[17]: Access = 49937, Miss = 4944, Miss_rate = 0.099, Pending_hits = 563, Reservation_fails = 22
L2_cache_bank[18]: Access = 50772, Miss = 5010, Miss_rate = 0.099, Pending_hits = 531, Reservation_fails = 427
L2_cache_bank[19]: Access = 49304, Miss = 4955, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 359
L2_cache_bank[20]: Access = 48177, Miss = 4876, Miss_rate = 0.101, Pending_hits = 566, Reservation_fails = 347
L2_cache_bank[21]: Access = 51435, Miss = 4990, Miss_rate = 0.097, Pending_hits = 603, Reservation_fails = 64
L2_cache_bank[22]: Access = 49848, Miss = 5017, Miss_rate = 0.101, Pending_hits = 574, Reservation_fails = 85
L2_cache_bank[23]: Access = 48244, Miss = 4941, Miss_rate = 0.102, Pending_hits = 494, Reservation_fails = 238
L2_total_cache_accesses = 1300676
L2_total_cache_misses = 119446
L2_total_cache_miss_rate = 0.0918
L2_total_cache_pending_hits = 13119
L2_total_cache_reservation_fails = 6751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1114869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13119
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53242
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1237429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63247
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6751
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1300676
icnt_total_pkts_simt_to_mem=1300676
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1300676
Req_Network_cycles = 3246771
Req_Network_injected_packets_per_cycle =       0.4006 
Req_Network_conflicts_per_cycle =       0.1927
Req_Network_conflicts_per_cycle_util =       1.9019
Req_Bank_Level_Parallism =       3.9546
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5592
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0630

Reply_Network_injected_packets_num = 1300676
Reply_Network_cycles = 3246771
Reply_Network_injected_packets_per_cycle =        0.4006
Reply_Network_conflicts_per_cycle =        0.2170
Reply_Network_conflicts_per_cycle_util =       2.1328
Reply_Bank_Level_Parallism =       3.9376
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0796
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0134
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 49 sec (4909 sec)
gpgpu_simulation_rate = 2265 (inst/sec)
gpgpu_simulation_rate = 661 (cycle/sec)
gpgpu_silicon_slowdown = 2065052x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 9.
	runtime [cuda_linear_base] = 4907076.780000 ms.
Verifying...
	runtime [serial] = 27.706000 ms.
Correct
GPGPU-Sim: *** exit detected ***
