// Seed: 2326104200
module module_0 (
    input tri id_0,
    output uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input tri0 id_13
);
  wire id_15;
endmodule
module module_1 #(
    parameter id_7 = 32'd57
) (
    output tri0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    input wand id_6,
    input supply1 _id_7,
    output tri0 id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    output wire id_12,
    input supply0 id_13,
    input tri id_14,
    input tri1 id_15,
    output uwire id_16,
    input tri0 id_17,
    input supply0 id_18,
    output supply1 id_19,
    inout tri1 id_20,
    output wor id_21,
    input wand id_22
);
  assign id_4 = ~id_13;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_2,
      id_3,
      id_9,
      id_11,
      id_3,
      id_12,
      id_17,
      id_13,
      id_9,
      id_15,
      id_10,
      id_9
  );
  assign modCall_1.id_7 = 0;
  wire [(  -1  ) : id_7] id_24;
endmodule
