m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design
Ealu
Z1 w1516001162
Z2 DPx12 lib_pipeline 17 riscv_core_config 0 22 >102idE7d7^k`=TOM73OT2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
Z9 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
l0
L9
V^WM92XP[lnnm7VLEN`dT<1
!s100 2nhT`lAlJcdllaOQ^cSES2
Z10 OL;C;10.5c;63
33
Z11 !s110 1516260917
!i10b 1
Z12 !s108 1516260917.000000
Z13 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
Z14 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
!i113 0
Z15 o-quiet -2008 -work LIB_PIPELINE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 ^WM92XP[lnnm7VLEN`dT<1
l21
L17
VV^8CK5K4MfMAZ06eU=:J>2
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
Ecache_controller
R1
R2
R3
R4
R5
R6
R7
R0
Z17 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
Z18 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
l0
L9
Vcl4h9He3Fjb=S1R==KJLU0
!s100 kUUcVi>20ilN435kEzZW]2
R10
33
R11
!i10b 1
R12
Z19 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
Z20 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
!i113 0
R15
R16
Acache_controller_arch
R2
R3
R4
R5
R6
R7
DEx4 work 16 cache_controller 0 22 cl4h9He3Fjb=S1R==KJLU0
l24
L23
VhbVc<Ol0Z@_AB[EioaTj_3
!s100 KOVlB]z><2KFg9Qo]?MXe2
R10
33
R11
!i10b 1
R12
R19
R20
!i113 0
R15
R16
Ecounter_calculation
Z21 w1516284967
R2
R3
R4
R5
R6
R7
R0
Z22 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd
Z23 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd
l0
L9
V5@TdM7RU4J8_P;`Yg7:ni3
!s100 78[KcGKECZhV8W6Sg:5bf0
R10
33
Z24 !s110 1516285413
!i10b 1
Z25 !s108 1516285413.000000
Z26 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd|
Z27 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd|
!i113 0
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 5@TdM7RU4J8_P;`Yg7:ni3
l25
L20
V;Yzm8@]edRY72Y6cf[h1S3
!s100 MNOC]gkK7V?MQSY>S=]UD1
R10
33
R24
!i10b 1
R25
R26
R27
!i113 0
R15
R16
Edecode
Z28 w1516295329
R2
R3
R4
R5
R6
R7
R0
Z29 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
Z30 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
l0
L9
VXA`[;W=3E;;UKjO_m6QZ=0
!s100 8;enSEIAkKZ4_5e@j7Pnk0
R10
33
Z31 !s110 1516295464
!i10b 1
Z32 !s108 1516295464.000000
Z33 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
Z34 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
!i113 0
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
Z35 DEx4 work 6 decode 0 22 XA`[;W=3E;;UKjO_m6QZ=0
l53
L35
V[8:1gggNZ^JIA<W5bmUCn3
!s100 `ZPK_T9iCEKEX]Y5V5[TX0
R10
33
R31
!i10b 1
R32
R33
R34
!i113 0
R15
R16
Eexecute
Z36 w1516278730
R2
R3
R4
R5
R6
R7
R0
Z37 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
Z38 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
l0
L9
VFc3=cdR4H<M_;4nEo3UEh2
!s100 TOha5>?]YHzGgIRGiE6zO2
R10
33
Z39 !s110 1516278736
!i10b 1
Z40 !s108 1516278736.000000
Z41 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
Z42 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
!i113 0
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 Fc3=cdR4H<M_;4nEo3UEh2
l52
L28
Vz>jZezDIJO3>oD5TDdG@92
!s100 lkmcl99K4S?YDV__l2V881
R10
33
R39
!i10b 1
R40
R41
R42
!i113 0
R15
R16
Efetch
Z43 w1516284889
R2
R3
R4
R5
R6
R7
R0
Z44 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
Z45 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
l0
L9
V5;TAQKVlOjL;Ao92CO;hl2
!s100 f<lO1PL]<9zGWB0A93X4i1
R10
33
R24
!i10b 1
R25
Z46 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
Z47 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
!i113 0
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 5;TAQKVlOjL;Ao92CO;hl2
l28
L26
VFMOLESZcW>Cf<@BmRfeCG0
!s100 kX9ofHjmV`4`jXl>7V[oU0
R10
33
R24
!i10b 1
R25
R46
R47
!i113 0
R15
R16
Ememory_access
R1
R2
R3
R4
R5
R6
R7
R0
Z48 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
Z49 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
l0
L9
Vh>1Ond;Rf:>fF@AS@RcCV2
!s100 `elzNP9eMo]XT_^3Lf80X3
R10
33
R11
!i10b 1
R12
Z50 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
Z51 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
!i113 0
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 h>1Ond;Rf:>fF@AS@RcCV2
l31
L26
Vi=8[CG8NL]^2Bd02K8CIb2
!s100 >U>Sl>`dncHz<mo`kP_2U1
R10
33
R11
!i10b 1
R12
R50
R51
!i113 0
R15
R16
Epipeline
Z52 w1516285403
R2
R3
R4
R5
R6
R7
R0
Z53 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
Z54 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
l0
L9
VLlmM95`<3c9jm0>>7W3HP1
!s100 bY:ReWC<KW@>dJSfc^T]41
R10
33
R24
!i10b 1
R25
Z55 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
Z56 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
!i113 0
R15
R16
Apipeline_arch
R2
R3
R4
R5
R6
R7
DEx4 work 8 pipeline 0 22 LlmM95`<3c9jm0>>7W3HP1
l207
L25
VN0bZ`8nfAXzQXYll9M:]41
!s100 _;jNoN5dL4M6:QW=W`z9<0
R10
33
R24
!i10b 1
R25
R55
R56
!i113 0
R15
R16
Ereg_integer
R1
R2
R3
R4
R5
R6
R7
R0
Z57 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd
Z58 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd
l0
L9
V8<60[<[9l[MG=hRYUTT1;3
!s100 ?4hTBSCfVhhI2EXAX2>IL0
R10
33
R11
!i10b 1
R12
Z59 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd|
Z60 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd|
!i113 0
R15
R16
Areg_integer_arch
R2
R3
R4
R5
R6
R7
DEx4 work 11 reg_integer 0 22 8<60[<[9l[MG=hRYUTT1;3
l25
L21
VOC=h6K?H<FhcVE9K@kH0Q2
!s100 [b3MPo[dXbjj46D8UMmP@0
R10
33
R11
!i10b 1
R12
R59
R60
!i113 0
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R1
R0
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
V>102idE7d7^k`=TOM73OT2
!s100 ]3dHk^B1M_Gnf`3flXB3>2
R10
33
R11
!i10b 1
!s108 1516260916.000000
!s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!i113 0
R15
R16
Ewriteback
R1
R2
R3
R4
R5
R6
R7
R0
Z61 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
Z62 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
l0
L9
VXE>3I?HgU9UFL8WD?Fmlj2
!s100 @[k;cTSgOa]fZ7R`C4LAK0
R10
33
R11
!i10b 1
R12
Z63 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
Z64 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
!i113 0
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 XE>3I?HgU9UFL8WD?Fmlj2
l18
L17
VUbBg0:5I6zjNk]<[DXY=o3
!s100 2XS8i[LoAnkk6mla>J>>=0
R10
33
R11
!i10b 1
R12
R63
R64
!i113 0
R15
R16
