# SI-2025-DigitalVLSI
Summer Internship 2025: **Digital VLSI Design from Verilog RTL and Verification to  Synthesis**

## Resources

- **CLASS DOCUMENTATION**
  - [L1: Introduction and Outline to the Course](docs/L1_Introduction_Course_Outline.pdf)
  - [L2: Review of Combinational Design](docs/L2_Review_Combinational_Logic_Design.pdf)
  - [L3: Review of Sequential Design](docs/L3_Review_Sequential_Logic_Design.pdf)
  - [L4: Introduction to Verilog](docs/L4_DD_Verilog_Introduction.pdf)
  - [L5: Verilog Basics](docs/L5_Verilog_Basics.pdf)
  - [L6: Modules and Ports](docs/L6_Modules_and_Ports.pdf)
  - [L7: Gate Level Modeling](docs/L7_Gate_Level_Modelling.pdf)
  - [L8: Data Flow Modeling](docs/L8_Data_Flow_Modelling.pdf)
  - [L9: Behavioural Modeling Part-1](docs/L9_Behavioural_Modeling_Part1.pdf)
  - [L10:Behavioural Modeling Part-2](docs/L10_Behavioural_Modeling_Part2.pdf)
  - [L11: Behavioural Modeling of Sequential Logic](docs/L11_Behavioural_Modeling_of_Sequential_Logic.pdf)
  - [L12: Modeling Memory](docs/L12_Modeling_Memory.pdf)
  - [L16: Datapath Controller Design](docs/L16_Datapath_Controller_Design.pdf)
  - [L17: Introduction to Verilog Synthesis](docs/L17_Verilog_Synthesis_Introduction.pdf)
  - [L18: Verilog Synthesis Part1](docs/L18_Verilog_Synthesis_Part1.pdf)
  - [L19: Verilog Synthesis Part2](docs/L19_Verilog_Synthesis_Part2.pdf)
  - [L20: Verilog Synthesis Part3](docs/L20_Verilog_Synthesis_Part3.pdf)
  - [L21: Verilog Synthesis Part4](docs/L21_Verilog_Synthesis_Part4.pdf)
    - [L21 Extra Notes](docs/L21_extra.pdf)
  - [L22: Verilog Synthesis Part5](docs/L22_Verilog_Synthesis_Part5.pdf)
    - [L22 Extra notes](docs/L22.pdf)
  - [L23: Verilog Synthesis Part6](docs/L23_Verilog_Synthesis_Part6.pdf)
    - [L23 extra notes](docs/L23.pdf)
  - [L24: Verilog Synthesis Part7](docs/L24_Verilog_Synthesis_Part7.pdf)

- **OTHER CLASS DOCUMENTATION**
  - [PROBLEM SET 3: ALU Design](docs/problem_set_3.pdf)
  - [PROBLEM SET 5: Mealy and Moore Machine](docs/Problem_set_5.pdf)
  - [PROBLEM SET 6: COntrol and Datapath](docs/Problem_set_6.pdf)
  - [PROBLEM SET 7: ALU Decoder](docs/problem_set_7.pdf)
  - [PROBLEM SET 8: Misc Blocks](docs/problem_set_8.pdf)
  - [PROBLEM SET 9: Main decoder](docs/problem_set_9.pdf)
  - [PROBLEM SET 10: MUX etc](docs/problem_set_10.pdf)
  - [PROBLEM SET 11: Extender](docs/problem_set_11.pdf)
  - [EXPERIMENT: Design of Flip-Flops using HDL](docs/EXP-8-FF-HDL.pdf)
  - [PROJECT: Simple Datapath in Verilog](docs/Simple_Datapath_Verilog_Project.pdf)
  - [PROJECT: Digital CLock](docs/digital_clock.pdf)
  - [TUTORIAL: Design of Decoder and Encoder](docs/Tutorial_3.pdf)

- **VIDEOS/TUTORIALS/ETC**
  - [TUTORIAL: BIN-to-BCD](docs/bin2bcd.pdf) 
    - [VERILOG: Binary-to-BCD Conversion](verilog/bin2bcd)
  - :link: [Seven-segment LED display controller in BASYS-3 FPGA board](https://www.fpga4student.com/2017/09/seven-segment-led-display-controller-basys3-fpga.html)
  - [Video: Vivado](https://drive.google.com/file/d/1pMjK7-NyEzoLno-KRy9zS8QvX6bKpIBx/view?usp=sharing)
  - :link: [Follow this guide](docs/vivado_installation.pdf) to install **Vivado (Student Edition)** 
  - :link: [Vivado Board Files for Digilent FPGA Boards](vivado/vivado-boards-master/README.md)

## Course Venue & Timings

- üìÜ **DURATION**: June 3rd till June 20th (3 weeks)
- ‚è≤Ô∏è **TIMINGS**:
  - Session-1: üïô **10:00am - 1:00pm**
  - Session-2: üïù **2:30pm - 5:30pm**
- üèõÔ∏è **VENUE**: Room 655, 4th Floor, New Admin Building
- üë®‚Äçüè´ **RESOURCE PERSONS**:
  - [Dr. Srinivas Boppu](https://secs.iitbbs.ac.in/index.php/sboppu/), _Associate Professor, IIT-Bhubaneswar_
  - [Prof. Dhananjay Tripathy](https://silicon.ac.in/wp-content/uploads/2021/06/FES14844_Dhananjay-Tripathy.pdf), _Assistant Proessor, Silicon University_
  - [Dr. Debasish Nayak](https://silicon.ac.in/wp-content/uploads/2022/04/Debasish-NayakFES09523.pdf), _Sr. Asst. Professor, Silicon University_
  - [Prof. Joy Chowdhury](https://silicon.ac.in/wp-content/uploads/2025/04/Joy-Chowdhury-FES24567.pdf), _Assistant Proessor, Silicon University_

## Course Information

- üîó [**Day-Wise Course Plan**](docs/digital_design_course-daywisePlan.pdf)
- **CAD and IT Setup** (These need to be setup before 2nd June)
  - üîó [Follow this guide](content/cad-install-setup-wsl-ubuntu.md) to install **Ubuntu 24.04** on **Windows Subsytem for Linux (WSL)**
  - :link: [Follow this guide/tutorial](content/eda-install.md) to install the EDA tools **iverilog** and **gtkwave** and a quick start guide to get you started.
  - :link: [Follow this guide](docs/vivado_installation.pdf) to install **Vivado (Student Edition)** 
  - üîó [Follow this quick start guide](https://www.makeuseof.com/tag/a-quick-guide-to-get-started-with-the-linux-command-line/) to get familiar with **Linux Command Line**
  - :link: [Quick start guide for nano text editor](content/quick-start-guide-nano-editor.md) good text editor for begineers. 



