// Automatically generated by PRGA's RTL generator
module {{ module.name }} (
    {% set width = module.all_ports.in|length -%}
    input wire [{{ width - 1 }}:0] in,
    output reg [0:0] out,
    input wire [{{ 2 ** width - 1 }}:0] cfg_d
    );

    always @* begin
        out = 1'b0;
        case (in)    // synopsys infer_mux
            {%- for idx in range(2 ** width) %}
            {{ width }}'d{{ idx }}: out = cfg_d[{{ idx }}];
            {%- endfor %}
        endcase
    end

endmodule

