   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f3_discovery_l3gd20.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	L3GD20Timeout
  20              		.data
  21              		.align	2
  24              	L3GD20Timeout:
  25 0000 00100000 		.word	4096
  26              		.text
  27              		.align	2
  28              		.global	L3GD20_Init
  29              		.thumb
  30              		.thumb_func
  32              	L3GD20_Init:
  33              	.LFB111:
  34              		.file 1 "../src/stm32f3_discovery_l3gd20.c"
   1:../src/stm32f3_discovery_l3gd20.c **** /**
   2:../src/stm32f3_discovery_l3gd20.c ****   ******************************************************************************
   3:../src/stm32f3_discovery_l3gd20.c ****   * @file    stm32f3_discovery_l3gd20.c
   4:../src/stm32f3_discovery_l3gd20.c ****   * @author  MCD Application Team
   5:../src/stm32f3_discovery_l3gd20.c ****   * @version V1.1.0
   6:../src/stm32f3_discovery_l3gd20.c ****   * @date    20-September-2012
   7:../src/stm32f3_discovery_l3gd20.c ****   * @brief   This file provides a set of functions needed to manage the l3gd20
   8:../src/stm32f3_discovery_l3gd20.c ****   *          MEMS accelerometer available on STM32F3-Discovery Kit.
   9:../src/stm32f3_discovery_l3gd20.c ****   ******************************************************************************
  10:../src/stm32f3_discovery_l3gd20.c ****   * @attention
  11:../src/stm32f3_discovery_l3gd20.c ****   *
  12:../src/stm32f3_discovery_l3gd20.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  13:../src/stm32f3_discovery_l3gd20.c ****   *
  14:../src/stm32f3_discovery_l3gd20.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  15:../src/stm32f3_discovery_l3gd20.c ****   * You may not use this file except in compliance with the License.
  16:../src/stm32f3_discovery_l3gd20.c ****   * You may obtain a copy of the License at:
  17:../src/stm32f3_discovery_l3gd20.c ****   *
  18:../src/stm32f3_discovery_l3gd20.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  19:../src/stm32f3_discovery_l3gd20.c ****   *
  20:../src/stm32f3_discovery_l3gd20.c ****   * Unless required by applicable law or agreed to in writing, software 
  21:../src/stm32f3_discovery_l3gd20.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  22:../src/stm32f3_discovery_l3gd20.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  23:../src/stm32f3_discovery_l3gd20.c ****   * See the License for the specific language governing permissions and
  24:../src/stm32f3_discovery_l3gd20.c ****   * limitations under the License.
  25:../src/stm32f3_discovery_l3gd20.c ****   *
  26:../src/stm32f3_discovery_l3gd20.c ****   ******************************************************************************
  27:../src/stm32f3_discovery_l3gd20.c ****   */
  28:../src/stm32f3_discovery_l3gd20.c **** /* Includes ------------------------------------------------------------------*/
  29:../src/stm32f3_discovery_l3gd20.c **** #include "stm32f3_discovery_l3gd20.h"
  30:../src/stm32f3_discovery_l3gd20.c **** 
  31:../src/stm32f3_discovery_l3gd20.c **** /** @addtogroup Utilities
  32:../src/stm32f3_discovery_l3gd20.c ****   * @{
  33:../src/stm32f3_discovery_l3gd20.c ****   */ 
  34:../src/stm32f3_discovery_l3gd20.c **** 
  35:../src/stm32f3_discovery_l3gd20.c **** /** @addtogroup STM32F3_DISCOVERY
  36:../src/stm32f3_discovery_l3gd20.c ****   * @{
  37:../src/stm32f3_discovery_l3gd20.c ****   */ 
  38:../src/stm32f3_discovery_l3gd20.c **** 
  39:../src/stm32f3_discovery_l3gd20.c **** /** @addtogroup STM32F3_DISCOVERY_L3GD20
  40:../src/stm32f3_discovery_l3gd20.c ****   * @{
  41:../src/stm32f3_discovery_l3gd20.c ****   */
  42:../src/stm32f3_discovery_l3gd20.c **** 
  43:../src/stm32f3_discovery_l3gd20.c **** 
  44:../src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_TypesDefinitions
  45:../src/stm32f3_discovery_l3gd20.c ****   * @{
  46:../src/stm32f3_discovery_l3gd20.c ****   */
  47:../src/stm32f3_discovery_l3gd20.c **** 
  48:../src/stm32f3_discovery_l3gd20.c **** /**
  49:../src/stm32f3_discovery_l3gd20.c ****   * @}
  50:../src/stm32f3_discovery_l3gd20.c ****   */
  51:../src/stm32f3_discovery_l3gd20.c **** 
  52:../src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_Defines
  53:../src/stm32f3_discovery_l3gd20.c ****   * @{
  54:../src/stm32f3_discovery_l3gd20.c ****   */
  55:../src/stm32f3_discovery_l3gd20.c **** 
  56:../src/stm32f3_discovery_l3gd20.c **** /**
  57:../src/stm32f3_discovery_l3gd20.c ****   * @}
  58:../src/stm32f3_discovery_l3gd20.c ****   */
  59:../src/stm32f3_discovery_l3gd20.c **** 
  60:../src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_Macros
  61:../src/stm32f3_discovery_l3gd20.c ****   * @{
  62:../src/stm32f3_discovery_l3gd20.c ****   */
  63:../src/stm32f3_discovery_l3gd20.c **** 
  64:../src/stm32f3_discovery_l3gd20.c **** /**
  65:../src/stm32f3_discovery_l3gd20.c ****   * @}
  66:../src/stm32f3_discovery_l3gd20.c ****   */ 
  67:../src/stm32f3_discovery_l3gd20.c ****   
  68:../src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_Variables
  69:../src/stm32f3_discovery_l3gd20.c ****   * @{
  70:../src/stm32f3_discovery_l3gd20.c ****   */ 
  71:../src/stm32f3_discovery_l3gd20.c **** __IO uint32_t  L3GD20Timeout = L3GD20_FLAG_TIMEOUT;  
  72:../src/stm32f3_discovery_l3gd20.c **** /**
  73:../src/stm32f3_discovery_l3gd20.c ****   * @}
  74:../src/stm32f3_discovery_l3gd20.c ****   */
  75:../src/stm32f3_discovery_l3gd20.c **** 
  76:../src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_FunctionPrototypes
  77:../src/stm32f3_discovery_l3gd20.c ****   * @{
  78:../src/stm32f3_discovery_l3gd20.c ****   */
  79:../src/stm32f3_discovery_l3gd20.c **** static uint8_t L3GD20_SendByte(uint8_t byte);
  80:../src/stm32f3_discovery_l3gd20.c **** static void L3GD20_LowLevel_Init(void);
  81:../src/stm32f3_discovery_l3gd20.c **** /**
  82:../src/stm32f3_discovery_l3gd20.c ****   * @}
  83:../src/stm32f3_discovery_l3gd20.c ****   */
  84:../src/stm32f3_discovery_l3gd20.c **** 
  85:../src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_Functions
  86:../src/stm32f3_discovery_l3gd20.c ****   * @{
  87:../src/stm32f3_discovery_l3gd20.c ****   */
  88:../src/stm32f3_discovery_l3gd20.c **** 
  89:../src/stm32f3_discovery_l3gd20.c **** /**
  90:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Set L3GD20 Initialization.
  91:../src/stm32f3_discovery_l3gd20.c ****   * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  92:../src/stm32f3_discovery_l3gd20.c ****   *         that contains the configuration setting for the L3GD20.
  93:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
  94:../src/stm32f3_discovery_l3gd20.c ****   */
  95:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_Init(L3GD20_InitTypeDef *L3GD20_InitStruct)
  96:../src/stm32f3_discovery_l3gd20.c **** {  
  35              		.loc 1 96 0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 16
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39 0000 80B5     		push	{r7, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 84B0     		sub	sp, sp, #16
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 24
  47 0004 00AF     		add	r7, sp, #0
  48              	.LCFI2:
  49              		.cfi_def_cfa_register 7
  50 0006 7860     		str	r0, [r7, #4]
  97:../src/stm32f3_discovery_l3gd20.c ****   uint8_t ctrl1 = 0x00, ctrl4 = 0x00;
  51              		.loc 1 97 0
  52 0008 4FF00003 		mov	r3, #0
  53 000c FB73     		strb	r3, [r7, #15]
  54 000e 4FF00003 		mov	r3, #0
  55 0012 BB73     		strb	r3, [r7, #14]
  98:../src/stm32f3_discovery_l3gd20.c ****   
  99:../src/stm32f3_discovery_l3gd20.c ****   /* Configure the low level interface ---------------------------------------*/
 100:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_LowLevel_Init();
  56              		.loc 1 100 0
  57 0014 00F0C6F9 		bl	L3GD20_LowLevel_Init
 101:../src/stm32f3_discovery_l3gd20.c ****   
 102:../src/stm32f3_discovery_l3gd20.c ****   /* Configure MEMS: data rate, power mode, full scale and axes */
 103:../src/stm32f3_discovery_l3gd20.c ****   ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
  58              		.loc 1 103 0
  59 0018 7B68     		ldr	r3, [r7, #4]
  60 001a 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
  61 001c 7B68     		ldr	r3, [r7, #4]
  62 001e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
  63 0020 1343     		orrs	r3, r3, r2
  64 0022 DAB2     		uxtb	r2, r3
 104:../src/stm32f3_discovery_l3gd20.c ****                     L3GD20_InitStruct->Axes_Enable | L3GD20_InitStruct->Band_Width);
  65              		.loc 1 104 0
  66 0024 7B68     		ldr	r3, [r7, #4]
  67 0026 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 103:../src/stm32f3_discovery_l3gd20.c ****   ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
  68              		.loc 1 103 0
  69 0028 1343     		orrs	r3, r3, r2
  70 002a DAB2     		uxtb	r2, r3
  71              		.loc 1 104 0
  72 002c 7B68     		ldr	r3, [r7, #4]
  73 002e DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 103:../src/stm32f3_discovery_l3gd20.c ****   ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
  74              		.loc 1 103 0
  75 0030 1343     		orrs	r3, r3, r2
  76 0032 DAB2     		uxtb	r2, r3
  77 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
  78 0036 1343     		orrs	r3, r3, r2
  79 0038 DBB2     		uxtb	r3, r3
  80 003a FB73     		strb	r3, [r7, #15]
 105:../src/stm32f3_discovery_l3gd20.c ****   
 106:../src/stm32f3_discovery_l3gd20.c ****   ctrl4 |= (uint8_t) (L3GD20_InitStruct->BlockData_Update | L3GD20_InitStruct->Endianness | \
  81              		.loc 1 106 0
  82 003c 7B68     		ldr	r3, [r7, #4]
  83 003e 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
  84 0040 7B68     		ldr	r3, [r7, #4]
  85 0042 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
  86 0044 1343     		orrs	r3, r3, r2
  87 0046 DAB2     		uxtb	r2, r3
 107:../src/stm32f3_discovery_l3gd20.c ****                     L3GD20_InitStruct->Full_Scale);
  88              		.loc 1 107 0
  89 0048 7B68     		ldr	r3, [r7, #4]
  90 004a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 106:../src/stm32f3_discovery_l3gd20.c ****   ctrl4 |= (uint8_t) (L3GD20_InitStruct->BlockData_Update | L3GD20_InitStruct->Endianness | \
  91              		.loc 1 106 0
  92 004c 1343     		orrs	r3, r3, r2
  93 004e DAB2     		uxtb	r2, r3
  94 0050 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
  95 0052 1343     		orrs	r3, r3, r2
  96 0054 DBB2     		uxtb	r3, r3
  97 0056 BB73     		strb	r3, [r7, #14]
 108:../src/stm32f3_discovery_l3gd20.c ****                     
 109:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG1 regsister */
 110:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&ctrl1, L3GD20_CTRL_REG1_ADDR, 1);
  98              		.loc 1 110 0
  99 0058 07F10F03 		add	r3, r7, #15
 100 005c 1846     		mov	r0, r3
 101 005e 4FF02001 		mov	r1, #32
 102 0062 4FF00102 		mov	r2, #1
 103 0066 FFF7FEFF 		bl	L3GD20_Write
 111:../src/stm32f3_discovery_l3gd20.c ****   
 112:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG4 regsister */
 113:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&ctrl4, L3GD20_CTRL_REG4_ADDR, 1);
 104              		.loc 1 113 0
 105 006a 07F10E03 		add	r3, r7, #14
 106 006e 1846     		mov	r0, r3
 107 0070 4FF02301 		mov	r1, #35
 108 0074 4FF00102 		mov	r2, #1
 109 0078 FFF7FEFF 		bl	L3GD20_Write
 114:../src/stm32f3_discovery_l3gd20.c **** }
 110              		.loc 1 114 0
 111 007c 07F11007 		add	r7, r7, #16
 112 0080 BD46     		mov	sp, r7
 113 0082 80BD     		pop	{r7, pc}
 114              		.cfi_endproc
 115              	.LFE111:
 117              		.align	2
 118              		.global	L3GD20_RebootCmd
 119              		.thumb
 120              		.thumb_func
 122              	L3GD20_RebootCmd:
 123              	.LFB112:
 115:../src/stm32f3_discovery_l3gd20.c **** 
 116:../src/stm32f3_discovery_l3gd20.c **** /**
 117:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Reboot memory content of L3GD20
 118:../src/stm32f3_discovery_l3gd20.c ****   * @param  None
 119:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 120:../src/stm32f3_discovery_l3gd20.c ****   */
 121:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_RebootCmd(void)
 122:../src/stm32f3_discovery_l3gd20.c **** {
 124              		.loc 1 122 0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 8
 127              		@ frame_needed = 1, uses_anonymous_args = 0
 128 0084 80B5     		push	{r7, lr}
 129              	.LCFI3:
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 7, -8
 132              		.cfi_offset 14, -4
 133 0086 82B0     		sub	sp, sp, #8
 134              	.LCFI4:
 135              		.cfi_def_cfa_offset 16
 136 0088 00AF     		add	r7, sp, #0
 137              	.LCFI5:
 138              		.cfi_def_cfa_register 7
 123:../src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 124:../src/stm32f3_discovery_l3gd20.c ****   
 125:../src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG5 register */
 126:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 139              		.loc 1 126 0
 140 008a 07F10703 		add	r3, r7, #7
 141 008e 1846     		mov	r0, r3
 142 0090 4FF02401 		mov	r1, #36
 143 0094 4FF00102 		mov	r2, #1
 144 0098 FFF7FEFF 		bl	L3GD20_Read
 127:../src/stm32f3_discovery_l3gd20.c ****   
 128:../src/stm32f3_discovery_l3gd20.c ****   /* Enable or Disable the reboot memory */
 129:../src/stm32f3_discovery_l3gd20.c ****   tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 145              		.loc 1 129 0
 146 009c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 147 009e 63F07F03 		orn	r3, r3, #127
 148 00a2 DBB2     		uxtb	r3, r3
 149 00a4 FB71     		strb	r3, [r7, #7]
 130:../src/stm32f3_discovery_l3gd20.c ****   
 131:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG5 regsister */
 132:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 150              		.loc 1 132 0
 151 00a6 07F10703 		add	r3, r7, #7
 152 00aa 1846     		mov	r0, r3
 153 00ac 4FF02401 		mov	r1, #36
 154 00b0 4FF00102 		mov	r2, #1
 155 00b4 FFF7FEFF 		bl	L3GD20_Write
 133:../src/stm32f3_discovery_l3gd20.c **** }
 156              		.loc 1 133 0
 157 00b8 07F10807 		add	r7, r7, #8
 158 00bc BD46     		mov	sp, r7
 159 00be 80BD     		pop	{r7, pc}
 160              		.cfi_endproc
 161              	.LFE112:
 163              		.align	2
 164              		.global	L3GD20_INT1InterruptConfig
 165              		.thumb
 166              		.thumb_func
 168              	L3GD20_INT1InterruptConfig:
 169              	.LFB113:
 134:../src/stm32f3_discovery_l3gd20.c **** 
 135:../src/stm32f3_discovery_l3gd20.c **** /**
 136:../src/stm32f3_discovery_l3gd20.c ****   * @brief Set L3GD20 Interrupt configuration
 137:../src/stm32f3_discovery_l3gd20.c ****   * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
 138:../src/stm32f3_discovery_l3gd20.c ****   *         structure that contains the configuration setting for the L3GD20 Interrupt.
 139:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 140:../src/stm32f3_discovery_l3gd20.c ****   */
 141:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_INT1InterruptConfig(L3GD20_InterruptConfigTypeDef *L3GD20_IntConfigStruct)
 142:../src/stm32f3_discovery_l3gd20.c **** {
 170              		.loc 1 142 0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 16
 173              		@ frame_needed = 1, uses_anonymous_args = 0
 174 00c0 80B5     		push	{r7, lr}
 175              	.LCFI6:
 176              		.cfi_def_cfa_offset 8
 177              		.cfi_offset 7, -8
 178              		.cfi_offset 14, -4
 179 00c2 84B0     		sub	sp, sp, #16
 180              	.LCFI7:
 181              		.cfi_def_cfa_offset 24
 182 00c4 00AF     		add	r7, sp, #0
 183              	.LCFI8:
 184              		.cfi_def_cfa_register 7
 185 00c6 7860     		str	r0, [r7, #4]
 143:../src/stm32f3_discovery_l3gd20.c ****   uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 186              		.loc 1 143 0
 187 00c8 4FF00003 		mov	r3, #0
 188 00cc FB73     		strb	r3, [r7, #15]
 189 00ce 4FF00003 		mov	r3, #0
 190 00d2 BB73     		strb	r3, [r7, #14]
 144:../src/stm32f3_discovery_l3gd20.c ****   
 145:../src/stm32f3_discovery_l3gd20.c ****   /* Read INT1_CFG register */
 146:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 191              		.loc 1 146 0
 192 00d4 07F10F03 		add	r3, r7, #15
 193 00d8 1846     		mov	r0, r3
 194 00da 4FF03001 		mov	r1, #48
 195 00de 4FF00102 		mov	r2, #1
 196 00e2 FFF7FEFF 		bl	L3GD20_Read
 147:../src/stm32f3_discovery_l3gd20.c ****   
 148:../src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG3 register */
 149:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 197              		.loc 1 149 0
 198 00e6 07F10E03 		add	r3, r7, #14
 199 00ea 1846     		mov	r0, r3
 200 00ec 4FF02201 		mov	r1, #34
 201 00f0 4FF00102 		mov	r2, #1
 202 00f4 FFF7FEFF 		bl	L3GD20_Read
 150:../src/stm32f3_discovery_l3gd20.c ****   
 151:../src/stm32f3_discovery_l3gd20.c ****   ctrl_cfr &= 0x80;
 203              		.loc 1 151 0
 204 00f8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 205 00fa 23F07F03 		bic	r3, r3, #127
 206 00fe DBB2     		uxtb	r3, r3
 207 0100 FB73     		strb	r3, [r7, #15]
 152:../src/stm32f3_discovery_l3gd20.c ****   
 153:../src/stm32f3_discovery_l3gd20.c ****   ctrl3 &= 0xDF;
 208              		.loc 1 153 0
 209 0102 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 210 0104 23F02003 		bic	r3, r3, #32
 211 0108 DBB2     		uxtb	r3, r3
 212 010a BB73     		strb	r3, [r7, #14]
 154:../src/stm32f3_discovery_l3gd20.c ****   
 155:../src/stm32f3_discovery_l3gd20.c ****   /* Configure latch Interrupt request and axe interrupts */                   
 156:../src/stm32f3_discovery_l3gd20.c ****   ctrl_cfr |= (uint8_t)(L3GD20_IntConfigStruct->Latch_Request| \
 213              		.loc 1 156 0
 214 010c 7B68     		ldr	r3, [r7, #4]
 215 010e 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 157:../src/stm32f3_discovery_l3gd20.c ****                    L3GD20_IntConfigStruct->Interrupt_Axes);
 216              		.loc 1 157 0
 217 0110 7B68     		ldr	r3, [r7, #4]
 218 0112 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 156:../src/stm32f3_discovery_l3gd20.c ****   ctrl_cfr |= (uint8_t)(L3GD20_IntConfigStruct->Latch_Request| \
 219              		.loc 1 156 0
 220 0114 1343     		orrs	r3, r3, r2
 221 0116 DAB2     		uxtb	r2, r3
 222 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 223 011a 1343     		orrs	r3, r3, r2
 224 011c DBB2     		uxtb	r3, r3
 225 011e FB73     		strb	r3, [r7, #15]
 158:../src/stm32f3_discovery_l3gd20.c ****                    
 159:../src/stm32f3_discovery_l3gd20.c ****   ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
 226              		.loc 1 159 0
 227 0120 7B68     		ldr	r3, [r7, #4]
 228 0122 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 229 0124 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 230 0126 1343     		orrs	r3, r3, r2
 231 0128 DBB2     		uxtb	r3, r3
 232 012a BB73     		strb	r3, [r7, #14]
 160:../src/stm32f3_discovery_l3gd20.c ****   
 161:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS INT1_CFG register */
 162:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 233              		.loc 1 162 0
 234 012c 07F10F03 		add	r3, r7, #15
 235 0130 1846     		mov	r0, r3
 236 0132 4FF03001 		mov	r1, #48
 237 0136 4FF00102 		mov	r2, #1
 238 013a FFF7FEFF 		bl	L3GD20_Write
 163:../src/stm32f3_discovery_l3gd20.c ****   
 164:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG3 register */
 165:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 239              		.loc 1 165 0
 240 013e 07F10E03 		add	r3, r7, #14
 241 0142 1846     		mov	r0, r3
 242 0144 4FF02201 		mov	r1, #34
 243 0148 4FF00102 		mov	r2, #1
 244 014c FFF7FEFF 		bl	L3GD20_Write
 166:../src/stm32f3_discovery_l3gd20.c **** }
 245              		.loc 1 166 0
 246 0150 07F11007 		add	r7, r7, #16
 247 0154 BD46     		mov	sp, r7
 248 0156 80BD     		pop	{r7, pc}
 249              		.cfi_endproc
 250              	.LFE113:
 252              		.align	2
 253              		.global	L3GD20_INT1InterruptCmd
 254              		.thumb
 255              		.thumb_func
 257              	L3GD20_INT1InterruptCmd:
 258              	.LFB114:
 167:../src/stm32f3_discovery_l3gd20.c **** 
 168:../src/stm32f3_discovery_l3gd20.c **** /**
 169:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Enable or disable INT1 interrupt
 170:../src/stm32f3_discovery_l3gd20.c ****   * @param  InterruptState: State of INT1 Interrupt 
 171:../src/stm32f3_discovery_l3gd20.c ****   *      This parameter can be: 
 172:../src/stm32f3_discovery_l3gd20.c ****   *        @arg L3GD20_INT1INTERRUPT_DISABLE
 173:../src/stm32f3_discovery_l3gd20.c ****   *        @arg L3GD20_INT1INTERRUPT_ENABLE    
 174:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 175:../src/stm32f3_discovery_l3gd20.c ****   */
 176:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_INT1InterruptCmd(uint8_t InterruptState)
 177:../src/stm32f3_discovery_l3gd20.c **** {  
 259              		.loc 1 177 0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 16
 262              		@ frame_needed = 1, uses_anonymous_args = 0
 263 0158 80B5     		push	{r7, lr}
 264              	.LCFI9:
 265              		.cfi_def_cfa_offset 8
 266              		.cfi_offset 7, -8
 267              		.cfi_offset 14, -4
 268 015a 84B0     		sub	sp, sp, #16
 269              	.LCFI10:
 270              		.cfi_def_cfa_offset 24
 271 015c 00AF     		add	r7, sp, #0
 272              	.LCFI11:
 273              		.cfi_def_cfa_register 7
 274 015e 0346     		mov	r3, r0
 275 0160 FB71     		strb	r3, [r7, #7]
 178:../src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 179:../src/stm32f3_discovery_l3gd20.c ****   
 180:../src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG3 register */
 181:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 276              		.loc 1 181 0
 277 0162 07F10F03 		add	r3, r7, #15
 278 0166 1846     		mov	r0, r3
 279 0168 4FF02201 		mov	r1, #34
 280 016c 4FF00102 		mov	r2, #1
 281 0170 FFF7FEFF 		bl	L3GD20_Read
 182:../src/stm32f3_discovery_l3gd20.c ****                   
 183:../src/stm32f3_discovery_l3gd20.c ****   tmpreg &= 0x7F;	
 282              		.loc 1 183 0
 283 0174 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 284 0176 03F07F03 		and	r3, r3, #127
 285 017a DBB2     		uxtb	r3, r3
 286 017c FB73     		strb	r3, [r7, #15]
 184:../src/stm32f3_discovery_l3gd20.c ****   tmpreg |= InterruptState;
 287              		.loc 1 184 0
 288 017e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 289 0180 FB79     		ldrb	r3, [r7, #7]
 290 0182 1343     		orrs	r3, r3, r2
 291 0184 DBB2     		uxtb	r3, r3
 292 0186 FB73     		strb	r3, [r7, #15]
 185:../src/stm32f3_discovery_l3gd20.c ****   
 186:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG3 regsister */
 187:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 293              		.loc 1 187 0
 294 0188 07F10F03 		add	r3, r7, #15
 295 018c 1846     		mov	r0, r3
 296 018e 4FF02201 		mov	r1, #34
 297 0192 4FF00102 		mov	r2, #1
 298 0196 FFF7FEFF 		bl	L3GD20_Write
 188:../src/stm32f3_discovery_l3gd20.c **** }
 299              		.loc 1 188 0
 300 019a 07F11007 		add	r7, r7, #16
 301 019e BD46     		mov	sp, r7
 302 01a0 80BD     		pop	{r7, pc}
 303              		.cfi_endproc
 304              	.LFE114:
 306 01a2 00BF     		.align	2
 307              		.global	L3GD20_INT2InterruptCmd
 308              		.thumb
 309              		.thumb_func
 311              	L3GD20_INT2InterruptCmd:
 312              	.LFB115:
 189:../src/stm32f3_discovery_l3gd20.c **** 
 190:../src/stm32f3_discovery_l3gd20.c **** /**
 191:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Enable or disable INT2 interrupt
 192:../src/stm32f3_discovery_l3gd20.c ****   * @param  InterruptState: State of INT1 Interrupt 
 193:../src/stm32f3_discovery_l3gd20.c ****   *      This parameter can be: 
 194:../src/stm32f3_discovery_l3gd20.c ****   *        @arg L3GD20_INT2INTERRUPT_DISABLE
 195:../src/stm32f3_discovery_l3gd20.c ****   *        @arg L3GD20_INT2INTERRUPT_ENABLE    
 196:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 197:../src/stm32f3_discovery_l3gd20.c ****   */
 198:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_INT2InterruptCmd(uint8_t InterruptState)
 199:../src/stm32f3_discovery_l3gd20.c **** {  
 313              		.loc 1 199 0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 16
 316              		@ frame_needed = 1, uses_anonymous_args = 0
 317 01a4 80B5     		push	{r7, lr}
 318              	.LCFI12:
 319              		.cfi_def_cfa_offset 8
 320              		.cfi_offset 7, -8
 321              		.cfi_offset 14, -4
 322 01a6 84B0     		sub	sp, sp, #16
 323              	.LCFI13:
 324              		.cfi_def_cfa_offset 24
 325 01a8 00AF     		add	r7, sp, #0
 326              	.LCFI14:
 327              		.cfi_def_cfa_register 7
 328 01aa 0346     		mov	r3, r0
 329 01ac FB71     		strb	r3, [r7, #7]
 200:../src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 201:../src/stm32f3_discovery_l3gd20.c ****   
 202:../src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG3 register */
 203:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 330              		.loc 1 203 0
 331 01ae 07F10F03 		add	r3, r7, #15
 332 01b2 1846     		mov	r0, r3
 333 01b4 4FF02201 		mov	r1, #34
 334 01b8 4FF00102 		mov	r2, #1
 335 01bc FFF7FEFF 		bl	L3GD20_Read
 204:../src/stm32f3_discovery_l3gd20.c ****                   
 205:../src/stm32f3_discovery_l3gd20.c ****   tmpreg &= 0xF7;	
 336              		.loc 1 205 0
 337 01c0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 338 01c2 23F00803 		bic	r3, r3, #8
 339 01c6 DBB2     		uxtb	r3, r3
 340 01c8 FB73     		strb	r3, [r7, #15]
 206:../src/stm32f3_discovery_l3gd20.c ****   tmpreg |= InterruptState;
 341              		.loc 1 206 0
 342 01ca FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 343 01cc FB79     		ldrb	r3, [r7, #7]
 344 01ce 1343     		orrs	r3, r3, r2
 345 01d0 DBB2     		uxtb	r3, r3
 346 01d2 FB73     		strb	r3, [r7, #15]
 207:../src/stm32f3_discovery_l3gd20.c ****   
 208:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG3 regsister */
 209:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 347              		.loc 1 209 0
 348 01d4 07F10F03 		add	r3, r7, #15
 349 01d8 1846     		mov	r0, r3
 350 01da 4FF02201 		mov	r1, #34
 351 01de 4FF00102 		mov	r2, #1
 352 01e2 FFF7FEFF 		bl	L3GD20_Write
 210:../src/stm32f3_discovery_l3gd20.c **** }
 353              		.loc 1 210 0
 354 01e6 07F11007 		add	r7, r7, #16
 355 01ea BD46     		mov	sp, r7
 356 01ec 80BD     		pop	{r7, pc}
 357              		.cfi_endproc
 358              	.LFE115:
 360 01ee 00BF     		.align	2
 361              		.global	L3GD20_FilterConfig
 362              		.thumb
 363              		.thumb_func
 365              	L3GD20_FilterConfig:
 366              	.LFB116:
 211:../src/stm32f3_discovery_l3gd20.c **** 
 212:../src/stm32f3_discovery_l3gd20.c **** /**
 213:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Set High Pass Filter Modality
 214:../src/stm32f3_discovery_l3gd20.c ****   * @param  L3GD20_FilterStruct: pointer to a L3GD20_FilterConfigTypeDef structure 
 215:../src/stm32f3_discovery_l3gd20.c ****   *         that contains the configuration setting for the L3GD20.        
 216:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 217:../src/stm32f3_discovery_l3gd20.c ****   */
 218:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_FilterConfig(L3GD20_FilterConfigTypeDef *L3GD20_FilterStruct) 
 219:../src/stm32f3_discovery_l3gd20.c **** {
 367              		.loc 1 219 0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 16
 370              		@ frame_needed = 1, uses_anonymous_args = 0
 371 01f0 80B5     		push	{r7, lr}
 372              	.LCFI15:
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 7, -8
 375              		.cfi_offset 14, -4
 376 01f2 84B0     		sub	sp, sp, #16
 377              	.LCFI16:
 378              		.cfi_def_cfa_offset 24
 379 01f4 00AF     		add	r7, sp, #0
 380              	.LCFI17:
 381              		.cfi_def_cfa_register 7
 382 01f6 7860     		str	r0, [r7, #4]
 220:../src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 221:../src/stm32f3_discovery_l3gd20.c ****   
 222:../src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG2 register */
 223:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 383              		.loc 1 223 0
 384 01f8 07F10F03 		add	r3, r7, #15
 385 01fc 1846     		mov	r0, r3
 386 01fe 4FF02101 		mov	r1, #33
 387 0202 4FF00102 		mov	r2, #1
 388 0206 FFF7FEFF 		bl	L3GD20_Read
 224:../src/stm32f3_discovery_l3gd20.c ****   
 225:../src/stm32f3_discovery_l3gd20.c ****   tmpreg &= 0xC0;
 389              		.loc 1 225 0
 390 020a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 391 020c 23F03F03 		bic	r3, r3, #63
 392 0210 DBB2     		uxtb	r3, r3
 393 0212 FB73     		strb	r3, [r7, #15]
 226:../src/stm32f3_discovery_l3gd20.c ****   
 227:../src/stm32f3_discovery_l3gd20.c ****   /* Configure MEMS: mode and cutoff frquency */
 228:../src/stm32f3_discovery_l3gd20.c ****   tmpreg |= (uint8_t) (L3GD20_FilterStruct->HighPassFilter_Mode_Selection |\
 394              		.loc 1 228 0
 395 0214 7B68     		ldr	r3, [r7, #4]
 396 0216 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 229:../src/stm32f3_discovery_l3gd20.c ****                       L3GD20_FilterStruct->HighPassFilter_CutOff_Frequency);                       
 397              		.loc 1 229 0
 398 0218 7B68     		ldr	r3, [r7, #4]
 399 021a 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 228:../src/stm32f3_discovery_l3gd20.c ****   tmpreg |= (uint8_t) (L3GD20_FilterStruct->HighPassFilter_Mode_Selection |\
 400              		.loc 1 228 0
 401 021c 1343     		orrs	r3, r3, r2
 402 021e DAB2     		uxtb	r2, r3
 403 0220 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 404 0222 1343     		orrs	r3, r3, r2
 405 0224 DBB2     		uxtb	r3, r3
 406 0226 FB73     		strb	r3, [r7, #15]
 230:../src/stm32f3_discovery_l3gd20.c **** 
 231:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG2 regsister */
 232:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 407              		.loc 1 232 0
 408 0228 07F10F03 		add	r3, r7, #15
 409 022c 1846     		mov	r0, r3
 410 022e 4FF02101 		mov	r1, #33
 411 0232 4FF00102 		mov	r2, #1
 412 0236 FFF7FEFF 		bl	L3GD20_Write
 233:../src/stm32f3_discovery_l3gd20.c **** }
 413              		.loc 1 233 0
 414 023a 07F11007 		add	r7, r7, #16
 415 023e BD46     		mov	sp, r7
 416 0240 80BD     		pop	{r7, pc}
 417              		.cfi_endproc
 418              	.LFE116:
 420 0242 00BF     		.align	2
 421              		.global	L3GD20_FilterCmd
 422              		.thumb
 423              		.thumb_func
 425              	L3GD20_FilterCmd:
 426              	.LFB117:
 234:../src/stm32f3_discovery_l3gd20.c **** 
 235:../src/stm32f3_discovery_l3gd20.c **** /**
 236:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Enable or Disable High Pass Filter
 237:../src/stm32f3_discovery_l3gd20.c ****   * @param  HighPassFilterState: new state of the High Pass Filter feature.
 238:../src/stm32f3_discovery_l3gd20.c ****   *      This parameter can be: 
 239:../src/stm32f3_discovery_l3gd20.c ****   *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
 240:../src/stm32f3_discovery_l3gd20.c ****   *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
 241:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 242:../src/stm32f3_discovery_l3gd20.c ****   */
 243:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_FilterCmd(uint8_t HighPassFilterState)
 244:../src/stm32f3_discovery_l3gd20.c ****  {
 427              		.loc 1 244 0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 16
 430              		@ frame_needed = 1, uses_anonymous_args = 0
 431 0244 80B5     		push	{r7, lr}
 432              	.LCFI18:
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 7, -8
 435              		.cfi_offset 14, -4
 436 0246 84B0     		sub	sp, sp, #16
 437              	.LCFI19:
 438              		.cfi_def_cfa_offset 24
 439 0248 00AF     		add	r7, sp, #0
 440              	.LCFI20:
 441              		.cfi_def_cfa_register 7
 442 024a 0346     		mov	r3, r0
 443 024c FB71     		strb	r3, [r7, #7]
 245:../src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 246:../src/stm32f3_discovery_l3gd20.c ****   
 247:../src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG5 register */
 248:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 444              		.loc 1 248 0
 445 024e 07F10F03 		add	r3, r7, #15
 446 0252 1846     		mov	r0, r3
 447 0254 4FF02401 		mov	r1, #36
 448 0258 4FF00102 		mov	r2, #1
 449 025c FFF7FEFF 		bl	L3GD20_Read
 249:../src/stm32f3_discovery_l3gd20.c ****                   
 250:../src/stm32f3_discovery_l3gd20.c ****   tmpreg &= 0xEF;
 450              		.loc 1 250 0
 451 0260 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 452 0262 23F01003 		bic	r3, r3, #16
 453 0266 DBB2     		uxtb	r3, r3
 454 0268 FB73     		strb	r3, [r7, #15]
 251:../src/stm32f3_discovery_l3gd20.c **** 
 252:../src/stm32f3_discovery_l3gd20.c ****   tmpreg |= HighPassFilterState;
 455              		.loc 1 252 0
 456 026a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 457 026c FB79     		ldrb	r3, [r7, #7]
 458 026e 1343     		orrs	r3, r3, r2
 459 0270 DBB2     		uxtb	r3, r3
 460 0272 FB73     		strb	r3, [r7, #15]
 253:../src/stm32f3_discovery_l3gd20.c **** 
 254:../src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG5 regsister */
 255:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 461              		.loc 1 255 0
 462 0274 07F10F03 		add	r3, r7, #15
 463 0278 1846     		mov	r0, r3
 464 027a 4FF02401 		mov	r1, #36
 465 027e 4FF00102 		mov	r2, #1
 466 0282 FFF7FEFF 		bl	L3GD20_Write
 256:../src/stm32f3_discovery_l3gd20.c **** }
 467              		.loc 1 256 0
 468 0286 07F11007 		add	r7, r7, #16
 469 028a BD46     		mov	sp, r7
 470 028c 80BD     		pop	{r7, pc}
 471              		.cfi_endproc
 472              	.LFE117:
 474 028e 00BF     		.align	2
 475              		.global	L3GD20_GetDataStatus
 476              		.thumb
 477              		.thumb_func
 479              	L3GD20_GetDataStatus:
 480              	.LFB118:
 257:../src/stm32f3_discovery_l3gd20.c **** 
 258:../src/stm32f3_discovery_l3gd20.c **** /**
 259:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Get status for L3GD20 data
 260:../src/stm32f3_discovery_l3gd20.c ****   * @param  None         
 261:../src/stm32f3_discovery_l3gd20.c ****   * @retval Data status in a L3GD20 Data
 262:../src/stm32f3_discovery_l3gd20.c ****   */
 263:../src/stm32f3_discovery_l3gd20.c **** uint8_t L3GD20_GetDataStatus(void)
 264:../src/stm32f3_discovery_l3gd20.c **** {
 481              		.loc 1 264 0
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 8
 484              		@ frame_needed = 1, uses_anonymous_args = 0
 485 0290 80B5     		push	{r7, lr}
 486              	.LCFI21:
 487              		.cfi_def_cfa_offset 8
 488              		.cfi_offset 7, -8
 489              		.cfi_offset 14, -4
 490 0292 82B0     		sub	sp, sp, #8
 491              	.LCFI22:
 492              		.cfi_def_cfa_offset 16
 493 0294 00AF     		add	r7, sp, #0
 494              	.LCFI23:
 495              		.cfi_def_cfa_register 7
 265:../src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 266:../src/stm32f3_discovery_l3gd20.c ****   
 267:../src/stm32f3_discovery_l3gd20.c ****   /* Read STATUS_REG register */
 268:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_STATUS_REG_ADDR, 1);
 496              		.loc 1 268 0
 497 0296 07F10703 		add	r3, r7, #7
 498 029a 1846     		mov	r0, r3
 499 029c 4FF02701 		mov	r1, #39
 500 02a0 4FF00102 		mov	r2, #1
 501 02a4 FFF7FEFF 		bl	L3GD20_Read
 269:../src/stm32f3_discovery_l3gd20.c ****                   
 270:../src/stm32f3_discovery_l3gd20.c ****   return tmpreg;
 502              		.loc 1 270 0
 503 02a8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 271:../src/stm32f3_discovery_l3gd20.c **** }
 504              		.loc 1 271 0
 505 02aa 1846     		mov	r0, r3
 506 02ac 07F10807 		add	r7, r7, #8
 507 02b0 BD46     		mov	sp, r7
 508 02b2 80BD     		pop	{r7, pc}
 509              		.cfi_endproc
 510              	.LFE118:
 512              		.align	2
 513              		.global	L3GD20_Write
 514              		.thumb
 515              		.thumb_func
 517              	L3GD20_Write:
 518              	.LFB119:
 272:../src/stm32f3_discovery_l3gd20.c **** 
 273:../src/stm32f3_discovery_l3gd20.c **** /**
 274:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Writes one byte to the L3GD20.
 275:../src/stm32f3_discovery_l3gd20.c ****   * @param  pBuffer : pointer to the buffer  containing the data to be written to the L3GD20.
 276:../src/stm32f3_discovery_l3gd20.c ****   * @param  WriteAddr : L3GD20's internal address to write to.
 277:../src/stm32f3_discovery_l3gd20.c ****   * @param  NumByteToWrite: Number of bytes to write.
 278:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 279:../src/stm32f3_discovery_l3gd20.c ****   */
 280:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
 281:../src/stm32f3_discovery_l3gd20.c **** {
 519              		.loc 1 281 0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 8
 522              		@ frame_needed = 1, uses_anonymous_args = 0
 523 02b4 80B5     		push	{r7, lr}
 524              	.LCFI24:
 525              		.cfi_def_cfa_offset 8
 526              		.cfi_offset 7, -8
 527              		.cfi_offset 14, -4
 528 02b6 82B0     		sub	sp, sp, #8
 529              	.LCFI25:
 530              		.cfi_def_cfa_offset 16
 531 02b8 00AF     		add	r7, sp, #0
 532              	.LCFI26:
 533              		.cfi_def_cfa_register 7
 534 02ba 7860     		str	r0, [r7, #4]
 535 02bc 1346     		mov	r3, r2
 536 02be 0A46     		mov	r2, r1
 537 02c0 FA70     		strb	r2, [r7, #3]
 538 02c2 3B80     		strh	r3, [r7, #0]	@ movhi
 282:../src/stm32f3_discovery_l3gd20.c ****   /* Configure the MS bit: 
 283:../src/stm32f3_discovery_l3gd20.c ****        - When 0, the address will remain unchanged in multiple read/write commands.
 284:../src/stm32f3_discovery_l3gd20.c ****        - When 1, the address will be auto incremented in multiple read/write commands.
 285:../src/stm32f3_discovery_l3gd20.c ****   */
 286:../src/stm32f3_discovery_l3gd20.c ****   if(NumByteToWrite > 0x01)
 539              		.loc 1 286 0
 540 02c4 3B88     		ldrh	r3, [r7, #0]
 541 02c6 012B     		cmp	r3, #1
 542 02c8 03D9     		bls	.L11
 287:../src/stm32f3_discovery_l3gd20.c ****   {
 288:../src/stm32f3_discovery_l3gd20.c ****     WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 543              		.loc 1 288 0
 544 02ca FB78     		ldrb	r3, [r7, #3]
 545 02cc 43F04003 		orr	r3, r3, #64
 546 02d0 FB70     		strb	r3, [r7, #3]
 547              	.L11:
 289:../src/stm32f3_discovery_l3gd20.c ****   }
 290:../src/stm32f3_discovery_l3gd20.c ****   /* Set chip select Low at the start of the transmission */
 291:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_CS_LOW();
 548              		.loc 1 291 0
 549 02d2 4FF48050 		mov	r0, #4096
 550 02d6 C4F60000 		movt	r0, 18432
 551 02da 4FF00801 		mov	r1, #8
 552 02de FFF7FEFF 		bl	GPIO_ResetBits
 292:../src/stm32f3_discovery_l3gd20.c ****   
 293:../src/stm32f3_discovery_l3gd20.c ****   /* Send the Address of the indexed register */
 294:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_SendByte(WriteAddr);
 553              		.loc 1 294 0
 554 02e2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 555 02e4 1846     		mov	r0, r3
 556 02e6 00F03FF9 		bl	L3GD20_SendByte
 295:../src/stm32f3_discovery_l3gd20.c ****   /* Send the data that will be written into the device (MSB First) */
 296:../src/stm32f3_discovery_l3gd20.c ****   while(NumByteToWrite >= 0x01)
 557              		.loc 1 296 0
 558 02ea 0CE0     		b	.L12
 559              	.L13:
 297:../src/stm32f3_discovery_l3gd20.c ****   {
 298:../src/stm32f3_discovery_l3gd20.c ****     L3GD20_SendByte(*pBuffer);
 560              		.loc 1 298 0
 561 02ec 7B68     		ldr	r3, [r7, #4]
 562 02ee 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 563 02f0 1846     		mov	r0, r3
 564 02f2 00F039F9 		bl	L3GD20_SendByte
 299:../src/stm32f3_discovery_l3gd20.c ****     NumByteToWrite--;
 565              		.loc 1 299 0
 566 02f6 3B88     		ldrh	r3, [r7, #0]	@ movhi
 567 02f8 03F1FF33 		add	r3, r3, #-1
 568 02fc 3B80     		strh	r3, [r7, #0]	@ movhi
 300:../src/stm32f3_discovery_l3gd20.c ****     pBuffer++;
 569              		.loc 1 300 0
 570 02fe 7B68     		ldr	r3, [r7, #4]
 571 0300 03F10103 		add	r3, r3, #1
 572 0304 7B60     		str	r3, [r7, #4]
 573              	.L12:
 296:../src/stm32f3_discovery_l3gd20.c ****   while(NumByteToWrite >= 0x01)
 574              		.loc 1 296 0 discriminator 1
 575 0306 3B88     		ldrh	r3, [r7, #0]
 576 0308 002B     		cmp	r3, #0
 577 030a EFD1     		bne	.L13
 301:../src/stm32f3_discovery_l3gd20.c ****   }
 302:../src/stm32f3_discovery_l3gd20.c ****   
 303:../src/stm32f3_discovery_l3gd20.c ****   /* Set chip select High at the end of the transmission */ 
 304:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_CS_HIGH();
 578              		.loc 1 304 0
 579 030c 4FF48050 		mov	r0, #4096
 580 0310 C4F60000 		movt	r0, 18432
 581 0314 4FF00801 		mov	r1, #8
 582 0318 FFF7FEFF 		bl	GPIO_SetBits
 305:../src/stm32f3_discovery_l3gd20.c **** }
 583              		.loc 1 305 0
 584 031c 07F10807 		add	r7, r7, #8
 585 0320 BD46     		mov	sp, r7
 586 0322 80BD     		pop	{r7, pc}
 587              		.cfi_endproc
 588              	.LFE119:
 590              		.align	2
 591              		.global	L3GD20_Read
 592              		.thumb
 593              		.thumb_func
 595              	L3GD20_Read:
 596              	.LFB120:
 306:../src/stm32f3_discovery_l3gd20.c **** 
 307:../src/stm32f3_discovery_l3gd20.c **** /**
 308:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Reads a block of data from the L3GD20.
 309:../src/stm32f3_discovery_l3gd20.c ****   * @param  pBuffer : pointer to the buffer that receives the data read from the L3GD20.
 310:../src/stm32f3_discovery_l3gd20.c ****   * @param  ReadAddr : L3GD20's internal address to read from.
 311:../src/stm32f3_discovery_l3gd20.c ****   * @param  NumByteToRead : number of bytes to read from the L3GD20.
 312:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 313:../src/stm32f3_discovery_l3gd20.c ****   */
 314:../src/stm32f3_discovery_l3gd20.c **** void L3GD20_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
 315:../src/stm32f3_discovery_l3gd20.c **** {  
 597              		.loc 1 315 0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 8
 600              		@ frame_needed = 1, uses_anonymous_args = 0
 601 0324 80B5     		push	{r7, lr}
 602              	.LCFI27:
 603              		.cfi_def_cfa_offset 8
 604              		.cfi_offset 7, -8
 605              		.cfi_offset 14, -4
 606 0326 82B0     		sub	sp, sp, #8
 607              	.LCFI28:
 608              		.cfi_def_cfa_offset 16
 609 0328 00AF     		add	r7, sp, #0
 610              	.LCFI29:
 611              		.cfi_def_cfa_register 7
 612 032a 7860     		str	r0, [r7, #4]
 613 032c 1346     		mov	r3, r2
 614 032e 0A46     		mov	r2, r1
 615 0330 FA70     		strb	r2, [r7, #3]
 616 0332 3B80     		strh	r3, [r7, #0]	@ movhi
 316:../src/stm32f3_discovery_l3gd20.c ****   if(NumByteToRead > 0x01)
 617              		.loc 1 316 0
 618 0334 3B88     		ldrh	r3, [r7, #0]
 619 0336 012B     		cmp	r3, #1
 620 0338 04D9     		bls	.L15
 317:../src/stm32f3_discovery_l3gd20.c ****   {
 318:../src/stm32f3_discovery_l3gd20.c ****     ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 621              		.loc 1 318 0
 622 033a FB78     		ldrb	r3, [r7, #3]
 623 033c 63F03F03 		orn	r3, r3, #63
 624 0340 FB70     		strb	r3, [r7, #3]
 625 0342 03E0     		b	.L16
 626              	.L15:
 319:../src/stm32f3_discovery_l3gd20.c ****   }
 320:../src/stm32f3_discovery_l3gd20.c ****   else
 321:../src/stm32f3_discovery_l3gd20.c ****   {
 322:../src/stm32f3_discovery_l3gd20.c ****     ReadAddr |= (uint8_t)READWRITE_CMD;
 627              		.loc 1 322 0
 628 0344 FB78     		ldrb	r3, [r7, #3]
 629 0346 63F07F03 		orn	r3, r3, #127
 630 034a FB70     		strb	r3, [r7, #3]
 631              	.L16:
 323:../src/stm32f3_discovery_l3gd20.c ****   }
 324:../src/stm32f3_discovery_l3gd20.c ****   /* Set chip select Low at the start of the transmission */
 325:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_CS_LOW();
 632              		.loc 1 325 0
 633 034c 4FF48050 		mov	r0, #4096
 634 0350 C4F60000 		movt	r0, 18432
 635 0354 4FF00801 		mov	r1, #8
 636 0358 FFF7FEFF 		bl	GPIO_ResetBits
 326:../src/stm32f3_discovery_l3gd20.c ****   
 327:../src/stm32f3_discovery_l3gd20.c ****   /* Send the Address of the indexed register */
 328:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_SendByte(ReadAddr);
 637              		.loc 1 328 0
 638 035c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 639 035e 1846     		mov	r0, r3
 640 0360 00F002F9 		bl	L3GD20_SendByte
 329:../src/stm32f3_discovery_l3gd20.c ****   
 330:../src/stm32f3_discovery_l3gd20.c ****   /* Receive the data that will be read from the device (MSB First) */
 331:../src/stm32f3_discovery_l3gd20.c ****   while(NumByteToRead > 0x00)
 641              		.loc 1 331 0
 642 0364 0FE0     		b	.L17
 643              	.L18:
 332:../src/stm32f3_discovery_l3gd20.c ****   {
 333:../src/stm32f3_discovery_l3gd20.c ****     /* Send dummy byte (0x00) to generate the SPI clock to L3GD20 (Slave device) */
 334:../src/stm32f3_discovery_l3gd20.c ****     *pBuffer = L3GD20_SendByte(DUMMY_BYTE);
 644              		.loc 1 334 0
 645 0366 4FF00000 		mov	r0, #0
 646 036a 00F0FDF8 		bl	L3GD20_SendByte
 647 036e 0346     		mov	r3, r0
 648 0370 1A46     		mov	r2, r3
 649 0372 7B68     		ldr	r3, [r7, #4]
 650 0374 1A70     		strb	r2, [r3, #0]
 335:../src/stm32f3_discovery_l3gd20.c ****     NumByteToRead--;
 651              		.loc 1 335 0
 652 0376 3B88     		ldrh	r3, [r7, #0]	@ movhi
 653 0378 03F1FF33 		add	r3, r3, #-1
 654 037c 3B80     		strh	r3, [r7, #0]	@ movhi
 336:../src/stm32f3_discovery_l3gd20.c ****     pBuffer++;
 655              		.loc 1 336 0
 656 037e 7B68     		ldr	r3, [r7, #4]
 657 0380 03F10103 		add	r3, r3, #1
 658 0384 7B60     		str	r3, [r7, #4]
 659              	.L17:
 331:../src/stm32f3_discovery_l3gd20.c ****   while(NumByteToRead > 0x00)
 660              		.loc 1 331 0 discriminator 1
 661 0386 3B88     		ldrh	r3, [r7, #0]
 662 0388 002B     		cmp	r3, #0
 663 038a ECD1     		bne	.L18
 337:../src/stm32f3_discovery_l3gd20.c ****   }
 338:../src/stm32f3_discovery_l3gd20.c ****   
 339:../src/stm32f3_discovery_l3gd20.c ****   /* Set chip select High at the end of the transmission */ 
 340:../src/stm32f3_discovery_l3gd20.c ****   L3GD20_CS_HIGH();
 664              		.loc 1 340 0
 665 038c 4FF48050 		mov	r0, #4096
 666 0390 C4F60000 		movt	r0, 18432
 667 0394 4FF00801 		mov	r1, #8
 668 0398 FFF7FEFF 		bl	GPIO_SetBits
 341:../src/stm32f3_discovery_l3gd20.c **** }  
 669              		.loc 1 341 0
 670 039c 07F10807 		add	r7, r7, #8
 671 03a0 BD46     		mov	sp, r7
 672 03a2 80BD     		pop	{r7, pc}
 673              		.cfi_endproc
 674              	.LFE120:
 676              		.align	2
 677              		.thumb
 678              		.thumb_func
 680              	L3GD20_LowLevel_Init:
 681              	.LFB121:
 342:../src/stm32f3_discovery_l3gd20.c **** /**
 343:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Initializes the low level interface used to drive the L3GD20
 344:../src/stm32f3_discovery_l3gd20.c ****   * @param  None
 345:../src/stm32f3_discovery_l3gd20.c ****   * @retval None
 346:../src/stm32f3_discovery_l3gd20.c ****   */
 347:../src/stm32f3_discovery_l3gd20.c **** static void L3GD20_LowLevel_Init(void)
 348:../src/stm32f3_discovery_l3gd20.c **** {
 682              		.loc 1 348 0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 32
 685              		@ frame_needed = 1, uses_anonymous_args = 0
 686 03a4 80B5     		push	{r7, lr}
 687              	.LCFI30:
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 7, -8
 690              		.cfi_offset 14, -4
 691 03a6 88B0     		sub	sp, sp, #32
 692              	.LCFI31:
 693              		.cfi_def_cfa_offset 40
 694 03a8 00AF     		add	r7, sp, #0
 695              	.LCFI32:
 696              		.cfi_def_cfa_register 7
 349:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitTypeDef GPIO_InitStructure;
 350:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitTypeDef  SPI_InitStructure;
 351:../src/stm32f3_discovery_l3gd20.c **** 
 352:../src/stm32f3_discovery_l3gd20.c ****   /* Enable the SPI periph */
 353:../src/stm32f3_discovery_l3gd20.c ****   RCC_APB2PeriphClockCmd(L3GD20_SPI_CLK, ENABLE);
 697              		.loc 1 353 0
 698 03aa 4FF48050 		mov	r0, #4096
 699 03ae 4FF00101 		mov	r1, #1
 700 03b2 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 354:../src/stm32f3_discovery_l3gd20.c **** 
 355:../src/stm32f3_discovery_l3gd20.c ****   /* Enable SCK, MOSI and MISO GPIO clocks */
 356:../src/stm32f3_discovery_l3gd20.c ****   RCC_AHBPeriphClockCmd(L3GD20_SPI_SCK_GPIO_CLK | L3GD20_SPI_MISO_GPIO_CLK | L3GD20_SPI_MOSI_GPIO_C
 701              		.loc 1 356 0
 702 03b6 4FF40030 		mov	r0, #131072
 703 03ba 4FF00101 		mov	r1, #1
 704 03be FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 357:../src/stm32f3_discovery_l3gd20.c **** 
 358:../src/stm32f3_discovery_l3gd20.c ****   /* Enable CS  GPIO clock */
 359:../src/stm32f3_discovery_l3gd20.c ****   RCC_AHBPeriphClockCmd(L3GD20_SPI_CS_GPIO_CLK, ENABLE);
 705              		.loc 1 359 0
 706 03c2 4FF40010 		mov	r0, #2097152
 707 03c6 4FF00101 		mov	r1, #1
 708 03ca FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 360:../src/stm32f3_discovery_l3gd20.c ****   
 361:../src/stm32f3_discovery_l3gd20.c ****   /* Enable INT1 GPIO clock */
 362:../src/stm32f3_discovery_l3gd20.c ****   RCC_AHBPeriphClockCmd(L3GD20_SPI_INT1_GPIO_CLK, ENABLE);
 709              		.loc 1 362 0
 710 03ce 4FF40010 		mov	r0, #2097152
 711 03d2 4FF00101 		mov	r1, #1
 712 03d6 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 363:../src/stm32f3_discovery_l3gd20.c ****   
 364:../src/stm32f3_discovery_l3gd20.c ****   /* Enable INT2 GPIO clock */
 365:../src/stm32f3_discovery_l3gd20.c ****   RCC_AHBPeriphClockCmd(L3GD20_SPI_INT2_GPIO_CLK, ENABLE);
 713              		.loc 1 365 0
 714 03da 4FF40010 		mov	r0, #2097152
 715 03de 4FF00101 		mov	r1, #1
 716 03e2 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 366:../src/stm32f3_discovery_l3gd20.c **** 
 367:../src/stm32f3_discovery_l3gd20.c ****   GPIO_PinAFConfig(L3GD20_SPI_SCK_GPIO_PORT, L3GD20_SPI_SCK_SOURCE, L3GD20_SPI_SCK_AF);
 717              		.loc 1 367 0
 718 03e6 4FF09040 		mov	r0, #1207959552
 719 03ea 4FF00501 		mov	r1, #5
 720 03ee 4FF00502 		mov	r2, #5
 721 03f2 FFF7FEFF 		bl	GPIO_PinAFConfig
 368:../src/stm32f3_discovery_l3gd20.c ****   GPIO_PinAFConfig(L3GD20_SPI_MISO_GPIO_PORT, L3GD20_SPI_MISO_SOURCE, L3GD20_SPI_MISO_AF);
 722              		.loc 1 368 0
 723 03f6 4FF09040 		mov	r0, #1207959552
 724 03fa 4FF00601 		mov	r1, #6
 725 03fe 4FF00502 		mov	r2, #5
 726 0402 FFF7FEFF 		bl	GPIO_PinAFConfig
 369:../src/stm32f3_discovery_l3gd20.c ****   GPIO_PinAFConfig(L3GD20_SPI_MOSI_GPIO_PORT, L3GD20_SPI_MOSI_SOURCE, L3GD20_SPI_MOSI_AF);
 727              		.loc 1 369 0
 728 0406 4FF09040 		mov	r0, #1207959552
 729 040a 4FF00701 		mov	r1, #7
 730 040e 4FF00502 		mov	r2, #5
 731 0412 FFF7FEFF 		bl	GPIO_PinAFConfig
 370:../src/stm32f3_discovery_l3gd20.c **** 
 371:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 732              		.loc 1 371 0
 733 0416 4FF00203 		mov	r3, #2
 734 041a 3B77     		strb	r3, [r7, #28]
 372:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 735              		.loc 1 372 0
 736 041c 4FF00003 		mov	r3, #0
 737 0420 BB77     		strb	r3, [r7, #30]
 373:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;//GPIO_PuPd_DOWN;
 738              		.loc 1 373 0
 739 0422 4FF00003 		mov	r3, #0
 740 0426 FB77     		strb	r3, [r7, #31]
 374:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 741              		.loc 1 374 0
 742 0428 4FF00303 		mov	r3, #3
 743 042c 7B77     		strb	r3, [r7, #29]
 375:../src/stm32f3_discovery_l3gd20.c **** 
 376:../src/stm32f3_discovery_l3gd20.c ****   /* SPI SCK pin configuration */
 377:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_SCK_PIN;
 744              		.loc 1 377 0
 745 042e 4FF02003 		mov	r3, #32
 746 0432 BB61     		str	r3, [r7, #24]
 378:../src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 747              		.loc 1 378 0
 748 0434 07F11803 		add	r3, r7, #24
 749 0438 4FF09040 		mov	r0, #1207959552
 750 043c 1946     		mov	r1, r3
 751 043e FFF7FEFF 		bl	GPIO_Init
 379:../src/stm32f3_discovery_l3gd20.c **** 
 380:../src/stm32f3_discovery_l3gd20.c ****   /* SPI  MOSI pin configuration */
 381:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin =  L3GD20_SPI_MOSI_PIN;
 752              		.loc 1 381 0
 753 0442 4FF08003 		mov	r3, #128
 754 0446 BB61     		str	r3, [r7, #24]
 382:../src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 755              		.loc 1 382 0
 756 0448 07F11803 		add	r3, r7, #24
 757 044c 4FF09040 		mov	r0, #1207959552
 758 0450 1946     		mov	r1, r3
 759 0452 FFF7FEFF 		bl	GPIO_Init
 383:../src/stm32f3_discovery_l3gd20.c **** 
 384:../src/stm32f3_discovery_l3gd20.c ****   /* SPI MISO pin configuration */
 385:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_MISO_PIN;
 760              		.loc 1 385 0
 761 0456 4FF04003 		mov	r3, #64
 762 045a BB61     		str	r3, [r7, #24]
 386:../src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 763              		.loc 1 386 0
 764 045c 07F11803 		add	r3, r7, #24
 765 0460 4FF09040 		mov	r0, #1207959552
 766 0464 1946     		mov	r1, r3
 767 0466 FFF7FEFF 		bl	GPIO_Init
 387:../src/stm32f3_discovery_l3gd20.c **** 
 388:../src/stm32f3_discovery_l3gd20.c ****   /* SPI configuration -------------------------------------------------------*/
 389:../src/stm32f3_discovery_l3gd20.c ****   SPI_I2S_DeInit(L3GD20_SPI);
 768              		.loc 1 389 0
 769 046a 4FF44050 		mov	r0, #12288
 770 046e C4F20100 		movt	r0, 16385
 771 0472 FFF7FEFF 		bl	SPI_I2S_DeInit
 390:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 772              		.loc 1 390 0
 773 0476 4FF00003 		mov	r3, #0
 774 047a BB80     		strh	r3, [r7, #4]	@ movhi
 391:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 775              		.loc 1 391 0
 776 047c 4FF4E063 		mov	r3, #1792
 777 0480 3B81     		strh	r3, [r7, #8]	@ movhi
 392:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 778              		.loc 1 392 0
 779 0482 4FF00003 		mov	r3, #0
 780 0486 7B81     		strh	r3, [r7, #10]	@ movhi
 393:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 781              		.loc 1 393 0
 782 0488 4FF00003 		mov	r3, #0
 783 048c BB81     		strh	r3, [r7, #12]	@ movhi
 394:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 784              		.loc 1 394 0
 785 048e 4FF40073 		mov	r3, #512
 786 0492 FB81     		strh	r3, [r7, #14]	@ movhi
 395:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;
 787              		.loc 1 395 0
 788 0494 4FF01003 		mov	r3, #16
 789 0498 3B82     		strh	r3, [r7, #16]	@ movhi
 396:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 790              		.loc 1 396 0
 791 049a 4FF00003 		mov	r3, #0
 792 049e 7B82     		strh	r3, [r7, #18]	@ movhi
 397:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_CRCPolynomial = 7;
 793              		.loc 1 397 0
 794 04a0 4FF00703 		mov	r3, #7
 795 04a4 BB82     		strh	r3, [r7, #20]	@ movhi
 398:../src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 796              		.loc 1 398 0
 797 04a6 4FF48273 		mov	r3, #260
 798 04aa FB80     		strh	r3, [r7, #6]	@ movhi
 399:../src/stm32f3_discovery_l3gd20.c ****   SPI_Init(L3GD20_SPI, &SPI_InitStructure);
 799              		.loc 1 399 0
 800 04ac 07F10403 		add	r3, r7, #4
 801 04b0 4FF44050 		mov	r0, #12288
 802 04b4 C4F20100 		movt	r0, 16385
 803 04b8 1946     		mov	r1, r3
 804 04ba FFF7FEFF 		bl	SPI_Init
 400:../src/stm32f3_discovery_l3gd20.c **** 
 401:../src/stm32f3_discovery_l3gd20.c ****   /* Configure the RX FIFO Threshold */
 402:../src/stm32f3_discovery_l3gd20.c ****   SPI_RxFIFOThresholdConfig(L3GD20_SPI, SPI_RxFIFOThreshold_QF);
 805              		.loc 1 402 0
 806 04be 4FF44050 		mov	r0, #12288
 807 04c2 C4F20100 		movt	r0, 16385
 808 04c6 4FF48051 		mov	r1, #4096
 809 04ca FFF7FEFF 		bl	SPI_RxFIFOThresholdConfig
 403:../src/stm32f3_discovery_l3gd20.c ****   /* Enable SPI1  */
 404:../src/stm32f3_discovery_l3gd20.c ****   SPI_Cmd(L3GD20_SPI, ENABLE);
 810              		.loc 1 404 0
 811 04ce 4FF44050 		mov	r0, #12288
 812 04d2 C4F20100 		movt	r0, 16385
 813 04d6 4FF00101 		mov	r1, #1
 814 04da FFF7FEFF 		bl	SPI_Cmd
 405:../src/stm32f3_discovery_l3gd20.c **** 
 406:../src/stm32f3_discovery_l3gd20.c ****   /* Configure GPIO PIN for Lis Chip select */
 407:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_CS_PIN;
 815              		.loc 1 407 0
 816 04de 4FF00803 		mov	r3, #8
 817 04e2 BB61     		str	r3, [r7, #24]
 408:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 818              		.loc 1 408 0
 819 04e4 4FF00103 		mov	r3, #1
 820 04e8 3B77     		strb	r3, [r7, #28]
 409:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 821              		.loc 1 409 0
 822 04ea 4FF00003 		mov	r3, #0
 823 04ee BB77     		strb	r3, [r7, #30]
 410:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 824              		.loc 1 410 0
 825 04f0 4FF00303 		mov	r3, #3
 826 04f4 7B77     		strb	r3, [r7, #29]
 411:../src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_CS_GPIO_PORT, &GPIO_InitStructure);
 827              		.loc 1 411 0
 828 04f6 07F11803 		add	r3, r7, #24
 829 04fa 4FF48050 		mov	r0, #4096
 830 04fe C4F60000 		movt	r0, 18432
 831 0502 1946     		mov	r1, r3
 832 0504 FFF7FEFF 		bl	GPIO_Init
 412:../src/stm32f3_discovery_l3gd20.c **** 
 413:../src/stm32f3_discovery_l3gd20.c ****   /* Deselect : Chip Select high */
 414:../src/stm32f3_discovery_l3gd20.c ****   GPIO_SetBits(L3GD20_SPI_CS_GPIO_PORT, L3GD20_SPI_CS_PIN);
 833              		.loc 1 414 0
 834 0508 4FF48050 		mov	r0, #4096
 835 050c C4F60000 		movt	r0, 18432
 836 0510 4FF00801 		mov	r1, #8
 837 0514 FFF7FEFF 		bl	GPIO_SetBits
 415:../src/stm32f3_discovery_l3gd20.c ****   
 416:../src/stm32f3_discovery_l3gd20.c ****   /* Configure GPIO PINs to detect Interrupts */
 417:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_INT1_PIN;
 838              		.loc 1 417 0
 839 0518 4FF00103 		mov	r3, #1
 840 051c BB61     		str	r3, [r7, #24]
 418:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 841              		.loc 1 418 0
 842 051e 4FF00003 		mov	r3, #0
 843 0522 3B77     		strb	r3, [r7, #28]
 419:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 844              		.loc 1 419 0
 845 0524 4FF00003 		mov	r3, #0
 846 0528 BB77     		strb	r3, [r7, #30]
 420:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 847              		.loc 1 420 0
 848 052a 4FF00303 		mov	r3, #3
 849 052e 7B77     		strb	r3, [r7, #29]
 421:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 850              		.loc 1 421 0
 851 0530 4FF00003 		mov	r3, #0
 852 0534 FB77     		strb	r3, [r7, #31]
 422:../src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_INT1_GPIO_PORT, &GPIO_InitStructure);
 853              		.loc 1 422 0
 854 0536 07F11803 		add	r3, r7, #24
 855 053a 4FF48050 		mov	r0, #4096
 856 053e C4F60000 		movt	r0, 18432
 857 0542 1946     		mov	r1, r3
 858 0544 FFF7FEFF 		bl	GPIO_Init
 423:../src/stm32f3_discovery_l3gd20.c ****   
 424:../src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_INT2_PIN;
 859              		.loc 1 424 0
 860 0548 4FF00203 		mov	r3, #2
 861 054c BB61     		str	r3, [r7, #24]
 425:../src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_INT2_GPIO_PORT, &GPIO_InitStructure);
 862              		.loc 1 425 0
 863 054e 07F11803 		add	r3, r7, #24
 864 0552 4FF48050 		mov	r0, #4096
 865 0556 C4F60000 		movt	r0, 18432
 866 055a 1946     		mov	r1, r3
 867 055c FFF7FEFF 		bl	GPIO_Init
 426:../src/stm32f3_discovery_l3gd20.c **** }  
 868              		.loc 1 426 0
 869 0560 07F12007 		add	r7, r7, #32
 870 0564 BD46     		mov	sp, r7
 871 0566 80BD     		pop	{r7, pc}
 872              		.cfi_endproc
 873              	.LFE121:
 875              		.align	2
 876              		.thumb
 877              		.thumb_func
 879              	L3GD20_SendByte:
 880              	.LFB122:
 427:../src/stm32f3_discovery_l3gd20.c **** 
 428:../src/stm32f3_discovery_l3gd20.c **** /**
 429:../src/stm32f3_discovery_l3gd20.c ****   * @brief  Sends a Byte through the SPI interface and return the Byte received 
 430:../src/stm32f3_discovery_l3gd20.c ****   *         from the SPI bus.
 431:../src/stm32f3_discovery_l3gd20.c ****   * @param  Byte : Byte send.
 432:../src/stm32f3_discovery_l3gd20.c ****   * @retval The received byte value
 433:../src/stm32f3_discovery_l3gd20.c ****   */
 434:../src/stm32f3_discovery_l3gd20.c **** static uint8_t L3GD20_SendByte(uint8_t byte)
 435:../src/stm32f3_discovery_l3gd20.c **** {
 881              		.loc 1 435 0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 8
 884              		@ frame_needed = 1, uses_anonymous_args = 0
 885 0568 80B5     		push	{r7, lr}
 886              	.LCFI33:
 887              		.cfi_def_cfa_offset 8
 888              		.cfi_offset 7, -8
 889              		.cfi_offset 14, -4
 890 056a 82B0     		sub	sp, sp, #8
 891              	.LCFI34:
 892              		.cfi_def_cfa_offset 16
 893 056c 00AF     		add	r7, sp, #0
 894              	.LCFI35:
 895              		.cfi_def_cfa_register 7
 896 056e 0346     		mov	r3, r0
 897 0570 FB71     		strb	r3, [r7, #7]
 436:../src/stm32f3_discovery_l3gd20.c ****   /* Loop while DR register in not empty */
 437:../src/stm32f3_discovery_l3gd20.c ****   L3GD20Timeout = L3GD20_FLAG_TIMEOUT;
 898              		.loc 1 437 0
 899 0572 40F20003 		movw	r3, #:lower16:L3GD20Timeout
 900 0576 C0F20003 		movt	r3, #:upper16:L3GD20Timeout
 901 057a 4FF48052 		mov	r2, #4096
 902 057e 1A60     		str	r2, [r3, #0]
 438:../src/stm32f3_discovery_l3gd20.c ****   while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_TXE) == RESET)
 903              		.loc 1 438 0
 904 0580 17E0     		b	.L21
 905              	.L23:
 439:../src/stm32f3_discovery_l3gd20.c ****   {
 440:../src/stm32f3_discovery_l3gd20.c ****     if((L3GD20Timeout--) == 0) return L3GD20_TIMEOUT_UserCallback();
 906              		.loc 1 440 0
 907 0582 40F20003 		movw	r3, #:lower16:L3GD20Timeout
 908 0586 C0F20003 		movt	r3, #:upper16:L3GD20Timeout
 909 058a 1B68     		ldr	r3, [r3, #0]
 910 058c 002B     		cmp	r3, #0
 911 058e 14BF     		ite	ne
 912 0590 0022     		movne	r2, #0
 913 0592 0122     		moveq	r2, #1
 914 0594 D2B2     		uxtb	r2, r2
 915 0596 03F1FF31 		add	r1, r3, #-1
 916 059a 40F20003 		movw	r3, #:lower16:L3GD20Timeout
 917 059e C0F20003 		movt	r3, #:upper16:L3GD20Timeout
 918 05a2 1960     		str	r1, [r3, #0]
 919 05a4 002A     		cmp	r2, #0
 920 05a6 04D0     		beq	.L21
 921              		.loc 1 440 0 is_stmt 0 discriminator 1
 922 05a8 FFF7FEFF 		bl	L3GD20_TIMEOUT_UserCallback
 923 05ac 0346     		mov	r3, r0
 924 05ae DBB2     		uxtb	r3, r3
 925 05b0 44E0     		b	.L22
 926              	.L21:
 438:../src/stm32f3_discovery_l3gd20.c ****   while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_TXE) == RESET)
 927              		.loc 1 438 0 is_stmt 1 discriminator 1
 928 05b2 4FF44050 		mov	r0, #12288
 929 05b6 C4F20100 		movt	r0, 16385
 930 05ba 4FF00201 		mov	r1, #2
 931 05be FFF7FEFF 		bl	SPI_I2S_GetFlagStatus
 932 05c2 0346     		mov	r3, r0
 933 05c4 002B     		cmp	r3, #0
 934 05c6 DCD0     		beq	.L23
 441:../src/stm32f3_discovery_l3gd20.c ****   }
 442:../src/stm32f3_discovery_l3gd20.c ****   
 443:../src/stm32f3_discovery_l3gd20.c ****   /* Send a Byte through the SPI peripheral */
 444:../src/stm32f3_discovery_l3gd20.c ****   SPI_SendData8(L3GD20_SPI, byte);
 935              		.loc 1 444 0
 936 05c8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 937 05ca 4FF44050 		mov	r0, #12288
 938 05ce C4F20100 		movt	r0, 16385
 939 05d2 1946     		mov	r1, r3
 940 05d4 FFF7FEFF 		bl	SPI_SendData8
 445:../src/stm32f3_discovery_l3gd20.c ****   
 446:../src/stm32f3_discovery_l3gd20.c ****   /* Wait to receive a Byte */
 447:../src/stm32f3_discovery_l3gd20.c ****   L3GD20Timeout = L3GD20_FLAG_TIMEOUT;
 941              		.loc 1 447 0
 942 05d8 40F20003 		movw	r3, #:lower16:L3GD20Timeout
 943 05dc C0F20003 		movt	r3, #:upper16:L3GD20Timeout
 944 05e0 4FF48052 		mov	r2, #4096
 945 05e4 1A60     		str	r2, [r3, #0]
 448:../src/stm32f3_discovery_l3gd20.c ****   while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 946              		.loc 1 448 0
 947 05e6 17E0     		b	.L24
 948              	.L25:
 449:../src/stm32f3_discovery_l3gd20.c ****   {
 450:../src/stm32f3_discovery_l3gd20.c ****     if((L3GD20Timeout--) == 0) return L3GD20_TIMEOUT_UserCallback();
 949              		.loc 1 450 0
 950 05e8 40F20003 		movw	r3, #:lower16:L3GD20Timeout
 951 05ec C0F20003 		movt	r3, #:upper16:L3GD20Timeout
 952 05f0 1B68     		ldr	r3, [r3, #0]
 953 05f2 002B     		cmp	r3, #0
 954 05f4 14BF     		ite	ne
 955 05f6 0022     		movne	r2, #0
 956 05f8 0122     		moveq	r2, #1
 957 05fa D2B2     		uxtb	r2, r2
 958 05fc 03F1FF31 		add	r1, r3, #-1
 959 0600 40F20003 		movw	r3, #:lower16:L3GD20Timeout
 960 0604 C0F20003 		movt	r3, #:upper16:L3GD20Timeout
 961 0608 1960     		str	r1, [r3, #0]
 962 060a 002A     		cmp	r2, #0
 963 060c 04D0     		beq	.L24
 964              		.loc 1 450 0 is_stmt 0 discriminator 1
 965 060e FFF7FEFF 		bl	L3GD20_TIMEOUT_UserCallback
 966 0612 0346     		mov	r3, r0
 967 0614 DBB2     		uxtb	r3, r3
 968 0616 11E0     		b	.L22
 969              	.L24:
 448:../src/stm32f3_discovery_l3gd20.c ****   while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 970              		.loc 1 448 0 is_stmt 1 discriminator 1
 971 0618 4FF44050 		mov	r0, #12288
 972 061c C4F20100 		movt	r0, 16385
 973 0620 4FF00101 		mov	r1, #1
 974 0624 FFF7FEFF 		bl	SPI_I2S_GetFlagStatus
 975 0628 0346     		mov	r3, r0
 976 062a 002B     		cmp	r3, #0
 977 062c DCD0     		beq	.L25
 451:../src/stm32f3_discovery_l3gd20.c ****   }
 452:../src/stm32f3_discovery_l3gd20.c ****   
 453:../src/stm32f3_discovery_l3gd20.c ****   /* Return the Byte read from the SPI bus */
 454:../src/stm32f3_discovery_l3gd20.c ****   return (uint8_t)SPI_ReceiveData8(L3GD20_SPI);
 978              		.loc 1 454 0
 979 062e 4FF44050 		mov	r0, #12288
 980 0632 C4F20100 		movt	r0, 16385
 981 0636 FFF7FEFF 		bl	SPI_ReceiveData8
 982 063a 0346     		mov	r3, r0
 983              	.L22:
 455:../src/stm32f3_discovery_l3gd20.c **** }
 984              		.loc 1 455 0
 985 063c 1846     		mov	r0, r3
 986 063e 07F10807 		add	r7, r7, #8
 987 0642 BD46     		mov	sp, r7
 988 0644 80BD     		pop	{r7, pc}
 989              		.cfi_endproc
 990              	.LFE122:
 992              	.Letext0:
 993              		.file 2 "/home/aghosh01/gcc-arm-none-eabi-4_7-2012q4/bin/../lib/gcc/arm-none-eabi/4.7.3/../../../.
 994              		.file 3 "/home/aghosh01/git/Trinity2013/STM32F3x/inc/stm32f30x.h"
 995              		.file 4 "/home/aghosh01/git/Trinity2013/STM32F3x/inc/stm32f30x_gpio.h"
 996              		.file 5 "/home/aghosh01/git/Trinity2013/STM32F3x/inc/stm32f30x_spi.h"
 997              		.file 6 "/home/aghosh01/git/Trinity2013/STM32F3x/inc/stm32f3_discovery_l3gd20.h"
 998              		.file 7 "/home/aghosh01/git/Trinity2013/STM32F3x/inc/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3_discovery_l3gd20.c
     /tmp/ccbg2kV4.s:24     .data:00000000 L3GD20Timeout
     /tmp/ccbg2kV4.s:21     .data:00000000 $d
     /tmp/ccbg2kV4.s:27     .text:00000000 $t
     /tmp/ccbg2kV4.s:32     .text:00000000 L3GD20_Init
     /tmp/ccbg2kV4.s:680    .text:000003a4 L3GD20_LowLevel_Init
     /tmp/ccbg2kV4.s:517    .text:000002b4 L3GD20_Write
     /tmp/ccbg2kV4.s:122    .text:00000084 L3GD20_RebootCmd
     /tmp/ccbg2kV4.s:595    .text:00000324 L3GD20_Read
     /tmp/ccbg2kV4.s:168    .text:000000c0 L3GD20_INT1InterruptConfig
     /tmp/ccbg2kV4.s:257    .text:00000158 L3GD20_INT1InterruptCmd
     /tmp/ccbg2kV4.s:311    .text:000001a4 L3GD20_INT2InterruptCmd
     /tmp/ccbg2kV4.s:365    .text:000001f0 L3GD20_FilterConfig
     /tmp/ccbg2kV4.s:425    .text:00000244 L3GD20_FilterCmd
     /tmp/ccbg2kV4.s:479    .text:00000290 L3GD20_GetDataStatus
     /tmp/ccbg2kV4.s:879    .text:00000568 L3GD20_SendByte
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.323dce8664331a0daf4a2675e107c70c
                           .group:00000000 wm4.stm32f30x.h.56.6f19c65e98e3319a61449cb2b2455af5
                           .group:00000000 wm4.core_cm4.h.32.1434cd257ff5806b1b03cd32ab0641e9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.29.013e5bcf58dba2d27c60184174208e07
                           .group:00000000 wm4.core_cm4.h.155.cf7c793e178943e1bbf613f1b21cd51a
                           .group:00000000 wm4.stm32f30x.h.294.d8a54360eca16e4157694b52a095202d
                           .group:00000000 wm4.stm32f30x_adc.h.130.cbebad91f78fb87381fe0860eea6104e
                           .group:00000000 wm4.stm32f30x_can.h.50.8b8f5d301152c422a6e50622b33ef620
                           .group:00000000 wm4.stm32f30x_crc.h.54.66d4c5e565e18566aebd9abfd4bcd4b0
                           .group:00000000 wm4.stm32f30x_comp.h.91.06ae44150aaaa82c077b71df8db3541a
                           .group:00000000 wm4.stm32f30x_dac.h.49.b1b5b26e4ca241dbe67fa16dc86a615f
                           .group:00000000 wm4.stm32f30x_dbgmcu.h.53.b238a263ce6a2cc83f610cc35302a38b
                           .group:00000000 wm4.stm32f30x_dma.h.96.d7a2ddd10023e12781aa8ff5ac15d212
                           .group:00000000 wm4.stm32f30x_exti.h.60.8ca0809491a21dec6fc69cf7471e2bab
                           .group:00000000 wm4.stm32f30x_flash.h.70.32613455dfe7328932f786a224daac23
                           .group:00000000 wm4.stm32f30x_gpio.h.50.408e1f6250246e4cc28221970909d34c
                           .group:00000000 wm4.stm32f30x_syscfg.h.58.4cadeb4ec8e47d36b972bbb6b96b7161
                           .group:00000000 wm4.stm32f30x_i2c.h.86.3d51d4edc0e3b9ee9aae045ccbb7739a
                           .group:00000000 wm4.stm32f30x_iwdg.h.59.467d704fb073a015941f19b50fa6470a
                           .group:00000000 wm4.stm32f30x_opamp.h.75.704e2e5e2aab039de307aaa2dcc99fa5
                           .group:00000000 wm4.stm32f30x_pwr.h.59.5c85acff2a3e3c5085b2140c06025cfc
                           .group:00000000 wm4.stm32f30x_rcc.h.79.5ba7cac1e74879861a72556c25322aa4
                           .group:00000000 wm4.stm32f30x_rtc.h.133.d184e08ff40bda44db4bed94f9633384
                           .group:00000000 wm4.stm32f30x_spi.h.119.4d21ec94ec14f3553a127e61c0a9874f
                           .group:00000000 wm4.stm32f30x_tim.h.175.d4a93cff2e7924577147254e501271b6
                           .group:00000000 wm4.stm32f30x_usart.h.110.c89016273702821ff4f9fe43881f70b5
                           .group:00000000 wm4.stm32f30x_wwdg.h.58.4688eee61a2709866472b4b4c07d9275
                           .group:00000000 wm4.stm32f30x_misc.h.113.6a52e4fe7c3825a3ab05990f30dddf92
                           .group:00000000 wm4.stm32f3_discovery_l3gd20.h.98.ce6c56e3c59772d76fdcff14d2dcb612

UNDEFINED SYMBOLS
GPIO_ResetBits
GPIO_SetBits
RCC_APB2PeriphClockCmd
RCC_AHBPeriphClockCmd
GPIO_PinAFConfig
GPIO_Init
SPI_I2S_DeInit
SPI_Init
SPI_RxFIFOThresholdConfig
SPI_Cmd
L3GD20_TIMEOUT_UserCallback
SPI_I2S_GetFlagStatus
SPI_SendData8
SPI_ReceiveData8
