# Single_Cycle_Impl_Mips
A single cycle implementation of MIPS architecture in Verilog, capable of handling simple commands with a reduced ISA
