Information: Updating design information... (UID-85)
Warning: Design 'dp' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dp
Version: F-2011.09-SP3
Date   : Fri Jan 17 01:43:27 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: i_weight[1]
              (input port clocked by MY_CLK)
  Endpoint: npu_inst/pe_1_0_1/int_q_acc_reg[7]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 r
  i_weight[1] (in)                                        0.00       0.50 r
  npu_inst/i_weight[1] (npu)                              0.00       0.50 r
  npu_inst/U137/Z (BUF_X1)                                0.16       0.66 r
  npu_inst/pe_1_0_1/i_weight[1] (pe_62)                   0.00       0.66 r
  npu_inst/pe_1_0_1/U218/ZN (INV_X1)                      0.05       0.71 f
  npu_inst/pe_1_0_1/U217/ZN (INV_X1)                      0.05       0.76 r
  npu_inst/pe_1_0_1/U42/ZN (AND2_X1)                      0.06       0.82 r
  npu_inst/pe_1_0_1/U105/ZN (NAND2_X1)                    0.04       0.86 f
  npu_inst/pe_1_0_1/sub_81/U2_1/CO (FA_X1)                0.09       0.95 f
  npu_inst/pe_1_0_1/sub_81/U2_2/CO (FA_X1)                0.09       1.04 f
  npu_inst/pe_1_0_1/sub_81/U2_3/CO (FA_X1)                0.09       1.13 f
  npu_inst/pe_1_0_1/sub_81/U2_4/CO (FA_X1)                0.09       1.22 f
  npu_inst/pe_1_0_1/sub_81/U2_5/CO (FA_X1)                0.09       1.31 f
  npu_inst/pe_1_0_1/sub_81/U2_6/CO (FA_X1)                0.09       1.40 f
  npu_inst/pe_1_0_1/sub_81/U2_7/S (FA_X1)                 0.11       1.51 f
  npu_inst/pe_1_0_1/U125/ZN (AOI22_X1)                    0.06       1.57 r
  npu_inst/pe_1_0_1/U123/ZN (NAND2_X1)                    0.03       1.60 f
  npu_inst/pe_1_0_1/int_q_acc_reg[7]/D (DFFR_X1)          0.01       1.61 f
  data arrival time                                                  1.61

  clock MY_CLK (rise edge)                                4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.07       3.93
  npu_inst/pe_1_0_1/int_q_acc_reg[7]/CK (DFFR_X1)         0.00       3.93 r
  library setup time                                     -0.04       3.89
  data required time                                                 3.89
  --------------------------------------------------------------------------
  data required time                                                 3.89
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.28


1
