### File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/interleaver_dut_fil.log
### Created: 03-Jan-2021 01:39:10
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: Atlas-SoC Kit/DE0-Nano-SoC Kit
###    DUT frequency: 25.0000MHz

### Generating Quartus II project and running HDL compilation ...
###    Project:
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/fpgaproj/interleaver_dut_fil.qpf
###    Target Device:
###       Cyclone V 5CSEMA4U23C6
###    Property Settings:
###       CYCLONEII_OPTIMIZATION_TECHNIQUE = SPEED
###    User design files:
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/hdlsrc/interleaver_model/interleaver_dut_pac.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/hdlsrc/interleaver_model/interleaver.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/hdlsrc/interleaver_model/interleaver_dut.vhd
###    Generated files:
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/MWClkMgr.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/MWAJTAG.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/MWDPRAM.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/FILUDPCRC.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/FILPktMUX.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/FILCmdProc.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/MWAsyncFIFO.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/FILDataProc.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/MWPKTBuffer.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/MWUDPPKTBuilder.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/FILPktProc.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/FILCommLayer.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/mwfil_controller.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/interleaver_dut_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/FILCore.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/interleaver_dut_fil.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/interleaver_dut_fil.qsf
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/filsrc/interleaver_dut_fil.sdc
### 
### Running HDL compilation ...

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver_hdl_prj/fil_prj/interleaver_dut_fil.sof

