
c2_9_scheduling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002df8  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08002f08  08002f08  00003f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f60  08002f60  00004060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002f60  08002f60  00004060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002f60  08002f60  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f60  08002f60  00003f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002f64  08002f64  00003f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08002f68  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f3c  20000060  08002fc8  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f9c  08002fc8  00004f9c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e285  00000000  00000000  00004089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002404  00000000  00000000  0001230e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  00014718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b08  00000000  00000000  00015538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187d3  00000000  00000000  00016040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fcd5  00000000  00000000  0002e813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090de8  00000000  00000000  0003e4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cf2d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d18  00000000  00000000  000cf314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000d302c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08002ef0 	.word	0x08002ef0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08002ef0 	.word	0x08002ef0

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b088      	sub	sp, #32
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fa9d 	bl	8000694 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f849 	bl	80001f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f8ad 	bl	80002bc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000162:	f000 f881 	bl	8000268 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	  //status = xTaskCreate(task1_handler, "task1", 100, "hi, i am jai.i am an embedded engineer\n", 2, &task1_handle);
  	  status = xTaskCreate(task1_handler, "task1", 100, "task1\n", 2, &task1_handle);
 8000166:	f107 0308 	add.w	r3, r7, #8
 800016a:	9301      	str	r3, [sp, #4]
 800016c:	2302      	movs	r3, #2
 800016e:	9300      	str	r3, [sp, #0]
 8000170:	4b19      	ldr	r3, [pc, #100]	@ (80001d8 <main+0x88>)
 8000172:	2264      	movs	r2, #100	@ 0x64
 8000174:	4919      	ldr	r1, [pc, #100]	@ (80001dc <main+0x8c>)
 8000176:	481a      	ldr	r0, [pc, #104]	@ (80001e0 <main+0x90>)
 8000178:	f001 fe53 	bl	8001e22 <xTaskCreate>
 800017c:	6178      	str	r0, [r7, #20]

  	  configASSERT( status == pdPASS);
 800017e:	697b      	ldr	r3, [r7, #20]
 8000180:	2b01      	cmp	r3, #1
 8000182:	d00b      	beq.n	800019c <main+0x4c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000188:	f383 8811 	msr	BASEPRI, r3
 800018c:	f3bf 8f6f 	isb	sy
 8000190:	f3bf 8f4f 	dsb	sy
 8000194:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000196:	bf00      	nop
 8000198:	bf00      	nop
 800019a:	e7fd      	b.n	8000198 <main+0x48>

     status = xTaskCreate(task2_handler, "task2", 100, "TASK2\n", 2, &task2_handle);
 800019c:	1d3b      	adds	r3, r7, #4
 800019e:	9301      	str	r3, [sp, #4]
 80001a0:	2302      	movs	r3, #2
 80001a2:	9300      	str	r3, [sp, #0]
 80001a4:	4b0f      	ldr	r3, [pc, #60]	@ (80001e4 <main+0x94>)
 80001a6:	2264      	movs	r2, #100	@ 0x64
 80001a8:	490f      	ldr	r1, [pc, #60]	@ (80001e8 <main+0x98>)
 80001aa:	4810      	ldr	r0, [pc, #64]	@ (80001ec <main+0x9c>)
 80001ac:	f001 fe39 	bl	8001e22 <xTaskCreate>
 80001b0:	6178      	str	r0, [r7, #20]
     configASSERT( status == pdPASS);
 80001b2:	697b      	ldr	r3, [r7, #20]
 80001b4:	2b01      	cmp	r3, #1
 80001b6:	d00b      	beq.n	80001d0 <main+0x80>
        __asm volatile
 80001b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80001bc:	f383 8811 	msr	BASEPRI, r3
 80001c0:	f3bf 8f6f 	isb	sy
 80001c4:	f3bf 8f4f 	dsb	sy
 80001c8:	60fb      	str	r3, [r7, #12]
    }
 80001ca:	bf00      	nop
 80001cc:	bf00      	nop
 80001ce:	e7fd      	b.n	80001cc <main+0x7c>


    // HAL_GPIO_WritePin(GPIOC, GPIO_Pin, PinState)

     vTaskStartScheduler();
 80001d0:	f001 ff78 	bl	80020c4 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001d4:	bf00      	nop
 80001d6:	e7fd      	b.n	80001d4 <main+0x84>
 80001d8:	08002f08 	.word	0x08002f08
 80001dc:	08002f10 	.word	0x08002f10
 80001e0:	08000365 	.word	0x08000365
 80001e4:	08002f18 	.word	0x08002f18
 80001e8:	08002f20 	.word	0x08002f20
 80001ec:	08000399 	.word	0x08000399

080001f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b090      	sub	sp, #64	@ 0x40
 80001f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f6:	f107 0318 	add.w	r3, r7, #24
 80001fa:	2228      	movs	r2, #40	@ 0x28
 80001fc:	2100      	movs	r1, #0
 80001fe:	4618      	mov	r0, r3
 8000200:	f002 fd96 	bl	8002d30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
 800020a:	605a      	str	r2, [r3, #4]
 800020c:	609a      	str	r2, [r3, #8]
 800020e:	60da      	str	r2, [r3, #12]
 8000210:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000212:	2302      	movs	r3, #2
 8000214:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000216:	2301      	movs	r3, #1
 8000218:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021a:	2310      	movs	r3, #16
 800021c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800021e:	2300      	movs	r3, #0
 8000220:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	4618      	mov	r0, r3
 8000228:	f000 fce2 	bl	8000bf0 <HAL_RCC_OscConfig>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d001      	beq.n	8000236 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000232:	f000 f8dd 	bl	80003f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000236:	230f      	movs	r3, #15
 8000238:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023a:	2300      	movs	r3, #0
 800023c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f000 ff50 	bl	80010f4 <HAL_RCC_ClockConfig>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d001      	beq.n	800025e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025a:	f000 f8c9 	bl	80003f0 <Error_Handler>
  }
}
 800025e:	bf00      	nop
 8000260:	3740      	adds	r7, #64	@ 0x40
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
	...

08000268 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800026c:	4b11      	ldr	r3, [pc, #68]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 800026e:	4a12      	ldr	r2, [pc, #72]	@ (80002b8 <MX_USART1_UART_Init+0x50>)
 8000270:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000272:	4b10      	ldr	r3, [pc, #64]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 8000274:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000278:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800027a:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 800027c:	2200      	movs	r2, #0
 800027e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000280:	4b0c      	ldr	r3, [pc, #48]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 8000282:	2200      	movs	r2, #0
 8000284:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000286:	4b0b      	ldr	r3, [pc, #44]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 8000288:	2200      	movs	r2, #0
 800028a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800028c:	4b09      	ldr	r3, [pc, #36]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 800028e:	220c      	movs	r2, #12
 8000290:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000292:	4b08      	ldr	r3, [pc, #32]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 8000294:	2200      	movs	r2, #0
 8000296:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 800029a:	2200      	movs	r2, #0
 800029c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800029e:	4805      	ldr	r0, [pc, #20]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 80002a0:	f001 fb24 	bl	80018ec <HAL_UART_Init>
 80002a4:	4603      	mov	r3, r0
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d001      	beq.n	80002ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002aa:	f000 f8a1 	bl	80003f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002ae:	bf00      	nop
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	2000007c 	.word	0x2000007c
 80002b8:	40013800 	.word	0x40013800

080002bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b086      	sub	sp, #24
 80002c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c2:	f107 0308 	add.w	r3, r7, #8
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002d0:	4b21      	ldr	r3, [pc, #132]	@ (8000358 <MX_GPIO_Init+0x9c>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	4a20      	ldr	r2, [pc, #128]	@ (8000358 <MX_GPIO_Init+0x9c>)
 80002d6:	f043 0310 	orr.w	r3, r3, #16
 80002da:	6193      	str	r3, [r2, #24]
 80002dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000358 <MX_GPIO_Init+0x9c>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	f003 0310 	and.w	r3, r3, #16
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <MX_GPIO_Init+0x9c>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a1a      	ldr	r2, [pc, #104]	@ (8000358 <MX_GPIO_Init+0x9c>)
 80002ee:	f043 0304 	orr.w	r3, r3, #4
 80002f2:	6193      	str	r3, [r2, #24]
 80002f4:	4b18      	ldr	r3, [pc, #96]	@ (8000358 <MX_GPIO_Init+0x9c>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0304 	and.w	r3, r3, #4
 80002fc:	603b      	str	r3, [r7, #0]
 80002fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000300:	2200      	movs	r2, #0
 8000302:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000306:	4815      	ldr	r0, [pc, #84]	@ (800035c <MX_GPIO_Init+0xa0>)
 8000308:	f000 fc5a 	bl	8000bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	2101      	movs	r1, #1
 8000310:	4813      	ldr	r0, [pc, #76]	@ (8000360 <MX_GPIO_Init+0xa4>)
 8000312:	f000 fc55 	bl	8000bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000316:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800031a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031c:	2301      	movs	r3, #1
 800031e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000320:	2300      	movs	r3, #0
 8000322:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000324:	2302      	movs	r3, #2
 8000326:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000328:	f107 0308 	add.w	r3, r7, #8
 800032c:	4619      	mov	r1, r3
 800032e:	480b      	ldr	r0, [pc, #44]	@ (800035c <MX_GPIO_Init+0xa0>)
 8000330:	f000 fac2 	bl	80008b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000334:	2301      	movs	r3, #1
 8000336:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000338:	2301      	movs	r3, #1
 800033a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033c:	2300      	movs	r3, #0
 800033e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000340:	2302      	movs	r3, #2
 8000342:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000344:	f107 0308 	add.w	r3, r7, #8
 8000348:	4619      	mov	r1, r3
 800034a:	4805      	ldr	r0, [pc, #20]	@ (8000360 <MX_GPIO_Init+0xa4>)
 800034c:	f000 fab4 	bl	80008b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000350:	bf00      	nop
 8000352:	3718      	adds	r7, #24
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	40021000 	.word	0x40021000
 800035c:	40011000 	.word	0x40011000
 8000360:	40010800 	.word	0x40010800

08000364 <task1_handler>:

/* USER CODE BEGIN 4 */
void task1_handler(void *parameters){
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	for(;;){
		HAL_UART_Transmit(&huart1,parameters , 6, 1000);
 800036c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000370:	2206      	movs	r2, #6
 8000372:	6879      	ldr	r1, [r7, #4]
 8000374:	4806      	ldr	r0, [pc, #24]	@ (8000390 <task1_handler+0x2c>)
 8000376:	f001 fb09 	bl	800198c <HAL_UART_Transmit>
		taskYIELD();
 800037a:	4b06      	ldr	r3, [pc, #24]	@ (8000394 <task1_handler+0x30>)
 800037c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	f3bf 8f4f 	dsb	sy
 8000386:	f3bf 8f6f 	isb	sy
		HAL_UART_Transmit(&huart1,parameters , 6, 1000);
 800038a:	bf00      	nop
 800038c:	e7ee      	b.n	800036c <task1_handler+0x8>
 800038e:	bf00      	nop
 8000390:	2000007c 	.word	0x2000007c
 8000394:	e000ed04 	.word	0xe000ed04

08000398 <task2_handler>:
		//vTaskDelay(pdMS_TO_TICKS(1000));
	}
}


void task2_handler(void *parameters){
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
	for(;;){
		HAL_UART_Transmit(&huart1,parameters ,6, 1000);
 80003a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80003a4:	2206      	movs	r2, #6
 80003a6:	6879      	ldr	r1, [r7, #4]
 80003a8:	4806      	ldr	r0, [pc, #24]	@ (80003c4 <task2_handler+0x2c>)
 80003aa:	f001 faef 	bl	800198c <HAL_UART_Transmit>
		taskYIELD();
 80003ae:	4b06      	ldr	r3, [pc, #24]	@ (80003c8 <task2_handler+0x30>)
 80003b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	f3bf 8f4f 	dsb	sy
 80003ba:	f3bf 8f6f 	isb	sy
		HAL_UART_Transmit(&huart1,parameters ,6, 1000);
 80003be:	bf00      	nop
 80003c0:	e7ee      	b.n	80003a0 <task2_handler+0x8>
 80003c2:	bf00      	nop
 80003c4:	2000007c 	.word	0x2000007c
 80003c8:	e000ed04 	.word	0xe000ed04

080003cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	4a04      	ldr	r2, [pc, #16]	@ (80003ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80003da:	4293      	cmp	r3, r2
 80003dc:	d101      	bne.n	80003e2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80003de:	f000 f96f 	bl	80006c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80003e2:	bf00      	nop
 80003e4:	3708      	adds	r7, #8
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	40000800 	.word	0x40000800

080003f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f4:	b672      	cpsid	i
}
 80003f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003f8:	bf00      	nop
 80003fa:	e7fd      	b.n	80003f8 <Error_Handler+0x8>

080003fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b085      	sub	sp, #20
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000402:	4b15      	ldr	r3, [pc, #84]	@ (8000458 <HAL_MspInit+0x5c>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	4a14      	ldr	r2, [pc, #80]	@ (8000458 <HAL_MspInit+0x5c>)
 8000408:	f043 0301 	orr.w	r3, r3, #1
 800040c:	6193      	str	r3, [r2, #24]
 800040e:	4b12      	ldr	r3, [pc, #72]	@ (8000458 <HAL_MspInit+0x5c>)
 8000410:	699b      	ldr	r3, [r3, #24]
 8000412:	f003 0301 	and.w	r3, r3, #1
 8000416:	60bb      	str	r3, [r7, #8]
 8000418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800041a:	4b0f      	ldr	r3, [pc, #60]	@ (8000458 <HAL_MspInit+0x5c>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	4a0e      	ldr	r2, [pc, #56]	@ (8000458 <HAL_MspInit+0x5c>)
 8000420:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000424:	61d3      	str	r3, [r2, #28]
 8000426:	4b0c      	ldr	r3, [pc, #48]	@ (8000458 <HAL_MspInit+0x5c>)
 8000428:	69db      	ldr	r3, [r3, #28]
 800042a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800042e:	607b      	str	r3, [r7, #4]
 8000430:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000432:	4b0a      	ldr	r3, [pc, #40]	@ (800045c <HAL_MspInit+0x60>)
 8000434:	685b      	ldr	r3, [r3, #4]
 8000436:	60fb      	str	r3, [r7, #12]
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800043e:	60fb      	str	r3, [r7, #12]
 8000440:	68fb      	ldr	r3, [r7, #12]
 8000442:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000446:	60fb      	str	r3, [r7, #12]
 8000448:	4a04      	ldr	r2, [pc, #16]	@ (800045c <HAL_MspInit+0x60>)
 800044a:	68fb      	ldr	r3, [r7, #12]
 800044c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800044e:	bf00      	nop
 8000450:	3714      	adds	r7, #20
 8000452:	46bd      	mov	sp, r7
 8000454:	bc80      	pop	{r7}
 8000456:	4770      	bx	lr
 8000458:	40021000 	.word	0x40021000
 800045c:	40010000 	.word	0x40010000

08000460 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b088      	sub	sp, #32
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000468:	f107 0310 	add.w	r3, r7, #16
 800046c:	2200      	movs	r2, #0
 800046e:	601a      	str	r2, [r3, #0]
 8000470:	605a      	str	r2, [r3, #4]
 8000472:	609a      	str	r2, [r3, #8]
 8000474:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	4a1c      	ldr	r2, [pc, #112]	@ (80004ec <HAL_UART_MspInit+0x8c>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d131      	bne.n	80004e4 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000480:	4b1b      	ldr	r3, [pc, #108]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a1a      	ldr	r2, [pc, #104]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 8000486:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b18      	ldr	r3, [pc, #96]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000494:	60fb      	str	r3, [r7, #12]
 8000496:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000498:	4b15      	ldr	r3, [pc, #84]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	4a14      	ldr	r2, [pc, #80]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 800049e:	f043 0304 	orr.w	r3, r3, #4
 80004a2:	6193      	str	r3, [r2, #24]
 80004a4:	4b12      	ldr	r3, [pc, #72]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	f003 0304 	and.w	r3, r3, #4
 80004ac:	60bb      	str	r3, [r7, #8]
 80004ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80004b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80004b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004b6:	2302      	movs	r3, #2
 80004b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ba:	2303      	movs	r3, #3
 80004bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004be:	f107 0310 	add.w	r3, r7, #16
 80004c2:	4619      	mov	r1, r3
 80004c4:	480b      	ldr	r0, [pc, #44]	@ (80004f4 <HAL_UART_MspInit+0x94>)
 80004c6:	f000 f9f7 	bl	80008b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d4:	2300      	movs	r3, #0
 80004d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d8:	f107 0310 	add.w	r3, r7, #16
 80004dc:	4619      	mov	r1, r3
 80004de:	4805      	ldr	r0, [pc, #20]	@ (80004f4 <HAL_UART_MspInit+0x94>)
 80004e0:	f000 f9ea 	bl	80008b8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80004e4:	bf00      	nop
 80004e6:	3720      	adds	r7, #32
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40013800 	.word	0x40013800
 80004f0:	40021000 	.word	0x40021000
 80004f4:	40010800 	.word	0x40010800

080004f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b08e      	sub	sp, #56	@ 0x38
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000500:	2300      	movs	r3, #0
 8000502:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000504:	2300      	movs	r3, #0
 8000506:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000508:	2300      	movs	r3, #0
 800050a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800050e:	4b34      	ldr	r3, [pc, #208]	@ (80005e0 <HAL_InitTick+0xe8>)
 8000510:	69db      	ldr	r3, [r3, #28]
 8000512:	4a33      	ldr	r2, [pc, #204]	@ (80005e0 <HAL_InitTick+0xe8>)
 8000514:	f043 0304 	orr.w	r3, r3, #4
 8000518:	61d3      	str	r3, [r2, #28]
 800051a:	4b31      	ldr	r3, [pc, #196]	@ (80005e0 <HAL_InitTick+0xe8>)
 800051c:	69db      	ldr	r3, [r3, #28]
 800051e:	f003 0304 	and.w	r3, r3, #4
 8000522:	60fb      	str	r3, [r7, #12]
 8000524:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000526:	f107 0210 	add.w	r2, r7, #16
 800052a:	f107 0314 	add.w	r3, r7, #20
 800052e:	4611      	mov	r1, r2
 8000530:	4618      	mov	r0, r3
 8000532:	f000 ff4f 	bl	80013d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000536:	6a3b      	ldr	r3, [r7, #32]
 8000538:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800053a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800053c:	2b00      	cmp	r3, #0
 800053e:	d103      	bne.n	8000548 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000540:	f000 ff20 	bl	8001384 <HAL_RCC_GetPCLK1Freq>
 8000544:	6378      	str	r0, [r7, #52]	@ 0x34
 8000546:	e004      	b.n	8000552 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000548:	f000 ff1c 	bl	8001384 <HAL_RCC_GetPCLK1Freq>
 800054c:	4603      	mov	r3, r0
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000554:	4a23      	ldr	r2, [pc, #140]	@ (80005e4 <HAL_InitTick+0xec>)
 8000556:	fba2 2303 	umull	r2, r3, r2, r3
 800055a:	0c9b      	lsrs	r3, r3, #18
 800055c:	3b01      	subs	r3, #1
 800055e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000560:	4b21      	ldr	r3, [pc, #132]	@ (80005e8 <HAL_InitTick+0xf0>)
 8000562:	4a22      	ldr	r2, [pc, #136]	@ (80005ec <HAL_InitTick+0xf4>)
 8000564:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000566:	4b20      	ldr	r3, [pc, #128]	@ (80005e8 <HAL_InitTick+0xf0>)
 8000568:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800056c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800056e:	4a1e      	ldr	r2, [pc, #120]	@ (80005e8 <HAL_InitTick+0xf0>)
 8000570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000572:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000574:	4b1c      	ldr	r3, [pc, #112]	@ (80005e8 <HAL_InitTick+0xf0>)
 8000576:	2200      	movs	r2, #0
 8000578:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800057a:	4b1b      	ldr	r3, [pc, #108]	@ (80005e8 <HAL_InitTick+0xf0>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000580:	4b19      	ldr	r3, [pc, #100]	@ (80005e8 <HAL_InitTick+0xf0>)
 8000582:	2200      	movs	r2, #0
 8000584:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000586:	4818      	ldr	r0, [pc, #96]	@ (80005e8 <HAL_InitTick+0xf0>)
 8000588:	f000 ff72 	bl	8001470 <HAL_TIM_Base_Init>
 800058c:	4603      	mov	r3, r0
 800058e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000592:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000596:	2b00      	cmp	r3, #0
 8000598:	d11b      	bne.n	80005d2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800059a:	4813      	ldr	r0, [pc, #76]	@ (80005e8 <HAL_InitTick+0xf0>)
 800059c:	f000 ffc0 	bl	8001520 <HAL_TIM_Base_Start_IT>
 80005a0:	4603      	mov	r3, r0
 80005a2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80005a6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d111      	bne.n	80005d2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80005ae:	201e      	movs	r0, #30
 80005b0:	f000 f973 	bl	800089a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2b0f      	cmp	r3, #15
 80005b8:	d808      	bhi.n	80005cc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80005ba:	2200      	movs	r2, #0
 80005bc:	6879      	ldr	r1, [r7, #4]
 80005be:	201e      	movs	r0, #30
 80005c0:	f000 f94f 	bl	8000862 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005c4:	4a0a      	ldr	r2, [pc, #40]	@ (80005f0 <HAL_InitTick+0xf8>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	6013      	str	r3, [r2, #0]
 80005ca:	e002      	b.n	80005d2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80005cc:	2301      	movs	r3, #1
 80005ce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80005d2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	3738      	adds	r7, #56	@ 0x38
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40021000 	.word	0x40021000
 80005e4:	431bde83 	.word	0x431bde83
 80005e8:	200000c4 	.word	0x200000c4
 80005ec:	40000800 	.word	0x40000800
 80005f0:	20000004 	.word	0x20000004

080005f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005f8:	bf00      	nop
 80005fa:	e7fd      	b.n	80005f8 <NMI_Handler+0x4>

080005fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000600:	bf00      	nop
 8000602:	e7fd      	b.n	8000600 <HardFault_Handler+0x4>

08000604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <MemManage_Handler+0x4>

0800060c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <BusFault_Handler+0x4>

08000614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <UsageFault_Handler+0x4>

0800061c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	bc80      	pop	{r7}
 8000626:	4770      	bx	lr

08000628 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800062c:	4802      	ldr	r0, [pc, #8]	@ (8000638 <TIM4_IRQHandler+0x10>)
 800062e:	f000 ffc9 	bl	80015c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	200000c4 	.word	0x200000c4

0800063c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000640:	bf00      	nop
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr

08000648 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000648:	f7ff fff8 	bl	800063c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800064c:	480b      	ldr	r0, [pc, #44]	@ (800067c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800064e:	490c      	ldr	r1, [pc, #48]	@ (8000680 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000650:	4a0c      	ldr	r2, [pc, #48]	@ (8000684 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000652:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000654:	e002      	b.n	800065c <LoopCopyDataInit>

08000656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800065a:	3304      	adds	r3, #4

0800065c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800065c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800065e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000660:	d3f9      	bcc.n	8000656 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000662:	4a09      	ldr	r2, [pc, #36]	@ (8000688 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000664:	4c09      	ldr	r4, [pc, #36]	@ (800068c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000668:	e001      	b.n	800066e <LoopFillZerobss>

0800066a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800066a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800066c:	3204      	adds	r2, #4

0800066e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800066e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000670:	d3fb      	bcc.n	800066a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000672:	f002 fbc3 	bl	8002dfc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000676:	f7ff fd6b 	bl	8000150 <main>
  bx lr
 800067a:	4770      	bx	lr
  ldr r0, =_sdata
 800067c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000680:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000684:	08002f68 	.word	0x08002f68
  ldr r2, =_sbss
 8000688:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800068c:	20000f9c 	.word	0x20000f9c

08000690 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000690:	e7fe      	b.n	8000690 <ADC1_2_IRQHandler>
	...

08000694 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000698:	4b08      	ldr	r3, [pc, #32]	@ (80006bc <HAL_Init+0x28>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a07      	ldr	r2, [pc, #28]	@ (80006bc <HAL_Init+0x28>)
 800069e:	f043 0310 	orr.w	r3, r3, #16
 80006a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a4:	2003      	movs	r0, #3
 80006a6:	f000 f8d1 	bl	800084c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006aa:	200f      	movs	r0, #15
 80006ac:	f7ff ff24 	bl	80004f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006b0:	f7ff fea4 	bl	80003fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006b4:	2300      	movs	r3, #0
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40022000 	.word	0x40022000

080006c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006c4:	4b05      	ldr	r3, [pc, #20]	@ (80006dc <HAL_IncTick+0x1c>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	461a      	mov	r2, r3
 80006ca:	4b05      	ldr	r3, [pc, #20]	@ (80006e0 <HAL_IncTick+0x20>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4413      	add	r3, r2
 80006d0:	4a03      	ldr	r2, [pc, #12]	@ (80006e0 <HAL_IncTick+0x20>)
 80006d2:	6013      	str	r3, [r2, #0]
}
 80006d4:	bf00      	nop
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr
 80006dc:	20000008 	.word	0x20000008
 80006e0:	2000010c 	.word	0x2000010c

080006e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  return uwTick;
 80006e8:	4b02      	ldr	r3, [pc, #8]	@ (80006f4 <HAL_GetTick+0x10>)
 80006ea:	681b      	ldr	r3, [r3, #0]
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr
 80006f4:	2000010c 	.word	0x2000010c

080006f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	f003 0307 	and.w	r3, r3, #7
 8000706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000708:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <__NVIC_SetPriorityGrouping+0x44>)
 800070a:	68db      	ldr	r3, [r3, #12]
 800070c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800070e:	68ba      	ldr	r2, [r7, #8]
 8000710:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000714:	4013      	ands	r3, r2
 8000716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000720:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000724:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800072a:	4a04      	ldr	r2, [pc, #16]	@ (800073c <__NVIC_SetPriorityGrouping+0x44>)
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	60d3      	str	r3, [r2, #12]
}
 8000730:	bf00      	nop
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	bc80      	pop	{r7}
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	e000ed00 	.word	0xe000ed00

08000740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000744:	4b04      	ldr	r3, [pc, #16]	@ (8000758 <__NVIC_GetPriorityGrouping+0x18>)
 8000746:	68db      	ldr	r3, [r3, #12]
 8000748:	0a1b      	lsrs	r3, r3, #8
 800074a:	f003 0307 	and.w	r3, r3, #7
}
 800074e:	4618      	mov	r0, r3
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	e000ed00 	.word	0xe000ed00

0800075c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	2b00      	cmp	r3, #0
 800076c:	db0b      	blt.n	8000786 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	f003 021f 	and.w	r2, r3, #31
 8000774:	4906      	ldr	r1, [pc, #24]	@ (8000790 <__NVIC_EnableIRQ+0x34>)
 8000776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800077a:	095b      	lsrs	r3, r3, #5
 800077c:	2001      	movs	r0, #1
 800077e:	fa00 f202 	lsl.w	r2, r0, r2
 8000782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000786:	bf00      	nop
 8000788:	370c      	adds	r7, #12
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	e000e100 	.word	0xe000e100

08000794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	6039      	str	r1, [r7, #0]
 800079e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	db0a      	blt.n	80007be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	490c      	ldr	r1, [pc, #48]	@ (80007e0 <__NVIC_SetPriority+0x4c>)
 80007ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b2:	0112      	lsls	r2, r2, #4
 80007b4:	b2d2      	uxtb	r2, r2
 80007b6:	440b      	add	r3, r1
 80007b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007bc:	e00a      	b.n	80007d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4908      	ldr	r1, [pc, #32]	@ (80007e4 <__NVIC_SetPriority+0x50>)
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	f003 030f 	and.w	r3, r3, #15
 80007ca:	3b04      	subs	r3, #4
 80007cc:	0112      	lsls	r2, r2, #4
 80007ce:	b2d2      	uxtb	r2, r2
 80007d0:	440b      	add	r3, r1
 80007d2:	761a      	strb	r2, [r3, #24]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	e000e100 	.word	0xe000e100
 80007e4:	e000ed00 	.word	0xe000ed00

080007e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b089      	sub	sp, #36	@ 0x24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	f003 0307 	and.w	r3, r3, #7
 80007fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007fc:	69fb      	ldr	r3, [r7, #28]
 80007fe:	f1c3 0307 	rsb	r3, r3, #7
 8000802:	2b04      	cmp	r3, #4
 8000804:	bf28      	it	cs
 8000806:	2304      	movcs	r3, #4
 8000808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800080a:	69fb      	ldr	r3, [r7, #28]
 800080c:	3304      	adds	r3, #4
 800080e:	2b06      	cmp	r3, #6
 8000810:	d902      	bls.n	8000818 <NVIC_EncodePriority+0x30>
 8000812:	69fb      	ldr	r3, [r7, #28]
 8000814:	3b03      	subs	r3, #3
 8000816:	e000      	b.n	800081a <NVIC_EncodePriority+0x32>
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800081c:	f04f 32ff 	mov.w	r2, #4294967295
 8000820:	69bb      	ldr	r3, [r7, #24]
 8000822:	fa02 f303 	lsl.w	r3, r2, r3
 8000826:	43da      	mvns	r2, r3
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	401a      	ands	r2, r3
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000830:	f04f 31ff 	mov.w	r1, #4294967295
 8000834:	697b      	ldr	r3, [r7, #20]
 8000836:	fa01 f303 	lsl.w	r3, r1, r3
 800083a:	43d9      	mvns	r1, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000840:	4313      	orrs	r3, r2
         );
}
 8000842:	4618      	mov	r0, r3
 8000844:	3724      	adds	r7, #36	@ 0x24
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr

0800084c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff4f 	bl	80006f8 <__NVIC_SetPriorityGrouping>
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000862:	b580      	push	{r7, lr}
 8000864:	b086      	sub	sp, #24
 8000866:	af00      	add	r7, sp, #0
 8000868:	4603      	mov	r3, r0
 800086a:	60b9      	str	r1, [r7, #8]
 800086c:	607a      	str	r2, [r7, #4]
 800086e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000874:	f7ff ff64 	bl	8000740 <__NVIC_GetPriorityGrouping>
 8000878:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	68b9      	ldr	r1, [r7, #8]
 800087e:	6978      	ldr	r0, [r7, #20]
 8000880:	f7ff ffb2 	bl	80007e8 <NVIC_EncodePriority>
 8000884:	4602      	mov	r2, r0
 8000886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800088a:	4611      	mov	r1, r2
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff ff81 	bl	8000794 <__NVIC_SetPriority>
}
 8000892:	bf00      	nop
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b082      	sub	sp, #8
 800089e:	af00      	add	r7, sp, #0
 80008a0:	4603      	mov	r3, r0
 80008a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff ff57 	bl	800075c <__NVIC_EnableIRQ>
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b08b      	sub	sp, #44	@ 0x2c
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008c6:	2300      	movs	r3, #0
 80008c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008ca:	e169      	b.n	8000ba0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008cc:	2201      	movs	r2, #1
 80008ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	69fa      	ldr	r2, [r7, #28]
 80008dc:	4013      	ands	r3, r2
 80008de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008e0:	69ba      	ldr	r2, [r7, #24]
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	f040 8158 	bne.w	8000b9a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	4a9a      	ldr	r2, [pc, #616]	@ (8000b58 <HAL_GPIO_Init+0x2a0>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d05e      	beq.n	80009b2 <HAL_GPIO_Init+0xfa>
 80008f4:	4a98      	ldr	r2, [pc, #608]	@ (8000b58 <HAL_GPIO_Init+0x2a0>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d875      	bhi.n	80009e6 <HAL_GPIO_Init+0x12e>
 80008fa:	4a98      	ldr	r2, [pc, #608]	@ (8000b5c <HAL_GPIO_Init+0x2a4>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d058      	beq.n	80009b2 <HAL_GPIO_Init+0xfa>
 8000900:	4a96      	ldr	r2, [pc, #600]	@ (8000b5c <HAL_GPIO_Init+0x2a4>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d86f      	bhi.n	80009e6 <HAL_GPIO_Init+0x12e>
 8000906:	4a96      	ldr	r2, [pc, #600]	@ (8000b60 <HAL_GPIO_Init+0x2a8>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d052      	beq.n	80009b2 <HAL_GPIO_Init+0xfa>
 800090c:	4a94      	ldr	r2, [pc, #592]	@ (8000b60 <HAL_GPIO_Init+0x2a8>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d869      	bhi.n	80009e6 <HAL_GPIO_Init+0x12e>
 8000912:	4a94      	ldr	r2, [pc, #592]	@ (8000b64 <HAL_GPIO_Init+0x2ac>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d04c      	beq.n	80009b2 <HAL_GPIO_Init+0xfa>
 8000918:	4a92      	ldr	r2, [pc, #584]	@ (8000b64 <HAL_GPIO_Init+0x2ac>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d863      	bhi.n	80009e6 <HAL_GPIO_Init+0x12e>
 800091e:	4a92      	ldr	r2, [pc, #584]	@ (8000b68 <HAL_GPIO_Init+0x2b0>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d046      	beq.n	80009b2 <HAL_GPIO_Init+0xfa>
 8000924:	4a90      	ldr	r2, [pc, #576]	@ (8000b68 <HAL_GPIO_Init+0x2b0>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d85d      	bhi.n	80009e6 <HAL_GPIO_Init+0x12e>
 800092a:	2b12      	cmp	r3, #18
 800092c:	d82a      	bhi.n	8000984 <HAL_GPIO_Init+0xcc>
 800092e:	2b12      	cmp	r3, #18
 8000930:	d859      	bhi.n	80009e6 <HAL_GPIO_Init+0x12e>
 8000932:	a201      	add	r2, pc, #4	@ (adr r2, 8000938 <HAL_GPIO_Init+0x80>)
 8000934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000938:	080009b3 	.word	0x080009b3
 800093c:	0800098d 	.word	0x0800098d
 8000940:	0800099f 	.word	0x0800099f
 8000944:	080009e1 	.word	0x080009e1
 8000948:	080009e7 	.word	0x080009e7
 800094c:	080009e7 	.word	0x080009e7
 8000950:	080009e7 	.word	0x080009e7
 8000954:	080009e7 	.word	0x080009e7
 8000958:	080009e7 	.word	0x080009e7
 800095c:	080009e7 	.word	0x080009e7
 8000960:	080009e7 	.word	0x080009e7
 8000964:	080009e7 	.word	0x080009e7
 8000968:	080009e7 	.word	0x080009e7
 800096c:	080009e7 	.word	0x080009e7
 8000970:	080009e7 	.word	0x080009e7
 8000974:	080009e7 	.word	0x080009e7
 8000978:	080009e7 	.word	0x080009e7
 800097c:	08000995 	.word	0x08000995
 8000980:	080009a9 	.word	0x080009a9
 8000984:	4a79      	ldr	r2, [pc, #484]	@ (8000b6c <HAL_GPIO_Init+0x2b4>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d013      	beq.n	80009b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800098a:	e02c      	b.n	80009e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	68db      	ldr	r3, [r3, #12]
 8000990:	623b      	str	r3, [r7, #32]
          break;
 8000992:	e029      	b.n	80009e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	68db      	ldr	r3, [r3, #12]
 8000998:	3304      	adds	r3, #4
 800099a:	623b      	str	r3, [r7, #32]
          break;
 800099c:	e024      	b.n	80009e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	68db      	ldr	r3, [r3, #12]
 80009a2:	3308      	adds	r3, #8
 80009a4:	623b      	str	r3, [r7, #32]
          break;
 80009a6:	e01f      	b.n	80009e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	330c      	adds	r3, #12
 80009ae:	623b      	str	r3, [r7, #32]
          break;
 80009b0:	e01a      	b.n	80009e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d102      	bne.n	80009c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009ba:	2304      	movs	r3, #4
 80009bc:	623b      	str	r3, [r7, #32]
          break;
 80009be:	e013      	b.n	80009e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d105      	bne.n	80009d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009c8:	2308      	movs	r3, #8
 80009ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	69fa      	ldr	r2, [r7, #28]
 80009d0:	611a      	str	r2, [r3, #16]
          break;
 80009d2:	e009      	b.n	80009e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009d4:	2308      	movs	r3, #8
 80009d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	69fa      	ldr	r2, [r7, #28]
 80009dc:	615a      	str	r2, [r3, #20]
          break;
 80009de:	e003      	b.n	80009e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009e0:	2300      	movs	r3, #0
 80009e2:	623b      	str	r3, [r7, #32]
          break;
 80009e4:	e000      	b.n	80009e8 <HAL_GPIO_Init+0x130>
          break;
 80009e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	2bff      	cmp	r3, #255	@ 0xff
 80009ec:	d801      	bhi.n	80009f2 <HAL_GPIO_Init+0x13a>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	e001      	b.n	80009f6 <HAL_GPIO_Init+0x13e>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	3304      	adds	r3, #4
 80009f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009f8:	69bb      	ldr	r3, [r7, #24]
 80009fa:	2bff      	cmp	r3, #255	@ 0xff
 80009fc:	d802      	bhi.n	8000a04 <HAL_GPIO_Init+0x14c>
 80009fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	e002      	b.n	8000a0a <HAL_GPIO_Init+0x152>
 8000a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a06:	3b08      	subs	r3, #8
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	210f      	movs	r1, #15
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	fa01 f303 	lsl.w	r3, r1, r3
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	401a      	ands	r2, r3
 8000a1c:	6a39      	ldr	r1, [r7, #32]
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	fa01 f303 	lsl.w	r3, r1, r3
 8000a24:	431a      	orrs	r2, r3
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	f000 80b1 	beq.w	8000b9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a38:	4b4d      	ldr	r3, [pc, #308]	@ (8000b70 <HAL_GPIO_Init+0x2b8>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	4a4c      	ldr	r2, [pc, #304]	@ (8000b70 <HAL_GPIO_Init+0x2b8>)
 8000a3e:	f043 0301 	orr.w	r3, r3, #1
 8000a42:	6193      	str	r3, [r2, #24]
 8000a44:	4b4a      	ldr	r3, [pc, #296]	@ (8000b70 <HAL_GPIO_Init+0x2b8>)
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	f003 0301 	and.w	r3, r3, #1
 8000a4c:	60bb      	str	r3, [r7, #8]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a50:	4a48      	ldr	r2, [pc, #288]	@ (8000b74 <HAL_GPIO_Init+0x2bc>)
 8000a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a54:	089b      	lsrs	r3, r3, #2
 8000a56:	3302      	adds	r3, #2
 8000a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a60:	f003 0303 	and.w	r3, r3, #3
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	220f      	movs	r2, #15
 8000a68:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6c:	43db      	mvns	r3, r3
 8000a6e:	68fa      	ldr	r2, [r7, #12]
 8000a70:	4013      	ands	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	4a40      	ldr	r2, [pc, #256]	@ (8000b78 <HAL_GPIO_Init+0x2c0>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d013      	beq.n	8000aa4 <HAL_GPIO_Init+0x1ec>
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4a3f      	ldr	r2, [pc, #252]	@ (8000b7c <HAL_GPIO_Init+0x2c4>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d00d      	beq.n	8000aa0 <HAL_GPIO_Init+0x1e8>
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	4a3e      	ldr	r2, [pc, #248]	@ (8000b80 <HAL_GPIO_Init+0x2c8>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d007      	beq.n	8000a9c <HAL_GPIO_Init+0x1e4>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b84 <HAL_GPIO_Init+0x2cc>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d101      	bne.n	8000a98 <HAL_GPIO_Init+0x1e0>
 8000a94:	2303      	movs	r3, #3
 8000a96:	e006      	b.n	8000aa6 <HAL_GPIO_Init+0x1ee>
 8000a98:	2304      	movs	r3, #4
 8000a9a:	e004      	b.n	8000aa6 <HAL_GPIO_Init+0x1ee>
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	e002      	b.n	8000aa6 <HAL_GPIO_Init+0x1ee>
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	e000      	b.n	8000aa6 <HAL_GPIO_Init+0x1ee>
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000aa8:	f002 0203 	and.w	r2, r2, #3
 8000aac:	0092      	lsls	r2, r2, #2
 8000aae:	4093      	lsls	r3, r2
 8000ab0:	68fa      	ldr	r2, [r7, #12]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ab6:	492f      	ldr	r1, [pc, #188]	@ (8000b74 <HAL_GPIO_Init+0x2bc>)
 8000ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aba:	089b      	lsrs	r3, r3, #2
 8000abc:	3302      	adds	r3, #2
 8000abe:	68fa      	ldr	r2, [r7, #12]
 8000ac0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d006      	beq.n	8000ade <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000ad2:	689a      	ldr	r2, [r3, #8]
 8000ad4:	492c      	ldr	r1, [pc, #176]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	608b      	str	r3, [r1, #8]
 8000adc:	e006      	b.n	8000aec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ade:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000ae0:	689a      	ldr	r2, [r3, #8]
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	43db      	mvns	r3, r3
 8000ae6:	4928      	ldr	r1, [pc, #160]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000ae8:	4013      	ands	r3, r2
 8000aea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d006      	beq.n	8000b06 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000af8:	4b23      	ldr	r3, [pc, #140]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000afa:	68da      	ldr	r2, [r3, #12]
 8000afc:	4922      	ldr	r1, [pc, #136]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	60cb      	str	r3, [r1, #12]
 8000b04:	e006      	b.n	8000b14 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b06:	4b20      	ldr	r3, [pc, #128]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000b08:	68da      	ldr	r2, [r3, #12]
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	491e      	ldr	r1, [pc, #120]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000b10:	4013      	ands	r3, r2
 8000b12:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d006      	beq.n	8000b2e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b20:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000b22:	685a      	ldr	r2, [r3, #4]
 8000b24:	4918      	ldr	r1, [pc, #96]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	604b      	str	r3, [r1, #4]
 8000b2c:	e006      	b.n	8000b3c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b2e:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000b30:	685a      	ldr	r2, [r3, #4]
 8000b32:	69bb      	ldr	r3, [r7, #24]
 8000b34:	43db      	mvns	r3, r3
 8000b36:	4914      	ldr	r1, [pc, #80]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000b38:	4013      	ands	r3, r2
 8000b3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d021      	beq.n	8000b8c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b48:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	490e      	ldr	r1, [pc, #56]	@ (8000b88 <HAL_GPIO_Init+0x2d0>)
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	600b      	str	r3, [r1, #0]
 8000b54:	e021      	b.n	8000b9a <HAL_GPIO_Init+0x2e2>
 8000b56:	bf00      	nop
 8000b58:	10320000 	.word	0x10320000
 8000b5c:	10310000 	.word	0x10310000
 8000b60:	10220000 	.word	0x10220000
 8000b64:	10210000 	.word	0x10210000
 8000b68:	10120000 	.word	0x10120000
 8000b6c:	10110000 	.word	0x10110000
 8000b70:	40021000 	.word	0x40021000
 8000b74:	40010000 	.word	0x40010000
 8000b78:	40010800 	.word	0x40010800
 8000b7c:	40010c00 	.word	0x40010c00
 8000b80:	40011000 	.word	0x40011000
 8000b84:	40011400 	.word	0x40011400
 8000b88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bbc <HAL_GPIO_Init+0x304>)
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	69bb      	ldr	r3, [r7, #24]
 8000b92:	43db      	mvns	r3, r3
 8000b94:	4909      	ldr	r1, [pc, #36]	@ (8000bbc <HAL_GPIO_Init+0x304>)
 8000b96:	4013      	ands	r3, r2
 8000b98:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	f47f ae8e 	bne.w	80008cc <HAL_GPIO_Init+0x14>
  }
}
 8000bb0:	bf00      	nop
 8000bb2:	bf00      	nop
 8000bb4:	372c      	adds	r7, #44	@ 0x2c
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr
 8000bbc:	40010400 	.word	0x40010400

08000bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	460b      	mov	r3, r1
 8000bca:	807b      	strh	r3, [r7, #2]
 8000bcc:	4613      	mov	r3, r2
 8000bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bd0:	787b      	ldrb	r3, [r7, #1]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d003      	beq.n	8000bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bd6:	887a      	ldrh	r2, [r7, #2]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bdc:	e003      	b.n	8000be6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bde:	887b      	ldrh	r3, [r7, #2]
 8000be0:	041a      	lsls	r2, r3, #16
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	611a      	str	r2, [r3, #16]
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr

08000bf0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d101      	bne.n	8000c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e272      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	f000 8087 	beq.w	8000d1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c10:	4b92      	ldr	r3, [pc, #584]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f003 030c 	and.w	r3, r3, #12
 8000c18:	2b04      	cmp	r3, #4
 8000c1a:	d00c      	beq.n	8000c36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c1c:	4b8f      	ldr	r3, [pc, #572]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f003 030c 	and.w	r3, r3, #12
 8000c24:	2b08      	cmp	r3, #8
 8000c26:	d112      	bne.n	8000c4e <HAL_RCC_OscConfig+0x5e>
 8000c28:	4b8c      	ldr	r3, [pc, #560]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c34:	d10b      	bne.n	8000c4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c36:	4b89      	ldr	r3, [pc, #548]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d06c      	beq.n	8000d1c <HAL_RCC_OscConfig+0x12c>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d168      	bne.n	8000d1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e24c      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c56:	d106      	bne.n	8000c66 <HAL_RCC_OscConfig+0x76>
 8000c58:	4b80      	ldr	r3, [pc, #512]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a7f      	ldr	r2, [pc, #508]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c62:	6013      	str	r3, [r2, #0]
 8000c64:	e02e      	b.n	8000cc4 <HAL_RCC_OscConfig+0xd4>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d10c      	bne.n	8000c88 <HAL_RCC_OscConfig+0x98>
 8000c6e:	4b7b      	ldr	r3, [pc, #492]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a7a      	ldr	r2, [pc, #488]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c78:	6013      	str	r3, [r2, #0]
 8000c7a:	4b78      	ldr	r3, [pc, #480]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a77      	ldr	r2, [pc, #476]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	e01d      	b.n	8000cc4 <HAL_RCC_OscConfig+0xd4>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c90:	d10c      	bne.n	8000cac <HAL_RCC_OscConfig+0xbc>
 8000c92:	4b72      	ldr	r3, [pc, #456]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a71      	ldr	r2, [pc, #452]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c9c:	6013      	str	r3, [r2, #0]
 8000c9e:	4b6f      	ldr	r3, [pc, #444]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a6e      	ldr	r2, [pc, #440]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ca8:	6013      	str	r3, [r2, #0]
 8000caa:	e00b      	b.n	8000cc4 <HAL_RCC_OscConfig+0xd4>
 8000cac:	4b6b      	ldr	r3, [pc, #428]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a6a      	ldr	r2, [pc, #424]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000cb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cb6:	6013      	str	r3, [r2, #0]
 8000cb8:	4b68      	ldr	r3, [pc, #416]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a67      	ldr	r2, [pc, #412]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000cbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d013      	beq.n	8000cf4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ccc:	f7ff fd0a 	bl	80006e4 <HAL_GetTick>
 8000cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cd2:	e008      	b.n	8000ce6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cd4:	f7ff fd06 	bl	80006e4 <HAL_GetTick>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	2b64      	cmp	r3, #100	@ 0x64
 8000ce0:	d901      	bls.n	8000ce6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ce2:	2303      	movs	r3, #3
 8000ce4:	e200      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ce6:	4b5d      	ldr	r3, [pc, #372]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d0f0      	beq.n	8000cd4 <HAL_RCC_OscConfig+0xe4>
 8000cf2:	e014      	b.n	8000d1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf4:	f7ff fcf6 	bl	80006e4 <HAL_GetTick>
 8000cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cfa:	e008      	b.n	8000d0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cfc:	f7ff fcf2 	bl	80006e4 <HAL_GetTick>
 8000d00:	4602      	mov	r2, r0
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	2b64      	cmp	r3, #100	@ 0x64
 8000d08:	d901      	bls.n	8000d0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	e1ec      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d0e:	4b53      	ldr	r3, [pc, #332]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d1f0      	bne.n	8000cfc <HAL_RCC_OscConfig+0x10c>
 8000d1a:	e000      	b.n	8000d1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 0302 	and.w	r3, r3, #2
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d063      	beq.n	8000df2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d2a:	4b4c      	ldr	r3, [pc, #304]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f003 030c 	and.w	r3, r3, #12
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d00b      	beq.n	8000d4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d36:	4b49      	ldr	r3, [pc, #292]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	2b08      	cmp	r3, #8
 8000d40:	d11c      	bne.n	8000d7c <HAL_RCC_OscConfig+0x18c>
 8000d42:	4b46      	ldr	r3, [pc, #280]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d116      	bne.n	8000d7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d4e:	4b43      	ldr	r3, [pc, #268]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d005      	beq.n	8000d66 <HAL_RCC_OscConfig+0x176>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	691b      	ldr	r3, [r3, #16]
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d001      	beq.n	8000d66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	e1c0      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d66:	4b3d      	ldr	r3, [pc, #244]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	00db      	lsls	r3, r3, #3
 8000d74:	4939      	ldr	r1, [pc, #228]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000d76:	4313      	orrs	r3, r2
 8000d78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d7a:	e03a      	b.n	8000df2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	691b      	ldr	r3, [r3, #16]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d020      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d84:	4b36      	ldr	r3, [pc, #216]	@ (8000e60 <HAL_RCC_OscConfig+0x270>)
 8000d86:	2201      	movs	r2, #1
 8000d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d8a:	f7ff fcab 	bl	80006e4 <HAL_GetTick>
 8000d8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d90:	e008      	b.n	8000da4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d92:	f7ff fca7 	bl	80006e4 <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d901      	bls.n	8000da4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000da0:	2303      	movs	r3, #3
 8000da2:	e1a1      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000da4:	4b2d      	ldr	r3, [pc, #180]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f003 0302 	and.w	r3, r3, #2
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d0f0      	beq.n	8000d92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000db0:	4b2a      	ldr	r3, [pc, #168]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	695b      	ldr	r3, [r3, #20]
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	4927      	ldr	r1, [pc, #156]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	600b      	str	r3, [r1, #0]
 8000dc4:	e015      	b.n	8000df2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dc6:	4b26      	ldr	r3, [pc, #152]	@ (8000e60 <HAL_RCC_OscConfig+0x270>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dcc:	f7ff fc8a 	bl	80006e4 <HAL_GetTick>
 8000dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dd2:	e008      	b.n	8000de6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dd4:	f7ff fc86 	bl	80006e4 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d901      	bls.n	8000de6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e180      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000de6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d1f0      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f003 0308 	and.w	r3, r3, #8
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d03a      	beq.n	8000e74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d019      	beq.n	8000e3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e06:	4b17      	ldr	r3, [pc, #92]	@ (8000e64 <HAL_RCC_OscConfig+0x274>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e0c:	f7ff fc6a 	bl	80006e4 <HAL_GetTick>
 8000e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e12:	e008      	b.n	8000e26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e14:	f7ff fc66 	bl	80006e4 <HAL_GetTick>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d901      	bls.n	8000e26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e22:	2303      	movs	r3, #3
 8000e24:	e160      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e26:	4b0d      	ldr	r3, [pc, #52]	@ (8000e5c <HAL_RCC_OscConfig+0x26c>)
 8000e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d0f0      	beq.n	8000e14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e32:	2001      	movs	r0, #1
 8000e34:	f000 fafe 	bl	8001434 <RCC_Delay>
 8000e38:	e01c      	b.n	8000e74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e64 <HAL_RCC_OscConfig+0x274>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e40:	f7ff fc50 	bl	80006e4 <HAL_GetTick>
 8000e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e46:	e00f      	b.n	8000e68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e48:	f7ff fc4c 	bl	80006e4 <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d908      	bls.n	8000e68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e146      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
 8000e5a:	bf00      	nop
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	42420000 	.word	0x42420000
 8000e64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e68:	4b92      	ldr	r3, [pc, #584]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e6c:	f003 0302 	and.w	r3, r3, #2
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d1e9      	bne.n	8000e48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	f000 80a6 	beq.w	8000fce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e82:	2300      	movs	r3, #0
 8000e84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e86:	4b8b      	ldr	r3, [pc, #556]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d10d      	bne.n	8000eae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e92:	4b88      	ldr	r3, [pc, #544]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	4a87      	ldr	r2, [pc, #540]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000e98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e9c:	61d3      	str	r3, [r2, #28]
 8000e9e:	4b85      	ldr	r3, [pc, #532]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ea6:	60bb      	str	r3, [r7, #8]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eae:	4b82      	ldr	r3, [pc, #520]	@ (80010b8 <HAL_RCC_OscConfig+0x4c8>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d118      	bne.n	8000eec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eba:	4b7f      	ldr	r3, [pc, #508]	@ (80010b8 <HAL_RCC_OscConfig+0x4c8>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a7e      	ldr	r2, [pc, #504]	@ (80010b8 <HAL_RCC_OscConfig+0x4c8>)
 8000ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ec4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ec6:	f7ff fc0d 	bl	80006e4 <HAL_GetTick>
 8000eca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ecc:	e008      	b.n	8000ee0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ece:	f7ff fc09 	bl	80006e4 <HAL_GetTick>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	2b64      	cmp	r3, #100	@ 0x64
 8000eda:	d901      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000edc:	2303      	movs	r3, #3
 8000ede:	e103      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee0:	4b75      	ldr	r3, [pc, #468]	@ (80010b8 <HAL_RCC_OscConfig+0x4c8>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d0f0      	beq.n	8000ece <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d106      	bne.n	8000f02 <HAL_RCC_OscConfig+0x312>
 8000ef4:	4b6f      	ldr	r3, [pc, #444]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000ef6:	6a1b      	ldr	r3, [r3, #32]
 8000ef8:	4a6e      	ldr	r2, [pc, #440]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000efa:	f043 0301 	orr.w	r3, r3, #1
 8000efe:	6213      	str	r3, [r2, #32]
 8000f00:	e02d      	b.n	8000f5e <HAL_RCC_OscConfig+0x36e>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d10c      	bne.n	8000f24 <HAL_RCC_OscConfig+0x334>
 8000f0a:	4b6a      	ldr	r3, [pc, #424]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	6a1b      	ldr	r3, [r3, #32]
 8000f0e:	4a69      	ldr	r2, [pc, #420]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	f023 0301 	bic.w	r3, r3, #1
 8000f14:	6213      	str	r3, [r2, #32]
 8000f16:	4b67      	ldr	r3, [pc, #412]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f18:	6a1b      	ldr	r3, [r3, #32]
 8000f1a:	4a66      	ldr	r2, [pc, #408]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	f023 0304 	bic.w	r3, r3, #4
 8000f20:	6213      	str	r3, [r2, #32]
 8000f22:	e01c      	b.n	8000f5e <HAL_RCC_OscConfig+0x36e>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	2b05      	cmp	r3, #5
 8000f2a:	d10c      	bne.n	8000f46 <HAL_RCC_OscConfig+0x356>
 8000f2c:	4b61      	ldr	r3, [pc, #388]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f2e:	6a1b      	ldr	r3, [r3, #32]
 8000f30:	4a60      	ldr	r2, [pc, #384]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f32:	f043 0304 	orr.w	r3, r3, #4
 8000f36:	6213      	str	r3, [r2, #32]
 8000f38:	4b5e      	ldr	r3, [pc, #376]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f3a:	6a1b      	ldr	r3, [r3, #32]
 8000f3c:	4a5d      	ldr	r2, [pc, #372]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f3e:	f043 0301 	orr.w	r3, r3, #1
 8000f42:	6213      	str	r3, [r2, #32]
 8000f44:	e00b      	b.n	8000f5e <HAL_RCC_OscConfig+0x36e>
 8000f46:	4b5b      	ldr	r3, [pc, #364]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f48:	6a1b      	ldr	r3, [r3, #32]
 8000f4a:	4a5a      	ldr	r2, [pc, #360]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f4c:	f023 0301 	bic.w	r3, r3, #1
 8000f50:	6213      	str	r3, [r2, #32]
 8000f52:	4b58      	ldr	r3, [pc, #352]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f54:	6a1b      	ldr	r3, [r3, #32]
 8000f56:	4a57      	ldr	r2, [pc, #348]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f58:	f023 0304 	bic.w	r3, r3, #4
 8000f5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d015      	beq.n	8000f92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f66:	f7ff fbbd 	bl	80006e4 <HAL_GetTick>
 8000f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f6c:	e00a      	b.n	8000f84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f6e:	f7ff fbb9 	bl	80006e4 <HAL_GetTick>
 8000f72:	4602      	mov	r2, r0
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d901      	bls.n	8000f84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	e0b1      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f84:	4b4b      	ldr	r3, [pc, #300]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f86:	6a1b      	ldr	r3, [r3, #32]
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0ee      	beq.n	8000f6e <HAL_RCC_OscConfig+0x37e>
 8000f90:	e014      	b.n	8000fbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f92:	f7ff fba7 	bl	80006e4 <HAL_GetTick>
 8000f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f98:	e00a      	b.n	8000fb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f9a:	f7ff fba3 	bl	80006e4 <HAL_GetTick>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d901      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e09b      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fb0:	4b40      	ldr	r3, [pc, #256]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000fb2:	6a1b      	ldr	r3, [r3, #32]
 8000fb4:	f003 0302 	and.w	r3, r3, #2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1ee      	bne.n	8000f9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fbc:	7dfb      	ldrb	r3, [r7, #23]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d105      	bne.n	8000fce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000fc4:	69db      	ldr	r3, [r3, #28]
 8000fc6:	4a3b      	ldr	r2, [pc, #236]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000fc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000fcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	f000 8087 	beq.w	80010e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fd8:	4b36      	ldr	r3, [pc, #216]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f003 030c 	and.w	r3, r3, #12
 8000fe0:	2b08      	cmp	r3, #8
 8000fe2:	d061      	beq.n	80010a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	69db      	ldr	r3, [r3, #28]
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d146      	bne.n	800107a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fec:	4b33      	ldr	r3, [pc, #204]	@ (80010bc <HAL_RCC_OscConfig+0x4cc>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff2:	f7ff fb77 	bl	80006e4 <HAL_GetTick>
 8000ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ff8:	e008      	b.n	800100c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ffa:	f7ff fb73 	bl	80006e4 <HAL_GetTick>
 8000ffe:	4602      	mov	r2, r0
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	2b02      	cmp	r3, #2
 8001006:	d901      	bls.n	800100c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001008:	2303      	movs	r3, #3
 800100a:	e06d      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800100c:	4b29      	ldr	r3, [pc, #164]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d1f0      	bne.n	8000ffa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a1b      	ldr	r3, [r3, #32]
 800101c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001020:	d108      	bne.n	8001034 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001022:	4b24      	ldr	r3, [pc, #144]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	4921      	ldr	r1, [pc, #132]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8001030:	4313      	orrs	r3, r2
 8001032:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001034:	4b1f      	ldr	r3, [pc, #124]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a19      	ldr	r1, [r3, #32]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001044:	430b      	orrs	r3, r1
 8001046:	491b      	ldr	r1, [pc, #108]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 8001048:	4313      	orrs	r3, r2
 800104a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800104c:	4b1b      	ldr	r3, [pc, #108]	@ (80010bc <HAL_RCC_OscConfig+0x4cc>)
 800104e:	2201      	movs	r2, #1
 8001050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001052:	f7ff fb47 	bl	80006e4 <HAL_GetTick>
 8001056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001058:	e008      	b.n	800106c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800105a:	f7ff fb43 	bl	80006e4 <HAL_GetTick>
 800105e:	4602      	mov	r2, r0
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	2b02      	cmp	r3, #2
 8001066:	d901      	bls.n	800106c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001068:	2303      	movs	r3, #3
 800106a:	e03d      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800106c:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d0f0      	beq.n	800105a <HAL_RCC_OscConfig+0x46a>
 8001078:	e035      	b.n	80010e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800107a:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <HAL_RCC_OscConfig+0x4cc>)
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001080:	f7ff fb30 	bl	80006e4 <HAL_GetTick>
 8001084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001086:	e008      	b.n	800109a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001088:	f7ff fb2c 	bl	80006e4 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b02      	cmp	r3, #2
 8001094:	d901      	bls.n	800109a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e026      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800109a:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <HAL_RCC_OscConfig+0x4c4>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1f0      	bne.n	8001088 <HAL_RCC_OscConfig+0x498>
 80010a6:	e01e      	b.n	80010e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	69db      	ldr	r3, [r3, #28]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d107      	bne.n	80010c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
 80010b2:	e019      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40007000 	.word	0x40007000
 80010bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010c0:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <HAL_RCC_OscConfig+0x500>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d106      	bne.n	80010e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010de:	429a      	cmp	r2, r3
 80010e0:	d001      	beq.n	80010e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e000      	b.n	80010e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010e6:	2300      	movs	r3, #0
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40021000 	.word	0x40021000

080010f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d101      	bne.n	8001108 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	e0d0      	b.n	80012aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001108:	4b6a      	ldr	r3, [pc, #424]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c0>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0307 	and.w	r3, r3, #7
 8001110:	683a      	ldr	r2, [r7, #0]
 8001112:	429a      	cmp	r2, r3
 8001114:	d910      	bls.n	8001138 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001116:	4b67      	ldr	r3, [pc, #412]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f023 0207 	bic.w	r2, r3, #7
 800111e:	4965      	ldr	r1, [pc, #404]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	4313      	orrs	r3, r2
 8001124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001126:	4b63      	ldr	r3, [pc, #396]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	429a      	cmp	r2, r3
 8001132:	d001      	beq.n	8001138 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001134:	2301      	movs	r3, #1
 8001136:	e0b8      	b.n	80012aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d020      	beq.n	8001186 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 0304 	and.w	r3, r3, #4
 800114c:	2b00      	cmp	r3, #0
 800114e:	d005      	beq.n	800115c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001150:	4b59      	ldr	r3, [pc, #356]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	4a58      	ldr	r2, [pc, #352]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001156:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800115a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0308 	and.w	r3, r3, #8
 8001164:	2b00      	cmp	r3, #0
 8001166:	d005      	beq.n	8001174 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001168:	4b53      	ldr	r3, [pc, #332]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	4a52      	ldr	r2, [pc, #328]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 800116e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001172:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001174:	4b50      	ldr	r3, [pc, #320]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	494d      	ldr	r1, [pc, #308]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001182:	4313      	orrs	r3, r2
 8001184:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	2b00      	cmp	r3, #0
 8001190:	d040      	beq.n	8001214 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d107      	bne.n	80011aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800119a:	4b47      	ldr	r3, [pc, #284]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d115      	bne.n	80011d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e07f      	b.n	80012aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d107      	bne.n	80011c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011b2:	4b41      	ldr	r3, [pc, #260]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d109      	bne.n	80011d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e073      	b.n	80012aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011c2:	4b3d      	ldr	r3, [pc, #244]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d101      	bne.n	80011d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e06b      	b.n	80012aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011d2:	4b39      	ldr	r3, [pc, #228]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f023 0203 	bic.w	r2, r3, #3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	4936      	ldr	r1, [pc, #216]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 80011e0:	4313      	orrs	r3, r2
 80011e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011e4:	f7ff fa7e 	bl	80006e4 <HAL_GetTick>
 80011e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ea:	e00a      	b.n	8001202 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011ec:	f7ff fa7a 	bl	80006e4 <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e053      	b.n	80012aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001202:	4b2d      	ldr	r3, [pc, #180]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 020c 	and.w	r2, r3, #12
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	429a      	cmp	r2, r3
 8001212:	d1eb      	bne.n	80011ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001214:	4b27      	ldr	r3, [pc, #156]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0307 	and.w	r3, r3, #7
 800121c:	683a      	ldr	r2, [r7, #0]
 800121e:	429a      	cmp	r2, r3
 8001220:	d210      	bcs.n	8001244 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001222:	4b24      	ldr	r3, [pc, #144]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f023 0207 	bic.w	r2, r3, #7
 800122a:	4922      	ldr	r1, [pc, #136]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c0>)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	4313      	orrs	r3, r2
 8001230:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	d001      	beq.n	8001244 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e032      	b.n	80012aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	2b00      	cmp	r3, #0
 800124e:	d008      	beq.n	8001262 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001250:	4b19      	ldr	r3, [pc, #100]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	4916      	ldr	r1, [pc, #88]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	4313      	orrs	r3, r2
 8001260:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d009      	beq.n	8001282 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800126e:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	691b      	ldr	r3, [r3, #16]
 800127a:	00db      	lsls	r3, r3, #3
 800127c:	490e      	ldr	r1, [pc, #56]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 800127e:	4313      	orrs	r3, r2
 8001280:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001282:	f000 f821 	bl	80012c8 <HAL_RCC_GetSysClockFreq>
 8001286:	4602      	mov	r2, r0
 8001288:	4b0b      	ldr	r3, [pc, #44]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c4>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	091b      	lsrs	r3, r3, #4
 800128e:	f003 030f 	and.w	r3, r3, #15
 8001292:	490a      	ldr	r1, [pc, #40]	@ (80012bc <HAL_RCC_ClockConfig+0x1c8>)
 8001294:	5ccb      	ldrb	r3, [r1, r3]
 8001296:	fa22 f303 	lsr.w	r3, r2, r3
 800129a:	4a09      	ldr	r2, [pc, #36]	@ (80012c0 <HAL_RCC_ClockConfig+0x1cc>)
 800129c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800129e:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <HAL_RCC_ClockConfig+0x1d0>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f928 	bl	80004f8 <HAL_InitTick>

  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40022000 	.word	0x40022000
 80012b8:	40021000 	.word	0x40021000
 80012bc:	08002f30 	.word	0x08002f30
 80012c0:	20000000 	.word	0x20000000
 80012c4:	20000004 	.word	0x20000004

080012c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b087      	sub	sp, #28
 80012cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	2300      	movs	r3, #0
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	2300      	movs	r3, #0
 80012dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012de:	2300      	movs	r3, #0
 80012e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012e2:	4b1e      	ldr	r3, [pc, #120]	@ (800135c <HAL_RCC_GetSysClockFreq+0x94>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f003 030c 	and.w	r3, r3, #12
 80012ee:	2b04      	cmp	r3, #4
 80012f0:	d002      	beq.n	80012f8 <HAL_RCC_GetSysClockFreq+0x30>
 80012f2:	2b08      	cmp	r3, #8
 80012f4:	d003      	beq.n	80012fe <HAL_RCC_GetSysClockFreq+0x36>
 80012f6:	e027      	b.n	8001348 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012f8:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <HAL_RCC_GetSysClockFreq+0x98>)
 80012fa:	613b      	str	r3, [r7, #16]
      break;
 80012fc:	e027      	b.n	800134e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	0c9b      	lsrs	r3, r3, #18
 8001302:	f003 030f 	and.w	r3, r3, #15
 8001306:	4a17      	ldr	r2, [pc, #92]	@ (8001364 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001308:	5cd3      	ldrb	r3, [r2, r3]
 800130a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d010      	beq.n	8001338 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <HAL_RCC_GetSysClockFreq+0x94>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	0c5b      	lsrs	r3, r3, #17
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	4a11      	ldr	r2, [pc, #68]	@ (8001368 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001322:	5cd3      	ldrb	r3, [r2, r3]
 8001324:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a0d      	ldr	r2, [pc, #52]	@ (8001360 <HAL_RCC_GetSysClockFreq+0x98>)
 800132a:	fb03 f202 	mul.w	r2, r3, r2
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	fbb2 f3f3 	udiv	r3, r2, r3
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	e004      	b.n	8001342 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a0c      	ldr	r2, [pc, #48]	@ (800136c <HAL_RCC_GetSysClockFreq+0xa4>)
 800133c:	fb02 f303 	mul.w	r3, r2, r3
 8001340:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	613b      	str	r3, [r7, #16]
      break;
 8001346:	e002      	b.n	800134e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001348:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <HAL_RCC_GetSysClockFreq+0x98>)
 800134a:	613b      	str	r3, [r7, #16]
      break;
 800134c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800134e:	693b      	ldr	r3, [r7, #16]
}
 8001350:	4618      	mov	r0, r3
 8001352:	371c      	adds	r7, #28
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40021000 	.word	0x40021000
 8001360:	007a1200 	.word	0x007a1200
 8001364:	08002f48 	.word	0x08002f48
 8001368:	08002f58 	.word	0x08002f58
 800136c:	003d0900 	.word	0x003d0900

08001370 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001374:	4b02      	ldr	r3, [pc, #8]	@ (8001380 <HAL_RCC_GetHCLKFreq+0x10>)
 8001376:	681b      	ldr	r3, [r3, #0]
}
 8001378:	4618      	mov	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	20000000 	.word	0x20000000

08001384 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001388:	f7ff fff2 	bl	8001370 <HAL_RCC_GetHCLKFreq>
 800138c:	4602      	mov	r2, r0
 800138e:	4b05      	ldr	r3, [pc, #20]	@ (80013a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	0a1b      	lsrs	r3, r3, #8
 8001394:	f003 0307 	and.w	r3, r3, #7
 8001398:	4903      	ldr	r1, [pc, #12]	@ (80013a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800139a:	5ccb      	ldrb	r3, [r1, r3]
 800139c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40021000 	.word	0x40021000
 80013a8:	08002f40 	.word	0x08002f40

080013ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80013b0:	f7ff ffde 	bl	8001370 <HAL_RCC_GetHCLKFreq>
 80013b4:	4602      	mov	r2, r0
 80013b6:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	0adb      	lsrs	r3, r3, #11
 80013bc:	f003 0307 	and.w	r3, r3, #7
 80013c0:	4903      	ldr	r1, [pc, #12]	@ (80013d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013c2:	5ccb      	ldrb	r3, [r1, r3]
 80013c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40021000 	.word	0x40021000
 80013d0:	08002f40 	.word	0x08002f40

080013d4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	220f      	movs	r2, #15
 80013e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013e4:	4b11      	ldr	r3, [pc, #68]	@ (800142c <HAL_RCC_GetClockConfig+0x58>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f003 0203 	and.w	r2, r3, #3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013f0:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <HAL_RCC_GetClockConfig+0x58>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013fc:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <HAL_RCC_GetClockConfig+0x58>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001408:	4b08      	ldr	r3, [pc, #32]	@ (800142c <HAL_RCC_GetClockConfig+0x58>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	08db      	lsrs	r3, r3, #3
 800140e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <HAL_RCC_GetClockConfig+0x5c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0207 	and.w	r2, r3, #7
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr
 800142c:	40021000 	.word	0x40021000
 8001430:	40022000 	.word	0x40022000

08001434 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800143c:	4b0a      	ldr	r3, [pc, #40]	@ (8001468 <RCC_Delay+0x34>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0a      	ldr	r2, [pc, #40]	@ (800146c <RCC_Delay+0x38>)
 8001442:	fba2 2303 	umull	r2, r3, r2, r3
 8001446:	0a5b      	lsrs	r3, r3, #9
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	fb02 f303 	mul.w	r3, r2, r3
 800144e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001450:	bf00      	nop
  }
  while (Delay --);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	1e5a      	subs	r2, r3, #1
 8001456:	60fa      	str	r2, [r7, #12]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1f9      	bne.n	8001450 <RCC_Delay+0x1c>
}
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr
 8001468:	20000000 	.word	0x20000000
 800146c:	10624dd3 	.word	0x10624dd3

08001470 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d101      	bne.n	8001482 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e041      	b.n	8001506 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	d106      	bne.n	800149c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f000 f839 	bl	800150e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2202      	movs	r2, #2
 80014a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3304      	adds	r3, #4
 80014ac:	4619      	mov	r1, r3
 80014ae:	4610      	mov	r0, r2
 80014b0:	f000 f99c 	bl	80017ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2201      	movs	r2, #1
 80014b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2201      	movs	r2, #1
 80014c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2201      	movs	r2, #1
 80014d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2201      	movs	r2, #1
 80014d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2201      	movs	r2, #1
 80014e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2201      	movs	r2, #1
 80014e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2201      	movs	r2, #1
 80014f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2201      	movs	r2, #1
 80014f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2201      	movs	r2, #1
 8001500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800150e:	b480      	push	{r7}
 8001510:	b083      	sub	sp, #12
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr

08001520 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b01      	cmp	r3, #1
 8001532:	d001      	beq.n	8001538 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e03a      	b.n	80015ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2202      	movs	r2, #2
 800153c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	68da      	ldr	r2, [r3, #12]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f042 0201 	orr.w	r2, r2, #1
 800154e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a18      	ldr	r2, [pc, #96]	@ (80015b8 <HAL_TIM_Base_Start_IT+0x98>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d00e      	beq.n	8001578 <HAL_TIM_Base_Start_IT+0x58>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001562:	d009      	beq.n	8001578 <HAL_TIM_Base_Start_IT+0x58>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a14      	ldr	r2, [pc, #80]	@ (80015bc <HAL_TIM_Base_Start_IT+0x9c>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d004      	beq.n	8001578 <HAL_TIM_Base_Start_IT+0x58>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a13      	ldr	r2, [pc, #76]	@ (80015c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d111      	bne.n	800159c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2b06      	cmp	r3, #6
 8001588:	d010      	beq.n	80015ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f042 0201 	orr.w	r2, r2, #1
 8001598:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800159a:	e007      	b.n	80015ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f042 0201 	orr.w	r2, r2, #1
 80015aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr
 80015b8:	40012c00 	.word	0x40012c00
 80015bc:	40000400 	.word	0x40000400
 80015c0:	40000800 	.word	0x40000800

080015c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	691b      	ldr	r3, [r3, #16]
 80015da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d020      	beq.n	8001628 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d01b      	beq.n	8001628 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f06f 0202 	mvn.w	r2, #2
 80015f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d003      	beq.n	8001616 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f000 f8d1 	bl	80017b6 <HAL_TIM_IC_CaptureCallback>
 8001614:	e005      	b.n	8001622 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f000 f8c4 	bl	80017a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f000 f8d3 	bl	80017c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	2b00      	cmp	r3, #0
 8001630:	d020      	beq.n	8001674 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f003 0304 	and.w	r3, r3, #4
 8001638:	2b00      	cmp	r3, #0
 800163a:	d01b      	beq.n	8001674 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f06f 0204 	mvn.w	r2, #4
 8001644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2202      	movs	r2, #2
 800164a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 f8ab 	bl	80017b6 <HAL_TIM_IC_CaptureCallback>
 8001660:	e005      	b.n	800166e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 f89e 	bl	80017a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 f8ad 	bl	80017c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	f003 0308 	and.w	r3, r3, #8
 800167a:	2b00      	cmp	r3, #0
 800167c:	d020      	beq.n	80016c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	2b00      	cmp	r3, #0
 8001686:	d01b      	beq.n	80016c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f06f 0208 	mvn.w	r2, #8
 8001690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2204      	movs	r2, #4
 8001696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	f003 0303 	and.w	r3, r3, #3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d003      	beq.n	80016ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f000 f885 	bl	80017b6 <HAL_TIM_IC_CaptureCallback>
 80016ac:	e005      	b.n	80016ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f000 f878 	bl	80017a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f000 f887 	bl	80017c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	f003 0310 	and.w	r3, r3, #16
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d020      	beq.n	800170c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f003 0310 	and.w	r3, r3, #16
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d01b      	beq.n	800170c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f06f 0210 	mvn.w	r2, #16
 80016dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2208      	movs	r2, #8
 80016e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f000 f85f 	bl	80017b6 <HAL_TIM_IC_CaptureCallback>
 80016f8:	e005      	b.n	8001706 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 f852 	bl	80017a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f000 f861 	bl	80017c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	2b00      	cmp	r3, #0
 8001714:	d00c      	beq.n	8001730 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	2b00      	cmp	r3, #0
 800171e:	d007      	beq.n	8001730 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f06f 0201 	mvn.w	r2, #1
 8001728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7fe fe4e 	bl	80003cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001736:	2b00      	cmp	r3, #0
 8001738:	d00c      	beq.n	8001754 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001740:	2b00      	cmp	r3, #0
 8001742:	d007      	beq.n	8001754 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800174c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f000 f8c3 	bl	80018da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800175a:	2b00      	cmp	r3, #0
 800175c:	d00c      	beq.n	8001778 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001764:	2b00      	cmp	r3, #0
 8001766:	d007      	beq.n	8001778 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f831 	bl	80017da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	f003 0320 	and.w	r3, r3, #32
 800177e:	2b00      	cmp	r3, #0
 8001780:	d00c      	beq.n	800179c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	f003 0320 	and.w	r3, r3, #32
 8001788:	2b00      	cmp	r3, #0
 800178a:	d007      	beq.n	800179c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f06f 0220 	mvn.w	r2, #32
 8001794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 f896 	bl	80018c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800179c:	bf00      	nop
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr

080017b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr

080017c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr

080017da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr

080017ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4a2f      	ldr	r2, [pc, #188]	@ (80018bc <TIM_Base_SetConfig+0xd0>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d00b      	beq.n	800181c <TIM_Base_SetConfig+0x30>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800180a:	d007      	beq.n	800181c <TIM_Base_SetConfig+0x30>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a2c      	ldr	r2, [pc, #176]	@ (80018c0 <TIM_Base_SetConfig+0xd4>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d003      	beq.n	800181c <TIM_Base_SetConfig+0x30>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a2b      	ldr	r2, [pc, #172]	@ (80018c4 <TIM_Base_SetConfig+0xd8>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d108      	bne.n	800182e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	68fa      	ldr	r2, [r7, #12]
 800182a:	4313      	orrs	r3, r2
 800182c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a22      	ldr	r2, [pc, #136]	@ (80018bc <TIM_Base_SetConfig+0xd0>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d00b      	beq.n	800184e <TIM_Base_SetConfig+0x62>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800183c:	d007      	beq.n	800184e <TIM_Base_SetConfig+0x62>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a1f      	ldr	r2, [pc, #124]	@ (80018c0 <TIM_Base_SetConfig+0xd4>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d003      	beq.n	800184e <TIM_Base_SetConfig+0x62>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a1e      	ldr	r2, [pc, #120]	@ (80018c4 <TIM_Base_SetConfig+0xd8>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d108      	bne.n	8001860 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	4313      	orrs	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	695b      	ldr	r3, [r3, #20]
 800186a:	4313      	orrs	r3, r2
 800186c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a0d      	ldr	r2, [pc, #52]	@ (80018bc <TIM_Base_SetConfig+0xd0>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d103      	bne.n	8001894 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	691a      	ldr	r2, [r3, #16]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d005      	beq.n	80018b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	f023 0201 	bic.w	r2, r3, #1
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	611a      	str	r2, [r3, #16]
  }
}
 80018b2:	bf00      	nop
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	40012c00 	.word	0x40012c00
 80018c0:	40000400 	.word	0x40000400
 80018c4:	40000800 	.word	0x40000800

080018c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr

080018da <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018da:	b480      	push	{r7}
 80018dc:	b083      	sub	sp, #12
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d101      	bne.n	80018fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e042      	b.n	8001984 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001904:	b2db      	uxtb	r3, r3
 8001906:	2b00      	cmp	r3, #0
 8001908:	d106      	bne.n	8001918 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7fe fda4 	bl	8000460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2224      	movs	r2, #36	@ 0x24
 800191c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	68da      	ldr	r2, [r3, #12]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800192e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f000 f971 	bl	8001c18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	691a      	ldr	r2, [r3, #16]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001944:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	695a      	ldr	r2, [r3, #20]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001954:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	68da      	ldr	r2, [r3, #12]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001964:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2220      	movs	r2, #32
 8001970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2220      	movs	r2, #32
 8001978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08a      	sub	sp, #40	@ 0x28
 8001990:	af02      	add	r7, sp, #8
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	4613      	mov	r3, r2
 800199a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2b20      	cmp	r3, #32
 80019aa:	d175      	bne.n	8001a98 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <HAL_UART_Transmit+0x2c>
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e06e      	b.n	8001a9a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2200      	movs	r2, #0
 80019c0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2221      	movs	r2, #33	@ 0x21
 80019c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80019ca:	f7fe fe8b 	bl	80006e4 <HAL_GetTick>
 80019ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	88fa      	ldrh	r2, [r7, #6]
 80019d4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	88fa      	ldrh	r2, [r7, #6]
 80019da:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019e4:	d108      	bne.n	80019f8 <HAL_UART_Transmit+0x6c>
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d104      	bne.n	80019f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	61bb      	str	r3, [r7, #24]
 80019f6:	e003      	b.n	8001a00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001a00:	e02e      	b.n	8001a60 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2180      	movs	r1, #128	@ 0x80
 8001a0c:	68f8      	ldr	r0, [r7, #12]
 8001a0e:	f000 f848 	bl	8001aa2 <UART_WaitOnFlagUntilTimeout>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d005      	beq.n	8001a24 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2220      	movs	r2, #32
 8001a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e03a      	b.n	8001a9a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10b      	bne.n	8001a42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	461a      	mov	r2, r3
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	3302      	adds	r3, #2
 8001a3e:	61bb      	str	r3, [r7, #24]
 8001a40:	e007      	b.n	8001a52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	781a      	ldrb	r2, [r3, #0]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1cb      	bne.n	8001a02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	2200      	movs	r2, #0
 8001a72:	2140      	movs	r1, #64	@ 0x40
 8001a74:	68f8      	ldr	r0, [r7, #12]
 8001a76:	f000 f814 	bl	8001aa2 <UART_WaitOnFlagUntilTimeout>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d005      	beq.n	8001a8c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2220      	movs	r2, #32
 8001a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e006      	b.n	8001a9a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2220      	movs	r2, #32
 8001a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001a94:	2300      	movs	r3, #0
 8001a96:	e000      	b.n	8001a9a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001a98:	2302      	movs	r3, #2
  }
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3720      	adds	r7, #32
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b086      	sub	sp, #24
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	60f8      	str	r0, [r7, #12]
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	603b      	str	r3, [r7, #0]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ab2:	e03b      	b.n	8001b2c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ab4:	6a3b      	ldr	r3, [r7, #32]
 8001ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aba:	d037      	beq.n	8001b2c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001abc:	f7fe fe12 	bl	80006e4 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	6a3a      	ldr	r2, [r7, #32]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d302      	bcc.n	8001ad2 <UART_WaitOnFlagUntilTimeout+0x30>
 8001acc:	6a3b      	ldr	r3, [r7, #32]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e03a      	b.n	8001b4c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	f003 0304 	and.w	r3, r3, #4
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d023      	beq.n	8001b2c <UART_WaitOnFlagUntilTimeout+0x8a>
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	2b80      	cmp	r3, #128	@ 0x80
 8001ae8:	d020      	beq.n	8001b2c <UART_WaitOnFlagUntilTimeout+0x8a>
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	2b40      	cmp	r3, #64	@ 0x40
 8001aee:	d01d      	beq.n	8001b2c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0308 	and.w	r3, r3, #8
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d116      	bne.n	8001b2c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001b14:	68f8      	ldr	r0, [r7, #12]
 8001b16:	f000 f81d 	bl	8001b54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2208      	movs	r2, #8
 8001b1e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e00f      	b.n	8001b4c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	4013      	ands	r3, r2
 8001b36:	68ba      	ldr	r2, [r7, #8]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	bf0c      	ite	eq
 8001b3c:	2301      	moveq	r3, #1
 8001b3e:	2300      	movne	r3, #0
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	461a      	mov	r2, r3
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d0b4      	beq.n	8001ab4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3718      	adds	r7, #24
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b095      	sub	sp, #84	@ 0x54
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	330c      	adds	r3, #12
 8001b62:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b66:	e853 3f00 	ldrex	r3, [r3]
 8001b6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	330c      	adds	r3, #12
 8001b7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b7c:	643a      	str	r2, [r7, #64]	@ 0x40
 8001b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001b84:	e841 2300 	strex	r3, r2, [r1]
 8001b88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1e5      	bne.n	8001b5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	3314      	adds	r3, #20
 8001b96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b98:	6a3b      	ldr	r3, [r7, #32]
 8001b9a:	e853 3f00 	ldrex	r3, [r3]
 8001b9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f023 0301 	bic.w	r3, r3, #1
 8001ba6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	3314      	adds	r3, #20
 8001bae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001bb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001bb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bb8:	e841 2300 	strex	r3, r2, [r1]
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1e5      	bne.n	8001b90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d119      	bne.n	8001c00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	330c      	adds	r3, #12
 8001bd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	e853 3f00 	ldrex	r3, [r3]
 8001bda:	60bb      	str	r3, [r7, #8]
   return(result);
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f023 0310 	bic.w	r3, r3, #16
 8001be2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	330c      	adds	r3, #12
 8001bea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001bec:	61ba      	str	r2, [r7, #24]
 8001bee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bf0:	6979      	ldr	r1, [r7, #20]
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	e841 2300 	strex	r3, r2, [r1]
 8001bf8:	613b      	str	r3, [r7, #16]
   return(result);
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d1e5      	bne.n	8001bcc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2220      	movs	r2, #32
 8001c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001c0e:	bf00      	nop
 8001c10:	3754      	adds	r7, #84	@ 0x54
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr

08001c18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	68da      	ldr	r2, [r3, #12]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	430a      	orrs	r2, r1
 8001c34:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	691b      	ldr	r3, [r3, #16]
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	695b      	ldr	r3, [r3, #20]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001c52:	f023 030c 	bic.w	r3, r3, #12
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	6812      	ldr	r2, [r2, #0]
 8001c5a:	68b9      	ldr	r1, [r7, #8]
 8001c5c:	430b      	orrs	r3, r1
 8001c5e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	699a      	ldr	r2, [r3, #24]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a2c      	ldr	r2, [pc, #176]	@ (8001d2c <UART_SetConfig+0x114>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d103      	bne.n	8001c88 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c80:	f7ff fb94 	bl	80013ac <HAL_RCC_GetPCLK2Freq>
 8001c84:	60f8      	str	r0, [r7, #12]
 8001c86:	e002      	b.n	8001c8e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001c88:	f7ff fb7c 	bl	8001384 <HAL_RCC_GetPCLK1Freq>
 8001c8c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	4613      	mov	r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	009a      	lsls	r2, r3, #2
 8001c98:	441a      	add	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca4:	4a22      	ldr	r2, [pc, #136]	@ (8001d30 <UART_SetConfig+0x118>)
 8001ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8001caa:	095b      	lsrs	r3, r3, #5
 8001cac:	0119      	lsls	r1, r3, #4
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	4413      	add	r3, r2
 8001cb6:	009a      	lsls	r2, r3, #2
 8001cb8:	441a      	add	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <UART_SetConfig+0x118>)
 8001cc6:	fba3 0302 	umull	r0, r3, r3, r2
 8001cca:	095b      	lsrs	r3, r3, #5
 8001ccc:	2064      	movs	r0, #100	@ 0x64
 8001cce:	fb00 f303 	mul.w	r3, r0, r3
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	011b      	lsls	r3, r3, #4
 8001cd6:	3332      	adds	r3, #50	@ 0x32
 8001cd8:	4a15      	ldr	r2, [pc, #84]	@ (8001d30 <UART_SetConfig+0x118>)
 8001cda:	fba2 2303 	umull	r2, r3, r2, r3
 8001cde:	095b      	lsrs	r3, r3, #5
 8001ce0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ce4:	4419      	add	r1, r3
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	009a      	lsls	r2, r3, #2
 8001cf0:	441a      	add	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <UART_SetConfig+0x118>)
 8001cfe:	fba3 0302 	umull	r0, r3, r3, r2
 8001d02:	095b      	lsrs	r3, r3, #5
 8001d04:	2064      	movs	r0, #100	@ 0x64
 8001d06:	fb00 f303 	mul.w	r3, r0, r3
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	011b      	lsls	r3, r3, #4
 8001d0e:	3332      	adds	r3, #50	@ 0x32
 8001d10:	4a07      	ldr	r2, [pc, #28]	@ (8001d30 <UART_SetConfig+0x118>)
 8001d12:	fba2 2303 	umull	r2, r3, r2, r3
 8001d16:	095b      	lsrs	r3, r3, #5
 8001d18:	f003 020f 	and.w	r2, r3, #15
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	440a      	add	r2, r1
 8001d22:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001d24:	bf00      	nop
 8001d26:	3710      	adds	r7, #16
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40013800 	.word	0x40013800
 8001d30:	51eb851f 	.word	0x51eb851f

08001d34 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f103 0208 	add.w	r2, r3, #8
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f103 0208 	add.w	r2, r3, #8
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f103 0208 	add.w	r2, r3, #8
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001d68:	bf00      	nop
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr

08001d72 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr

08001d8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b085      	sub	sp, #20
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
 8001d92:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	68fa      	ldr	r2, [r7, #12]
 8001d9e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	1c5a      	adds	r2, r3, #1
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	601a      	str	r2, [r3, #0]
}
 8001dc6:	bf00      	nop
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6892      	ldr	r2, [r2, #8]
 8001de6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	6852      	ldr	r2, [r2, #4]
 8001df0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d103      	bne.n	8001e04 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	1e5a      	subs	r2, r3, #1
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr

08001e22 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b08c      	sub	sp, #48	@ 0x30
 8001e26:	af04      	add	r7, sp, #16
 8001e28:	60f8      	str	r0, [r7, #12]
 8001e2a:	60b9      	str	r1, [r7, #8]
 8001e2c:	603b      	str	r3, [r7, #0]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001e32:	88fb      	ldrh	r3, [r7, #6]
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 fd7a 	bl	8002930 <pvPortMalloc>
 8001e3c:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d00e      	beq.n	8001e62 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001e44:	20a0      	movs	r0, #160	@ 0xa0
 8001e46:	f000 fd73 	bl	8002930 <pvPortMalloc>
 8001e4a:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	697a      	ldr	r2, [r7, #20]
 8001e56:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e58:	e005      	b.n	8001e66 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8001e5a:	6978      	ldr	r0, [r7, #20]
 8001e5c:	f000 fe4a 	bl	8002af4 <vPortFree>
 8001e60:	e001      	b.n	8001e66 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d013      	beq.n	8001e94 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001e6c:	88fa      	ldrh	r2, [r7, #6]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	9303      	str	r3, [sp, #12]
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	9302      	str	r3, [sp, #8]
 8001e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	68b9      	ldr	r1, [r7, #8]
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	f000 f80e 	bl	8001ea4 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001e88:	69f8      	ldr	r0, [r7, #28]
 8001e8a:	f000 f8b1 	bl	8001ff0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	61bb      	str	r3, [r7, #24]
 8001e92:	e002      	b.n	8001e9a <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001e94:	f04f 33ff 	mov.w	r3, #4294967295
 8001e98:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001e9a:	69bb      	ldr	r3, [r7, #24]
    }
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3720      	adds	r7, #32
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001ebc:	3b01      	subs	r3, #1
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	f023 0307 	bic.w	r3, r3, #7
 8001eca:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	f003 0307 	and.w	r3, r3, #7
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d00b      	beq.n	8001eee <prvInitialiseNewTask+0x4a>
        __asm volatile
 8001ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001eda:	f383 8811 	msr	BASEPRI, r3
 8001ede:	f3bf 8f6f 	isb	sy
 8001ee2:	f3bf 8f4f 	dsb	sy
 8001ee6:	617b      	str	r3, [r7, #20]
    }
 8001ee8:	bf00      	nop
 8001eea:	bf00      	nop
 8001eec:	e7fd      	b.n	8001eea <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d01f      	beq.n	8001f34 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61fb      	str	r3, [r7, #28]
 8001ef8:	e012      	b.n	8001f20 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001efa:	68ba      	ldr	r2, [r7, #8]
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	4413      	add	r3, r2
 8001f00:	7819      	ldrb	r1, [r3, #0]
 8001f02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	4413      	add	r3, r2
 8001f08:	3334      	adds	r3, #52	@ 0x34
 8001f0a:	460a      	mov	r2, r1
 8001f0c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001f0e:	68ba      	ldr	r2, [r7, #8]
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	4413      	add	r3, r2
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d006      	beq.n	8001f28 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	61fb      	str	r3, [r7, #28]
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	2b0f      	cmp	r3, #15
 8001f24:	d9e9      	bls.n	8001efa <prvInitialiseNewTask+0x56>
 8001f26:	e000      	b.n	8001f2a <prvInitialiseNewTask+0x86>
            {
                break;
 8001f28:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f32:	e003      	b.n	8001f3c <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f3e:	2b06      	cmp	r3, #6
 8001f40:	d901      	bls.n	8001f46 <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001f42:	2306      	movs	r3, #6
 8001f44:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f50:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8001f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f54:	2200      	movs	r2, #0
 8001f56:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f5a:	3304      	adds	r3, #4
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff08 	bl	8001d72 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f64:	3318      	adds	r3, #24
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff ff03 	bl	8001d72 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f70:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f74:	f1c3 0207 	rsb	r2, r3, #7
 8001f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f7a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f80:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f84:	3398      	adds	r3, #152	@ 0x98
 8001f86:	2204      	movs	r2, #4
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 fed0 	bl	8002d30 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f92:	339c      	adds	r3, #156	@ 0x9c
 8001f94:	2201      	movs	r2, #1
 8001f96:	2100      	movs	r1, #0
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f000 fec9 	bl	8002d30 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8001f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa0:	334c      	adds	r3, #76	@ 0x4c
 8001fa2:	224c      	movs	r2, #76	@ 0x4c
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 fec2 	bl	8002d30 <memset>
 8001fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fae:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe4 <prvInitialiseNewTask+0x140>)
 8001fb0:	651a      	str	r2, [r3, #80]	@ 0x50
 8001fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe8 <prvInitialiseNewTask+0x144>)
 8001fb6:	655a      	str	r2, [r3, #84]	@ 0x54
 8001fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fba:	4a0c      	ldr	r2, [pc, #48]	@ (8001fec <prvInitialiseNewTask+0x148>)
 8001fbc:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	68f9      	ldr	r1, [r7, #12]
 8001fc2:	69b8      	ldr	r0, [r7, #24]
 8001fc4:	f000 fb52 	bl	800266c <pxPortInitialiseStack>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fcc:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d002      	beq.n	8001fda <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001fd8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001fda:	bf00      	nop
 8001fdc:	3720      	adds	r7, #32
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000e5c 	.word	0x20000e5c
 8001fe8:	20000ec4 	.word	0x20000ec4
 8001fec:	20000f2c 	.word	0x20000f2c

08001ff0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001ff8:	f000 fbd8 	bl	80027ac <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001ffc:	4b2a      	ldr	r3, [pc, #168]	@ (80020a8 <prvAddNewTaskToReadyList+0xb8>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	3301      	adds	r3, #1
 8002002:	4a29      	ldr	r2, [pc, #164]	@ (80020a8 <prvAddNewTaskToReadyList+0xb8>)
 8002004:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002006:	4b29      	ldr	r3, [pc, #164]	@ (80020ac <prvAddNewTaskToReadyList+0xbc>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d109      	bne.n	8002022 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800200e:	4a27      	ldr	r2, [pc, #156]	@ (80020ac <prvAddNewTaskToReadyList+0xbc>)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002014:	4b24      	ldr	r3, [pc, #144]	@ (80020a8 <prvAddNewTaskToReadyList+0xb8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d110      	bne.n	800203e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800201c:	f000 fa88 	bl	8002530 <prvInitialiseTaskLists>
 8002020:	e00d      	b.n	800203e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002022:	4b23      	ldr	r3, [pc, #140]	@ (80020b0 <prvAddNewTaskToReadyList+0xc0>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d109      	bne.n	800203e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800202a:	4b20      	ldr	r3, [pc, #128]	@ (80020ac <prvAddNewTaskToReadyList+0xbc>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002034:	429a      	cmp	r2, r3
 8002036:	d802      	bhi.n	800203e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002038:	4a1c      	ldr	r2, [pc, #112]	@ (80020ac <prvAddNewTaskToReadyList+0xbc>)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800203e:	4b1d      	ldr	r3, [pc, #116]	@ (80020b4 <prvAddNewTaskToReadyList+0xc4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	3301      	adds	r3, #1
 8002044:	4a1b      	ldr	r2, [pc, #108]	@ (80020b4 <prvAddNewTaskToReadyList+0xc4>)
 8002046:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204c:	2201      	movs	r2, #1
 800204e:	409a      	lsls	r2, r3
 8002050:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <prvAddNewTaskToReadyList+0xc8>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4313      	orrs	r3, r2
 8002056:	4a18      	ldr	r2, [pc, #96]	@ (80020b8 <prvAddNewTaskToReadyList+0xc8>)
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4a15      	ldr	r2, [pc, #84]	@ (80020bc <prvAddNewTaskToReadyList+0xcc>)
 8002068:	441a      	add	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3304      	adds	r3, #4
 800206e:	4619      	mov	r1, r3
 8002070:	4610      	mov	r0, r2
 8002072:	f7ff fe8a 	bl	8001d8a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002076:	f000 fbc9 	bl	800280c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800207a:	4b0d      	ldr	r3, [pc, #52]	@ (80020b0 <prvAddNewTaskToReadyList+0xc0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00e      	beq.n	80020a0 <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002082:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <prvAddNewTaskToReadyList+0xbc>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208c:	429a      	cmp	r2, r3
 800208e:	d207      	bcs.n	80020a0 <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002090:	4b0b      	ldr	r3, [pc, #44]	@ (80020c0 <prvAddNewTaskToReadyList+0xd0>)
 8002092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	f3bf 8f4f 	dsb	sy
 800209c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20000210 	.word	0x20000210
 80020ac:	20000110 	.word	0x20000110
 80020b0:	2000021c 	.word	0x2000021c
 80020b4:	2000022c 	.word	0x2000022c
 80020b8:	20000218 	.word	0x20000218
 80020bc:	20000114 	.word	0x20000114
 80020c0:	e000ed04 	.word	0xe000ed04

080020c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80020ca:	4b20      	ldr	r3, [pc, #128]	@ (800214c <vTaskStartScheduler+0x88>)
 80020cc:	9301      	str	r3, [sp, #4]
 80020ce:	2300      	movs	r3, #0
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2300      	movs	r3, #0
 80020d4:	2280      	movs	r2, #128	@ 0x80
 80020d6:	491e      	ldr	r1, [pc, #120]	@ (8002150 <vTaskStartScheduler+0x8c>)
 80020d8:	481e      	ldr	r0, [pc, #120]	@ (8002154 <vTaskStartScheduler+0x90>)
 80020da:	f7ff fea2 	bl	8001e22 <xTaskCreate>
 80020de:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d11b      	bne.n	800211e <vTaskStartScheduler+0x5a>
        __asm volatile
 80020e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020ea:	f383 8811 	msr	BASEPRI, r3
 80020ee:	f3bf 8f6f 	isb	sy
 80020f2:	f3bf 8f4f 	dsb	sy
 80020f6:	60bb      	str	r3, [r7, #8]
    }
 80020f8:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80020fa:	4b17      	ldr	r3, [pc, #92]	@ (8002158 <vTaskStartScheduler+0x94>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	334c      	adds	r3, #76	@ 0x4c
 8002100:	4a16      	ldr	r2, [pc, #88]	@ (800215c <vTaskStartScheduler+0x98>)
 8002102:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002104:	4b16      	ldr	r3, [pc, #88]	@ (8002160 <vTaskStartScheduler+0x9c>)
 8002106:	f04f 32ff 	mov.w	r2, #4294967295
 800210a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800210c:	4b15      	ldr	r3, [pc, #84]	@ (8002164 <vTaskStartScheduler+0xa0>)
 800210e:	2201      	movs	r2, #1
 8002110:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <vTaskStartScheduler+0xa4>)
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002118:	f000 fb28 	bl	800276c <xPortStartScheduler>
 800211c:	e00f      	b.n	800213e <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002124:	d10b      	bne.n	800213e <vTaskStartScheduler+0x7a>
        __asm volatile
 8002126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800212a:	f383 8811 	msr	BASEPRI, r3
 800212e:	f3bf 8f6f 	isb	sy
 8002132:	f3bf 8f4f 	dsb	sy
 8002136:	607b      	str	r3, [r7, #4]
    }
 8002138:	bf00      	nop
 800213a:	bf00      	nop
 800213c:	e7fd      	b.n	800213a <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800213e:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <vTaskStartScheduler+0xa8>)
 8002140:	681b      	ldr	r3, [r3, #0]
}
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000234 	.word	0x20000234
 8002150:	08002f28 	.word	0x08002f28
 8002154:	08002501 	.word	0x08002501
 8002158:	20000110 	.word	0x20000110
 800215c:	20000010 	.word	0x20000010
 8002160:	20000230 	.word	0x20000230
 8002164:	2000021c 	.word	0x2000021c
 8002168:	20000214 	.word	0x20000214
 800216c:	08002f5c 	.word	0x08002f5c

08002170 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002174:	4b04      	ldr	r3, [pc, #16]	@ (8002188 <vTaskSuspendAll+0x18>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	3301      	adds	r3, #1
 800217a:	4a03      	ldr	r2, [pc, #12]	@ (8002188 <vTaskSuspendAll+0x18>)
 800217c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800217e:	bf00      	nop
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	20000238 	.word	0x20000238

0800218c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002196:	2300      	movs	r3, #0
 8002198:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800219a:	4b42      	ldr	r3, [pc, #264]	@ (80022a4 <xTaskResumeAll+0x118>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10b      	bne.n	80021ba <xTaskResumeAll+0x2e>
        __asm volatile
 80021a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021a6:	f383 8811 	msr	BASEPRI, r3
 80021aa:	f3bf 8f6f 	isb	sy
 80021ae:	f3bf 8f4f 	dsb	sy
 80021b2:	603b      	str	r3, [r7, #0]
    }
 80021b4:	bf00      	nop
 80021b6:	bf00      	nop
 80021b8:	e7fd      	b.n	80021b6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80021ba:	f000 faf7 	bl	80027ac <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80021be:	4b39      	ldr	r3, [pc, #228]	@ (80022a4 <xTaskResumeAll+0x118>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	4a37      	ldr	r2, [pc, #220]	@ (80022a4 <xTaskResumeAll+0x118>)
 80021c6:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80021c8:	4b36      	ldr	r3, [pc, #216]	@ (80022a4 <xTaskResumeAll+0x118>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d161      	bne.n	8002294 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80021d0:	4b35      	ldr	r3, [pc, #212]	@ (80022a8 <xTaskResumeAll+0x11c>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d05d      	beq.n	8002294 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80021d8:	e02e      	b.n	8002238 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021da:	4b34      	ldr	r3, [pc, #208]	@ (80022ac <xTaskResumeAll+0x120>)
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	3318      	adds	r3, #24
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fdf2 	bl	8001dd0 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	3304      	adds	r3, #4
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fded 	bl	8001dd0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fa:	2201      	movs	r2, #1
 80021fc:	409a      	lsls	r2, r3
 80021fe:	4b2c      	ldr	r3, [pc, #176]	@ (80022b0 <xTaskResumeAll+0x124>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4313      	orrs	r3, r2
 8002204:	4a2a      	ldr	r2, [pc, #168]	@ (80022b0 <xTaskResumeAll+0x124>)
 8002206:	6013      	str	r3, [r2, #0]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800220c:	4613      	mov	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4a27      	ldr	r2, [pc, #156]	@ (80022b4 <xTaskResumeAll+0x128>)
 8002216:	441a      	add	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	3304      	adds	r3, #4
 800221c:	4619      	mov	r1, r3
 800221e:	4610      	mov	r0, r2
 8002220:	f7ff fdb3 	bl	8001d8a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002228:	4b23      	ldr	r3, [pc, #140]	@ (80022b8 <xTaskResumeAll+0x12c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222e:	429a      	cmp	r2, r3
 8002230:	d302      	bcc.n	8002238 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 8002232:	4b22      	ldr	r3, [pc, #136]	@ (80022bc <xTaskResumeAll+0x130>)
 8002234:	2201      	movs	r2, #1
 8002236:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002238:	4b1c      	ldr	r3, [pc, #112]	@ (80022ac <xTaskResumeAll+0x120>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1cc      	bne.n	80021da <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002246:	f000 f9f7 	bl	8002638 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800224a:	4b1d      	ldr	r3, [pc, #116]	@ (80022c0 <xTaskResumeAll+0x134>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d010      	beq.n	8002278 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002256:	f000 f837 	bl	80022c8 <xTaskIncrementTick>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8002260:	4b16      	ldr	r3, [pc, #88]	@ (80022bc <xTaskResumeAll+0x130>)
 8002262:	2201      	movs	r2, #1
 8002264:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3b01      	subs	r3, #1
 800226a:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1f1      	bne.n	8002256 <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8002272:	4b13      	ldr	r3, [pc, #76]	@ (80022c0 <xTaskResumeAll+0x134>)
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002278:	4b10      	ldr	r3, [pc, #64]	@ (80022bc <xTaskResumeAll+0x130>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d009      	beq.n	8002294 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002280:	2301      	movs	r3, #1
 8002282:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002284:	4b0f      	ldr	r3, [pc, #60]	@ (80022c4 <xTaskResumeAll+0x138>)
 8002286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	f3bf 8f4f 	dsb	sy
 8002290:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002294:	f000 faba 	bl	800280c <vPortExitCritical>

    return xAlreadyYielded;
 8002298:	68bb      	ldr	r3, [r7, #8]
}
 800229a:	4618      	mov	r0, r3
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000238 	.word	0x20000238
 80022a8:	20000210 	.word	0x20000210
 80022ac:	200001d0 	.word	0x200001d0
 80022b0:	20000218 	.word	0x20000218
 80022b4:	20000114 	.word	0x20000114
 80022b8:	20000110 	.word	0x20000110
 80022bc:	20000224 	.word	0x20000224
 80022c0:	20000220 	.word	0x20000220
 80022c4:	e000ed04 	.word	0xe000ed04

080022c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80022d2:	4b4f      	ldr	r3, [pc, #316]	@ (8002410 <xTaskIncrementTick+0x148>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f040 808f 	bne.w	80023fa <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80022dc:	4b4d      	ldr	r3, [pc, #308]	@ (8002414 <xTaskIncrementTick+0x14c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	3301      	adds	r3, #1
 80022e2:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80022e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002414 <xTaskIncrementTick+0x14c>)
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d121      	bne.n	8002334 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80022f0:	4b49      	ldr	r3, [pc, #292]	@ (8002418 <xTaskIncrementTick+0x150>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <xTaskIncrementTick+0x4a>
        __asm volatile
 80022fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022fe:	f383 8811 	msr	BASEPRI, r3
 8002302:	f3bf 8f6f 	isb	sy
 8002306:	f3bf 8f4f 	dsb	sy
 800230a:	603b      	str	r3, [r7, #0]
    }
 800230c:	bf00      	nop
 800230e:	bf00      	nop
 8002310:	e7fd      	b.n	800230e <xTaskIncrementTick+0x46>
 8002312:	4b41      	ldr	r3, [pc, #260]	@ (8002418 <xTaskIncrementTick+0x150>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	4b40      	ldr	r3, [pc, #256]	@ (800241c <xTaskIncrementTick+0x154>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a3e      	ldr	r2, [pc, #248]	@ (8002418 <xTaskIncrementTick+0x150>)
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	4a3e      	ldr	r2, [pc, #248]	@ (800241c <xTaskIncrementTick+0x154>)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6013      	str	r3, [r2, #0]
 8002326:	4b3e      	ldr	r3, [pc, #248]	@ (8002420 <xTaskIncrementTick+0x158>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	3301      	adds	r3, #1
 800232c:	4a3c      	ldr	r2, [pc, #240]	@ (8002420 <xTaskIncrementTick+0x158>)
 800232e:	6013      	str	r3, [r2, #0]
 8002330:	f000 f982 	bl	8002638 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002334:	4b3b      	ldr	r3, [pc, #236]	@ (8002424 <xTaskIncrementTick+0x15c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	429a      	cmp	r2, r3
 800233c:	d348      	bcc.n	80023d0 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800233e:	4b36      	ldr	r3, [pc, #216]	@ (8002418 <xTaskIncrementTick+0x150>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d104      	bne.n	8002352 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002348:	4b36      	ldr	r3, [pc, #216]	@ (8002424 <xTaskIncrementTick+0x15c>)
 800234a:	f04f 32ff 	mov.w	r2, #4294967295
 800234e:	601a      	str	r2, [r3, #0]
                    break;
 8002350:	e03e      	b.n	80023d0 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002352:	4b31      	ldr	r3, [pc, #196]	@ (8002418 <xTaskIncrementTick+0x150>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	429a      	cmp	r2, r3
 8002368:	d203      	bcs.n	8002372 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800236a:	4a2e      	ldr	r2, [pc, #184]	@ (8002424 <xTaskIncrementTick+0x15c>)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002370:	e02e      	b.n	80023d0 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	3304      	adds	r3, #4
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff fd2a 	bl	8001dd0 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002380:	2b00      	cmp	r3, #0
 8002382:	d004      	beq.n	800238e <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	3318      	adds	r3, #24
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff fd21 	bl	8001dd0 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002392:	2201      	movs	r2, #1
 8002394:	409a      	lsls	r2, r3
 8002396:	4b24      	ldr	r3, [pc, #144]	@ (8002428 <xTaskIncrementTick+0x160>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4313      	orrs	r3, r2
 800239c:	4a22      	ldr	r2, [pc, #136]	@ (8002428 <xTaskIncrementTick+0x160>)
 800239e:	6013      	str	r3, [r2, #0]
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023a4:	4613      	mov	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4a1f      	ldr	r2, [pc, #124]	@ (800242c <xTaskIncrementTick+0x164>)
 80023ae:	441a      	add	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	3304      	adds	r3, #4
 80023b4:	4619      	mov	r1, r3
 80023b6:	4610      	mov	r0, r2
 80023b8:	f7ff fce7 	bl	8001d8a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002430 <xTaskIncrementTick+0x168>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d3b9      	bcc.n	800233e <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 80023ca:	2301      	movs	r3, #1
 80023cc:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80023ce:	e7b6      	b.n	800233e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80023d0:	4b17      	ldr	r3, [pc, #92]	@ (8002430 <xTaskIncrementTick+0x168>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023d6:	4915      	ldr	r1, [pc, #84]	@ (800242c <xTaskIncrementTick+0x164>)
 80023d8:	4613      	mov	r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	4413      	add	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	440b      	add	r3, r1
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d901      	bls.n	80023ec <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 80023e8:	2301      	movs	r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80023ec:	4b11      	ldr	r3, [pc, #68]	@ (8002434 <xTaskIncrementTick+0x16c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d007      	beq.n	8002404 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 80023f4:	2301      	movs	r3, #1
 80023f6:	617b      	str	r3, [r7, #20]
 80023f8:	e004      	b.n	8002404 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80023fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002438 <xTaskIncrementTick+0x170>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	3301      	adds	r3, #1
 8002400:	4a0d      	ldr	r2, [pc, #52]	@ (8002438 <xTaskIncrementTick+0x170>)
 8002402:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002404:	697b      	ldr	r3, [r7, #20]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000238 	.word	0x20000238
 8002414:	20000214 	.word	0x20000214
 8002418:	200001c8 	.word	0x200001c8
 800241c:	200001cc 	.word	0x200001cc
 8002420:	20000228 	.word	0x20000228
 8002424:	20000230 	.word	0x20000230
 8002428:	20000218 	.word	0x20000218
 800242c:	20000114 	.word	0x20000114
 8002430:	20000110 	.word	0x20000110
 8002434:	20000224 	.word	0x20000224
 8002438:	20000220 	.word	0x20000220

0800243c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800243c:	b480      	push	{r7}
 800243e:	b087      	sub	sp, #28
 8002440:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002442:	4b29      	ldr	r3, [pc, #164]	@ (80024e8 <vTaskSwitchContext+0xac>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800244a:	4b28      	ldr	r3, [pc, #160]	@ (80024ec <vTaskSwitchContext+0xb0>)
 800244c:	2201      	movs	r2, #1
 800244e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002450:	e045      	b.n	80024de <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 8002452:	4b26      	ldr	r3, [pc, #152]	@ (80024ec <vTaskSwitchContext+0xb0>)
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002458:	4b25      	ldr	r3, [pc, #148]	@ (80024f0 <vTaskSwitchContext+0xb4>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	fab3 f383 	clz	r3, r3
 8002464:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002466:	7afb      	ldrb	r3, [r7, #11]
 8002468:	f1c3 031f 	rsb	r3, r3, #31
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	4921      	ldr	r1, [pc, #132]	@ (80024f4 <vTaskSwitchContext+0xb8>)
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	4613      	mov	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	440b      	add	r3, r1
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10b      	bne.n	800249a <vTaskSwitchContext+0x5e>
        __asm volatile
 8002482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002486:	f383 8811 	msr	BASEPRI, r3
 800248a:	f3bf 8f6f 	isb	sy
 800248e:	f3bf 8f4f 	dsb	sy
 8002492:	607b      	str	r3, [r7, #4]
    }
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	e7fd      	b.n	8002496 <vTaskSwitchContext+0x5a>
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	4613      	mov	r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	4413      	add	r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	4a13      	ldr	r2, [pc, #76]	@ (80024f4 <vTaskSwitchContext+0xb8>)
 80024a6:	4413      	add	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	685a      	ldr	r2, [r3, #4]
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	605a      	str	r2, [r3, #4]
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	3308      	adds	r3, #8
 80024bc:	429a      	cmp	r2, r3
 80024be:	d104      	bne.n	80024ca <vTaskSwitchContext+0x8e>
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	4a09      	ldr	r2, [pc, #36]	@ (80024f8 <vTaskSwitchContext+0xbc>)
 80024d2:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80024d4:	4b08      	ldr	r3, [pc, #32]	@ (80024f8 <vTaskSwitchContext+0xbc>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	334c      	adds	r3, #76	@ 0x4c
 80024da:	4a08      	ldr	r2, [pc, #32]	@ (80024fc <vTaskSwitchContext+0xc0>)
 80024dc:	6013      	str	r3, [r2, #0]
}
 80024de:	bf00      	nop
 80024e0:	371c      	adds	r7, #28
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	20000238 	.word	0x20000238
 80024ec:	20000224 	.word	0x20000224
 80024f0:	20000218 	.word	0x20000218
 80024f4:	20000114 	.word	0x20000114
 80024f8:	20000110 	.word	0x20000110
 80024fc:	20000010 	.word	0x20000010

08002500 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002508:	f000 f852 	bl	80025b0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800250c:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <prvIdleTask+0x28>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d9f9      	bls.n	8002508 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002514:	4b05      	ldr	r3, [pc, #20]	@ (800252c <prvIdleTask+0x2c>)
 8002516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	f3bf 8f4f 	dsb	sy
 8002520:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002524:	e7f0      	b.n	8002508 <prvIdleTask+0x8>
 8002526:	bf00      	nop
 8002528:	20000114 	.word	0x20000114
 800252c:	e000ed04 	.word	0xe000ed04

08002530 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002536:	2300      	movs	r3, #0
 8002538:	607b      	str	r3, [r7, #4]
 800253a:	e00c      	b.n	8002556 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	4613      	mov	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4a12      	ldr	r2, [pc, #72]	@ (8002590 <prvInitialiseTaskLists+0x60>)
 8002548:	4413      	add	r3, r2
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fbf2 	bl	8001d34 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	3301      	adds	r3, #1
 8002554:	607b      	str	r3, [r7, #4]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b06      	cmp	r3, #6
 800255a:	d9ef      	bls.n	800253c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800255c:	480d      	ldr	r0, [pc, #52]	@ (8002594 <prvInitialiseTaskLists+0x64>)
 800255e:	f7ff fbe9 	bl	8001d34 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002562:	480d      	ldr	r0, [pc, #52]	@ (8002598 <prvInitialiseTaskLists+0x68>)
 8002564:	f7ff fbe6 	bl	8001d34 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002568:	480c      	ldr	r0, [pc, #48]	@ (800259c <prvInitialiseTaskLists+0x6c>)
 800256a:	f7ff fbe3 	bl	8001d34 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800256e:	480c      	ldr	r0, [pc, #48]	@ (80025a0 <prvInitialiseTaskLists+0x70>)
 8002570:	f7ff fbe0 	bl	8001d34 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002574:	480b      	ldr	r0, [pc, #44]	@ (80025a4 <prvInitialiseTaskLists+0x74>)
 8002576:	f7ff fbdd 	bl	8001d34 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800257a:	4b0b      	ldr	r3, [pc, #44]	@ (80025a8 <prvInitialiseTaskLists+0x78>)
 800257c:	4a05      	ldr	r2, [pc, #20]	@ (8002594 <prvInitialiseTaskLists+0x64>)
 800257e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002580:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <prvInitialiseTaskLists+0x7c>)
 8002582:	4a05      	ldr	r2, [pc, #20]	@ (8002598 <prvInitialiseTaskLists+0x68>)
 8002584:	601a      	str	r2, [r3, #0]
}
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20000114 	.word	0x20000114
 8002594:	200001a0 	.word	0x200001a0
 8002598:	200001b4 	.word	0x200001b4
 800259c:	200001d0 	.word	0x200001d0
 80025a0:	200001e4 	.word	0x200001e4
 80025a4:	200001fc 	.word	0x200001fc
 80025a8:	200001c8 	.word	0x200001c8
 80025ac:	200001cc 	.word	0x200001cc

080025b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80025b6:	e019      	b.n	80025ec <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80025b8:	f000 f8f8 	bl	80027ac <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025bc:	4b10      	ldr	r3, [pc, #64]	@ (8002600 <prvCheckTasksWaitingTermination+0x50>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3304      	adds	r3, #4
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fc01 	bl	8001dd0 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80025ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002604 <prvCheckTasksWaitingTermination+0x54>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002604 <prvCheckTasksWaitingTermination+0x54>)
 80025d6:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80025d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002608 <prvCheckTasksWaitingTermination+0x58>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	3b01      	subs	r3, #1
 80025de:	4a0a      	ldr	r2, [pc, #40]	@ (8002608 <prvCheckTasksWaitingTermination+0x58>)
 80025e0:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80025e2:	f000 f913 	bl	800280c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f810 	bl	800260c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80025ec:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <prvCheckTasksWaitingTermination+0x58>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1e1      	bne.n	80025b8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	200001e4 	.word	0x200001e4
 8002604:	20000210 	.word	0x20000210
 8002608:	200001f8 	.word	0x200001f8

0800260c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	334c      	adds	r3, #76	@ 0x4c
 8002618:	4618      	mov	r0, r3
 800261a:	f000 fb91 	bl	8002d40 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	4618      	mov	r0, r3
 8002624:	f000 fa66 	bl	8002af4 <vPortFree>
                vPortFree( pxTCB );
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 fa63 	bl	8002af4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
	...

08002638 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800263c:	4b09      	ldr	r3, [pc, #36]	@ (8002664 <prvResetNextTaskUnblockTime+0x2c>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d104      	bne.n	8002650 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002646:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <prvResetNextTaskUnblockTime+0x30>)
 8002648:	f04f 32ff 	mov.w	r2, #4294967295
 800264c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800264e:	e005      	b.n	800265c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002650:	4b04      	ldr	r3, [pc, #16]	@ (8002664 <prvResetNextTaskUnblockTime+0x2c>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a03      	ldr	r2, [pc, #12]	@ (8002668 <prvResetNextTaskUnblockTime+0x30>)
 800265a:	6013      	str	r3, [r2, #0]
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr
 8002664:	200001c8 	.word	0x200001c8
 8002668:	20000230 	.word	0x20000230

0800266c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	3b04      	subs	r3, #4
 800267c:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002684:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	3b04      	subs	r3, #4
 800268a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	f023 0201 	bic.w	r2, r3, #1
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3b04      	subs	r3, #4
 800269a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800269c:	4a08      	ldr	r2, [pc, #32]	@ (80026c0 <pxPortInitialiseStack+0x54>)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	3b14      	subs	r3, #20
 80026a6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	3b20      	subs	r3, #32
 80026b2:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80026b4:	68fb      	ldr	r3, [r7, #12]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr
 80026c0:	080026c5 	.word	0x080026c5

080026c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80026ce:	4b12      	ldr	r3, [pc, #72]	@ (8002718 <prvTaskExitError+0x54>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d6:	d00b      	beq.n	80026f0 <prvTaskExitError+0x2c>
        __asm volatile
 80026d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026dc:	f383 8811 	msr	BASEPRI, r3
 80026e0:	f3bf 8f6f 	isb	sy
 80026e4:	f3bf 8f4f 	dsb	sy
 80026e8:	60fb      	str	r3, [r7, #12]
    }
 80026ea:	bf00      	nop
 80026ec:	bf00      	nop
 80026ee:	e7fd      	b.n	80026ec <prvTaskExitError+0x28>
        __asm volatile
 80026f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026f4:	f383 8811 	msr	BASEPRI, r3
 80026f8:	f3bf 8f6f 	isb	sy
 80026fc:	f3bf 8f4f 	dsb	sy
 8002700:	60bb      	str	r3, [r7, #8]
    }
 8002702:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002704:	bf00      	nop
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0fc      	beq.n	8002706 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800270c:	bf00      	nop
 800270e:	bf00      	nop
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr
 8002718:	2000000c 	.word	0x2000000c
 800271c:	00000000 	.word	0x00000000

08002720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002720:	4b07      	ldr	r3, [pc, #28]	@ (8002740 <pxCurrentTCBConst2>)
 8002722:	6819      	ldr	r1, [r3, #0]
 8002724:	6808      	ldr	r0, [r1, #0]
 8002726:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800272a:	f380 8809 	msr	PSP, r0
 800272e:	f3bf 8f6f 	isb	sy
 8002732:	f04f 0000 	mov.w	r0, #0
 8002736:	f380 8811 	msr	BASEPRI, r0
 800273a:	f04e 0e0d 	orr.w	lr, lr, #13
 800273e:	4770      	bx	lr

08002740 <pxCurrentTCBConst2>:
 8002740:	20000110 	.word	0x20000110
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002744:	bf00      	nop
 8002746:	bf00      	nop

08002748 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8002748:	4806      	ldr	r0, [pc, #24]	@ (8002764 <prvPortStartFirstTask+0x1c>)
 800274a:	6800      	ldr	r0, [r0, #0]
 800274c:	6800      	ldr	r0, [r0, #0]
 800274e:	f380 8808 	msr	MSP, r0
 8002752:	b662      	cpsie	i
 8002754:	b661      	cpsie	f
 8002756:	f3bf 8f4f 	dsb	sy
 800275a:	f3bf 8f6f 	isb	sy
 800275e:	df00      	svc	0
 8002760:	bf00      	nop
 8002762:	0000      	.short	0x0000
 8002764:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002768:	bf00      	nop
 800276a:	bf00      	nop

0800276c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
            *pucFirstUserPriorityRegister = ulOriginalPriority;
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002770:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <xPortStartScheduler+0x38>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a0b      	ldr	r2, [pc, #44]	@ (80027a4 <xPortStartScheduler+0x38>)
 8002776:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800277a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800277c:	4b09      	ldr	r3, [pc, #36]	@ (80027a4 <xPortStartScheduler+0x38>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a08      	ldr	r2, [pc, #32]	@ (80027a4 <xPortStartScheduler+0x38>)
 8002782:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002786:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002788:	f000 f8b0 	bl	80028ec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800278c:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <xPortStartScheduler+0x3c>)
 800278e:	2200      	movs	r2, #0
 8002790:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002792:	f7ff ffd9 	bl	8002748 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002796:	f7ff fe51 	bl	800243c <vTaskSwitchContext>
    prvTaskExitError();
 800279a:	f7ff ff93 	bl	80026c4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	e000ed20 	.word	0xe000ed20
 80027a8:	2000000c 	.word	0x2000000c

080027ac <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
        __asm volatile
 80027b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027b6:	f383 8811 	msr	BASEPRI, r3
 80027ba:	f3bf 8f6f 	isb	sy
 80027be:	f3bf 8f4f 	dsb	sy
 80027c2:	607b      	str	r3, [r7, #4]
    }
 80027c4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80027c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002804 <vPortEnterCritical+0x58>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	3301      	adds	r3, #1
 80027cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002804 <vPortEnterCritical+0x58>)
 80027ce:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80027d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002804 <vPortEnterCritical+0x58>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d110      	bne.n	80027fa <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80027d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <vPortEnterCritical+0x5c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00b      	beq.n	80027fa <vPortEnterCritical+0x4e>
        __asm volatile
 80027e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027e6:	f383 8811 	msr	BASEPRI, r3
 80027ea:	f3bf 8f6f 	isb	sy
 80027ee:	f3bf 8f4f 	dsb	sy
 80027f2:	603b      	str	r3, [r7, #0]
    }
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	e7fd      	b.n	80027f6 <vPortEnterCritical+0x4a>
    }
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr
 8002804:	2000000c 	.word	0x2000000c
 8002808:	e000ed04 	.word	0xe000ed04

0800280c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002812:	4b12      	ldr	r3, [pc, #72]	@ (800285c <vPortExitCritical+0x50>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10b      	bne.n	8002832 <vPortExitCritical+0x26>
        __asm volatile
 800281a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800281e:	f383 8811 	msr	BASEPRI, r3
 8002822:	f3bf 8f6f 	isb	sy
 8002826:	f3bf 8f4f 	dsb	sy
 800282a:	607b      	str	r3, [r7, #4]
    }
 800282c:	bf00      	nop
 800282e:	bf00      	nop
 8002830:	e7fd      	b.n	800282e <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002832:	4b0a      	ldr	r3, [pc, #40]	@ (800285c <vPortExitCritical+0x50>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	3b01      	subs	r3, #1
 8002838:	4a08      	ldr	r2, [pc, #32]	@ (800285c <vPortExitCritical+0x50>)
 800283a:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800283c:	4b07      	ldr	r3, [pc, #28]	@ (800285c <vPortExitCritical+0x50>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d105      	bne.n	8002850 <vPortExitCritical+0x44>
 8002844:	2300      	movs	r3, #0
 8002846:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800284e:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	2000000c 	.word	0x2000000c

08002860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002860:	f3ef 8009 	mrs	r0, PSP
 8002864:	f3bf 8f6f 	isb	sy
 8002868:	4b0d      	ldr	r3, [pc, #52]	@ (80028a0 <pxCurrentTCBConst>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002870:	6010      	str	r0, [r2, #0]
 8002872:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002876:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800287a:	f380 8811 	msr	BASEPRI, r0
 800287e:	f7ff fddd 	bl	800243c <vTaskSwitchContext>
 8002882:	f04f 0000 	mov.w	r0, #0
 8002886:	f380 8811 	msr	BASEPRI, r0
 800288a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800288e:	6819      	ldr	r1, [r3, #0]
 8002890:	6808      	ldr	r0, [r1, #0]
 8002892:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002896:	f380 8809 	msr	PSP, r0
 800289a:	f3bf 8f6f 	isb	sy
 800289e:	4770      	bx	lr

080028a0 <pxCurrentTCBConst>:
 80028a0:	20000110 	.word	0x20000110
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80028a4:	bf00      	nop
 80028a6:	bf00      	nop

080028a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
        __asm volatile
 80028ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028b2:	f383 8811 	msr	BASEPRI, r3
 80028b6:	f3bf 8f6f 	isb	sy
 80028ba:	f3bf 8f4f 	dsb	sy
 80028be:	607b      	str	r3, [r7, #4]
    }
 80028c0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80028c2:	f7ff fd01 	bl	80022c8 <xTaskIncrementTick>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d003      	beq.n	80028d4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80028cc:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <SysTick_Handler+0x40>)
 80028ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	2300      	movs	r3, #0
 80028d6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	f383 8811 	msr	BASEPRI, r3
    }
 80028de:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80028e0:	bf00      	nop
 80028e2:	3708      	adds	r7, #8
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	e000ed04 	.word	0xe000ed04

080028ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80028f0:	4b0a      	ldr	r3, [pc, #40]	@ (800291c <vPortSetupTimerInterrupt+0x30>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80028f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002920 <vPortSetupTimerInterrupt+0x34>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80028fc:	4b09      	ldr	r3, [pc, #36]	@ (8002924 <vPortSetupTimerInterrupt+0x38>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a09      	ldr	r2, [pc, #36]	@ (8002928 <vPortSetupTimerInterrupt+0x3c>)
 8002902:	fba2 2303 	umull	r2, r3, r2, r3
 8002906:	099b      	lsrs	r3, r3, #6
 8002908:	4a08      	ldr	r2, [pc, #32]	@ (800292c <vPortSetupTimerInterrupt+0x40>)
 800290a:	3b01      	subs	r3, #1
 800290c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800290e:	4b03      	ldr	r3, [pc, #12]	@ (800291c <vPortSetupTimerInterrupt+0x30>)
 8002910:	2207      	movs	r2, #7
 8002912:	601a      	str	r2, [r3, #0]
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr
 800291c:	e000e010 	.word	0xe000e010
 8002920:	e000e018 	.word	0xe000e018
 8002924:	20000000 	.word	0x20000000
 8002928:	10624dd3 	.word	0x10624dd3
 800292c:	e000e014 	.word	0xe000e014

08002930 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b08a      	sub	sp, #40	@ 0x28
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8002938:	2300      	movs	r3, #0
 800293a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800293c:	f7ff fc18 	bl	8002170 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002940:	4b66      	ldr	r3, [pc, #408]	@ (8002adc <pvPortMalloc+0x1ac>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002948:	f000 f938 	bl	8002bbc <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800294c:	4b64      	ldr	r3, [pc, #400]	@ (8002ae0 <pvPortMalloc+0x1b0>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4013      	ands	r3, r2
 8002954:	2b00      	cmp	r3, #0
 8002956:	f040 80a9 	bne.w	8002aac <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d02e      	beq.n	80029be <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8002960:	2208      	movs	r2, #8
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	429a      	cmp	r2, r3
 800296a:	d228      	bcs.n	80029be <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800296c:	2208      	movs	r2, #8
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4413      	add	r3, r2
 8002972:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	2b00      	cmp	r3, #0
 800297c:	d022      	beq.n	80029c4 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f023 0307 	bic.w	r3, r3, #7
 8002984:	3308      	adds	r3, #8
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	429a      	cmp	r2, r3
 800298a:	d215      	bcs.n	80029b8 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f023 0307 	bic.w	r3, r3, #7
 8002992:	3308      	adds	r3, #8
 8002994:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f003 0307 	and.w	r3, r3, #7
 800299c:	2b00      	cmp	r3, #0
 800299e:	d011      	beq.n	80029c4 <pvPortMalloc+0x94>
        __asm volatile
 80029a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029a4:	f383 8811 	msr	BASEPRI, r3
 80029a8:	f3bf 8f6f 	isb	sy
 80029ac:	f3bf 8f4f 	dsb	sy
 80029b0:	617b      	str	r3, [r7, #20]
    }
 80029b2:	bf00      	nop
 80029b4:	bf00      	nop
 80029b6:	e7fd      	b.n	80029b4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80029bc:	e002      	b.n	80029c4 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	607b      	str	r3, [r7, #4]
 80029c2:	e000      	b.n	80029c6 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80029c4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d06f      	beq.n	8002aac <pvPortMalloc+0x17c>
 80029cc:	4b45      	ldr	r3, [pc, #276]	@ (8002ae4 <pvPortMalloc+0x1b4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d86a      	bhi.n	8002aac <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80029d6:	4b44      	ldr	r3, [pc, #272]	@ (8002ae8 <pvPortMalloc+0x1b8>)
 80029d8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80029da:	4b43      	ldr	r3, [pc, #268]	@ (8002ae8 <pvPortMalloc+0x1b8>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029e0:	e004      	b.n	80029ec <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80029e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d903      	bls.n	80029fe <pvPortMalloc+0xce>
 80029f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f1      	bne.n	80029e2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80029fe:	4b37      	ldr	r3, [pc, #220]	@ (8002adc <pvPortMalloc+0x1ac>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d051      	beq.n	8002aac <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002a08:	6a3b      	ldr	r3, [r7, #32]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2208      	movs	r2, #8
 8002a0e:	4413      	add	r3, r2
 8002a10:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	6a3b      	ldr	r3, [r7, #32]
 8002a18:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1c:	685a      	ldr	r2, [r3, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	1ad2      	subs	r2, r2, r3
 8002a22:	2308      	movs	r3, #8
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d920      	bls.n	8002a6c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4413      	add	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	f003 0307 	and.w	r3, r3, #7
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00b      	beq.n	8002a54 <pvPortMalloc+0x124>
        __asm volatile
 8002a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a40:	f383 8811 	msr	BASEPRI, r3
 8002a44:	f3bf 8f6f 	isb	sy
 8002a48:	f3bf 8f4f 	dsb	sy
 8002a4c:	613b      	str	r3, [r7, #16]
    }
 8002a4e:	bf00      	nop
 8002a50:	bf00      	nop
 8002a52:	e7fd      	b.n	8002a50 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	685a      	ldr	r2, [r3, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	1ad2      	subs	r2, r2, r3
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002a66:	69b8      	ldr	r0, [r7, #24]
 8002a68:	f000 f90a 	bl	8002c80 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae4 <pvPortMalloc+0x1b4>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae4 <pvPortMalloc+0x1b4>)
 8002a78:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae4 <pvPortMalloc+0x1b4>)
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002aec <pvPortMalloc+0x1bc>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d203      	bcs.n	8002a8e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002a86:	4b17      	ldr	r3, [pc, #92]	@ (8002ae4 <pvPortMalloc+0x1b4>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a18      	ldr	r2, [pc, #96]	@ (8002aec <pvPortMalloc+0x1bc>)
 8002a8c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	4b13      	ldr	r3, [pc, #76]	@ (8002ae0 <pvPortMalloc+0x1b0>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	431a      	orrs	r2, r3
 8002a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002aa2:	4b13      	ldr	r3, [pc, #76]	@ (8002af0 <pvPortMalloc+0x1c0>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	4a11      	ldr	r2, [pc, #68]	@ (8002af0 <pvPortMalloc+0x1c0>)
 8002aaa:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002aac:	f7ff fb6e 	bl	800218c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00b      	beq.n	8002ad2 <pvPortMalloc+0x1a2>
        __asm volatile
 8002aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002abe:	f383 8811 	msr	BASEPRI, r3
 8002ac2:	f3bf 8f6f 	isb	sy
 8002ac6:	f3bf 8f4f 	dsb	sy
 8002aca:	60fb      	str	r3, [r7, #12]
    }
 8002acc:	bf00      	nop
 8002ace:	bf00      	nop
 8002ad0:	e7fd      	b.n	8002ace <pvPortMalloc+0x19e>
    return pvReturn;
 8002ad2:	69fb      	ldr	r3, [r7, #28]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3728      	adds	r7, #40	@ 0x28
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	20000e44 	.word	0x20000e44
 8002ae0:	20000e58 	.word	0x20000e58
 8002ae4:	20000e48 	.word	0x20000e48
 8002ae8:	20000e3c 	.word	0x20000e3c
 8002aec:	20000e4c 	.word	0x20000e4c
 8002af0:	20000e50 	.word	0x20000e50

08002af4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d04f      	beq.n	8002ba6 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002b06:	2308      	movs	r3, #8
 8002b08:	425b      	negs	r3, r3
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	4b25      	ldr	r3, [pc, #148]	@ (8002bb0 <vPortFree+0xbc>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10b      	bne.n	8002b3a <vPortFree+0x46>
        __asm volatile
 8002b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b26:	f383 8811 	msr	BASEPRI, r3
 8002b2a:	f3bf 8f6f 	isb	sy
 8002b2e:	f3bf 8f4f 	dsb	sy
 8002b32:	60fb      	str	r3, [r7, #12]
    }
 8002b34:	bf00      	nop
 8002b36:	bf00      	nop
 8002b38:	e7fd      	b.n	8002b36 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00b      	beq.n	8002b5a <vPortFree+0x66>
        __asm volatile
 8002b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b46:	f383 8811 	msr	BASEPRI, r3
 8002b4a:	f3bf 8f6f 	isb	sy
 8002b4e:	f3bf 8f4f 	dsb	sy
 8002b52:	60bb      	str	r3, [r7, #8]
    }
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	e7fd      	b.n	8002b56 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	4b14      	ldr	r3, [pc, #80]	@ (8002bb0 <vPortFree+0xbc>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4013      	ands	r3, r2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d01e      	beq.n	8002ba6 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d11a      	bne.n	8002ba6 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb0 <vPortFree+0xbc>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8002b80:	f7ff faf6 	bl	8002170 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb4 <vPortFree+0xc0>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4413      	add	r3, r2
 8002b8e:	4a09      	ldr	r2, [pc, #36]	@ (8002bb4 <vPortFree+0xc0>)
 8002b90:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b92:	6938      	ldr	r0, [r7, #16]
 8002b94:	f000 f874 	bl	8002c80 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002b98:	4b07      	ldr	r3, [pc, #28]	@ (8002bb8 <vPortFree+0xc4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	4a06      	ldr	r2, [pc, #24]	@ (8002bb8 <vPortFree+0xc4>)
 8002ba0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002ba2:	f7ff faf3 	bl	800218c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002ba6:	bf00      	nop
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20000e58 	.word	0x20000e58
 8002bb4:	20000e48 	.word	0x20000e48
 8002bb8:	20000e54 	.word	0x20000e54

08002bbc <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002bc2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002bc6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8002bc8:	4b27      	ldr	r3, [pc, #156]	@ (8002c68 <prvHeapInit+0xac>)
 8002bca:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f003 0307 	and.w	r3, r3, #7
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00c      	beq.n	8002bf0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	3307      	adds	r3, #7
 8002bda:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f023 0307 	bic.w	r3, r3, #7
 8002be2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002be4:	68ba      	ldr	r2, [r7, #8]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	4a1f      	ldr	r2, [pc, #124]	@ (8002c68 <prvHeapInit+0xac>)
 8002bec:	4413      	add	r3, r2
 8002bee:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8002c6c <prvHeapInit+0xb0>)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8002c6c <prvHeapInit+0xb0>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	4413      	add	r3, r2
 8002c06:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8002c08:	2208      	movs	r2, #8
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1a9b      	subs	r3, r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0307 	bic.w	r3, r3, #7
 8002c16:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4a15      	ldr	r2, [pc, #84]	@ (8002c70 <prvHeapInit+0xb4>)
 8002c1c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8002c1e:	4b14      	ldr	r3, [pc, #80]	@ (8002c70 <prvHeapInit+0xb4>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2200      	movs	r2, #0
 8002c24:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8002c26:	4b12      	ldr	r3, [pc, #72]	@ (8002c70 <prvHeapInit+0xb4>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	1ad2      	subs	r2, r2, r3
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c70 <prvHeapInit+0xb4>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	4a0a      	ldr	r2, [pc, #40]	@ (8002c74 <prvHeapInit+0xb8>)
 8002c4a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	4a09      	ldr	r2, [pc, #36]	@ (8002c78 <prvHeapInit+0xbc>)
 8002c52:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002c54:	4b09      	ldr	r3, [pc, #36]	@ (8002c7c <prvHeapInit+0xc0>)
 8002c56:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002c5a:	601a      	str	r2, [r3, #0]
}
 8002c5c:	bf00      	nop
 8002c5e:	3714      	adds	r7, #20
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	2000023c 	.word	0x2000023c
 8002c6c:	20000e3c 	.word	0x20000e3c
 8002c70:	20000e44 	.word	0x20000e44
 8002c74:	20000e4c 	.word	0x20000e4c
 8002c78:	20000e48 	.word	0x20000e48
 8002c7c:	20000e58 	.word	0x20000e58

08002c80 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002c88:	4b27      	ldr	r3, [pc, #156]	@ (8002d28 <prvInsertBlockIntoFreeList+0xa8>)
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	e002      	b.n	8002c94 <prvInsertBlockIntoFreeList+0x14>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d8f7      	bhi.n	8002c8e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	4413      	add	r3, r2
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d108      	bne.n	8002cc2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	441a      	add	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	441a      	add	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d118      	bne.n	8002d08 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	4b14      	ldr	r3, [pc, #80]	@ (8002d2c <prvInsertBlockIntoFreeList+0xac>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d00d      	beq.n	8002cfe <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	441a      	add	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	e008      	b.n	8002d10 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <prvInsertBlockIntoFreeList+0xac>)
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	e003      	b.n	8002d10 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002d10:	68fa      	ldr	r2, [r7, #12]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d002      	beq.n	8002d1e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002d1e:	bf00      	nop
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr
 8002d28:	20000e3c 	.word	0x20000e3c
 8002d2c:	20000e44 	.word	0x20000e44

08002d30 <memset>:
 8002d30:	4603      	mov	r3, r0
 8002d32:	4402      	add	r2, r0
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d100      	bne.n	8002d3a <memset+0xa>
 8002d38:	4770      	bx	lr
 8002d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d3e:	e7f9      	b.n	8002d34 <memset+0x4>

08002d40 <_reclaim_reent>:
 8002d40:	4b2d      	ldr	r3, [pc, #180]	@ (8002df8 <_reclaim_reent+0xb8>)
 8002d42:	b570      	push	{r4, r5, r6, lr}
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4604      	mov	r4, r0
 8002d48:	4283      	cmp	r3, r0
 8002d4a:	d053      	beq.n	8002df4 <_reclaim_reent+0xb4>
 8002d4c:	69c3      	ldr	r3, [r0, #28]
 8002d4e:	b31b      	cbz	r3, 8002d98 <_reclaim_reent+0x58>
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	b163      	cbz	r3, 8002d6e <_reclaim_reent+0x2e>
 8002d54:	2500      	movs	r5, #0
 8002d56:	69e3      	ldr	r3, [r4, #28]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	5959      	ldr	r1, [r3, r5]
 8002d5c:	b9b1      	cbnz	r1, 8002d8c <_reclaim_reent+0x4c>
 8002d5e:	3504      	adds	r5, #4
 8002d60:	2d80      	cmp	r5, #128	@ 0x80
 8002d62:	d1f8      	bne.n	8002d56 <_reclaim_reent+0x16>
 8002d64:	69e3      	ldr	r3, [r4, #28]
 8002d66:	4620      	mov	r0, r4
 8002d68:	68d9      	ldr	r1, [r3, #12]
 8002d6a:	f000 f86d 	bl	8002e48 <_free_r>
 8002d6e:	69e3      	ldr	r3, [r4, #28]
 8002d70:	6819      	ldr	r1, [r3, #0]
 8002d72:	b111      	cbz	r1, 8002d7a <_reclaim_reent+0x3a>
 8002d74:	4620      	mov	r0, r4
 8002d76:	f000 f867 	bl	8002e48 <_free_r>
 8002d7a:	69e3      	ldr	r3, [r4, #28]
 8002d7c:	689d      	ldr	r5, [r3, #8]
 8002d7e:	b15d      	cbz	r5, 8002d98 <_reclaim_reent+0x58>
 8002d80:	4629      	mov	r1, r5
 8002d82:	4620      	mov	r0, r4
 8002d84:	682d      	ldr	r5, [r5, #0]
 8002d86:	f000 f85f 	bl	8002e48 <_free_r>
 8002d8a:	e7f8      	b.n	8002d7e <_reclaim_reent+0x3e>
 8002d8c:	680e      	ldr	r6, [r1, #0]
 8002d8e:	4620      	mov	r0, r4
 8002d90:	f000 f85a 	bl	8002e48 <_free_r>
 8002d94:	4631      	mov	r1, r6
 8002d96:	e7e1      	b.n	8002d5c <_reclaim_reent+0x1c>
 8002d98:	6961      	ldr	r1, [r4, #20]
 8002d9a:	b111      	cbz	r1, 8002da2 <_reclaim_reent+0x62>
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	f000 f853 	bl	8002e48 <_free_r>
 8002da2:	69e1      	ldr	r1, [r4, #28]
 8002da4:	b111      	cbz	r1, 8002dac <_reclaim_reent+0x6c>
 8002da6:	4620      	mov	r0, r4
 8002da8:	f000 f84e 	bl	8002e48 <_free_r>
 8002dac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002dae:	b111      	cbz	r1, 8002db6 <_reclaim_reent+0x76>
 8002db0:	4620      	mov	r0, r4
 8002db2:	f000 f849 	bl	8002e48 <_free_r>
 8002db6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002db8:	b111      	cbz	r1, 8002dc0 <_reclaim_reent+0x80>
 8002dba:	4620      	mov	r0, r4
 8002dbc:	f000 f844 	bl	8002e48 <_free_r>
 8002dc0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002dc2:	b111      	cbz	r1, 8002dca <_reclaim_reent+0x8a>
 8002dc4:	4620      	mov	r0, r4
 8002dc6:	f000 f83f 	bl	8002e48 <_free_r>
 8002dca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002dcc:	b111      	cbz	r1, 8002dd4 <_reclaim_reent+0x94>
 8002dce:	4620      	mov	r0, r4
 8002dd0:	f000 f83a 	bl	8002e48 <_free_r>
 8002dd4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002dd6:	b111      	cbz	r1, 8002dde <_reclaim_reent+0x9e>
 8002dd8:	4620      	mov	r0, r4
 8002dda:	f000 f835 	bl	8002e48 <_free_r>
 8002dde:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002de0:	b111      	cbz	r1, 8002de8 <_reclaim_reent+0xa8>
 8002de2:	4620      	mov	r0, r4
 8002de4:	f000 f830 	bl	8002e48 <_free_r>
 8002de8:	6a23      	ldr	r3, [r4, #32]
 8002dea:	b11b      	cbz	r3, 8002df4 <_reclaim_reent+0xb4>
 8002dec:	4620      	mov	r0, r4
 8002dee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002df2:	4718      	bx	r3
 8002df4:	bd70      	pop	{r4, r5, r6, pc}
 8002df6:	bf00      	nop
 8002df8:	20000010 	.word	0x20000010

08002dfc <__libc_init_array>:
 8002dfc:	b570      	push	{r4, r5, r6, lr}
 8002dfe:	2600      	movs	r6, #0
 8002e00:	4d0c      	ldr	r5, [pc, #48]	@ (8002e34 <__libc_init_array+0x38>)
 8002e02:	4c0d      	ldr	r4, [pc, #52]	@ (8002e38 <__libc_init_array+0x3c>)
 8002e04:	1b64      	subs	r4, r4, r5
 8002e06:	10a4      	asrs	r4, r4, #2
 8002e08:	42a6      	cmp	r6, r4
 8002e0a:	d109      	bne.n	8002e20 <__libc_init_array+0x24>
 8002e0c:	f000 f870 	bl	8002ef0 <_init>
 8002e10:	2600      	movs	r6, #0
 8002e12:	4d0a      	ldr	r5, [pc, #40]	@ (8002e3c <__libc_init_array+0x40>)
 8002e14:	4c0a      	ldr	r4, [pc, #40]	@ (8002e40 <__libc_init_array+0x44>)
 8002e16:	1b64      	subs	r4, r4, r5
 8002e18:	10a4      	asrs	r4, r4, #2
 8002e1a:	42a6      	cmp	r6, r4
 8002e1c:	d105      	bne.n	8002e2a <__libc_init_array+0x2e>
 8002e1e:	bd70      	pop	{r4, r5, r6, pc}
 8002e20:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e24:	4798      	blx	r3
 8002e26:	3601      	adds	r6, #1
 8002e28:	e7ee      	b.n	8002e08 <__libc_init_array+0xc>
 8002e2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e2e:	4798      	blx	r3
 8002e30:	3601      	adds	r6, #1
 8002e32:	e7f2      	b.n	8002e1a <__libc_init_array+0x1e>
 8002e34:	08002f60 	.word	0x08002f60
 8002e38:	08002f60 	.word	0x08002f60
 8002e3c:	08002f60 	.word	0x08002f60
 8002e40:	08002f64 	.word	0x08002f64

08002e44 <__retarget_lock_acquire_recursive>:
 8002e44:	4770      	bx	lr

08002e46 <__retarget_lock_release_recursive>:
 8002e46:	4770      	bx	lr

08002e48 <_free_r>:
 8002e48:	b538      	push	{r3, r4, r5, lr}
 8002e4a:	4605      	mov	r5, r0
 8002e4c:	2900      	cmp	r1, #0
 8002e4e:	d040      	beq.n	8002ed2 <_free_r+0x8a>
 8002e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e54:	1f0c      	subs	r4, r1, #4
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	bfb8      	it	lt
 8002e5a:	18e4      	addlt	r4, r4, r3
 8002e5c:	f000 f83c 	bl	8002ed8 <__malloc_lock>
 8002e60:	4a1c      	ldr	r2, [pc, #112]	@ (8002ed4 <_free_r+0x8c>)
 8002e62:	6813      	ldr	r3, [r2, #0]
 8002e64:	b933      	cbnz	r3, 8002e74 <_free_r+0x2c>
 8002e66:	6063      	str	r3, [r4, #4]
 8002e68:	6014      	str	r4, [r2, #0]
 8002e6a:	4628      	mov	r0, r5
 8002e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e70:	f000 b838 	b.w	8002ee4 <__malloc_unlock>
 8002e74:	42a3      	cmp	r3, r4
 8002e76:	d908      	bls.n	8002e8a <_free_r+0x42>
 8002e78:	6820      	ldr	r0, [r4, #0]
 8002e7a:	1821      	adds	r1, r4, r0
 8002e7c:	428b      	cmp	r3, r1
 8002e7e:	bf01      	itttt	eq
 8002e80:	6819      	ldreq	r1, [r3, #0]
 8002e82:	685b      	ldreq	r3, [r3, #4]
 8002e84:	1809      	addeq	r1, r1, r0
 8002e86:	6021      	streq	r1, [r4, #0]
 8002e88:	e7ed      	b.n	8002e66 <_free_r+0x1e>
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	b10b      	cbz	r3, 8002e94 <_free_r+0x4c>
 8002e90:	42a3      	cmp	r3, r4
 8002e92:	d9fa      	bls.n	8002e8a <_free_r+0x42>
 8002e94:	6811      	ldr	r1, [r2, #0]
 8002e96:	1850      	adds	r0, r2, r1
 8002e98:	42a0      	cmp	r0, r4
 8002e9a:	d10b      	bne.n	8002eb4 <_free_r+0x6c>
 8002e9c:	6820      	ldr	r0, [r4, #0]
 8002e9e:	4401      	add	r1, r0
 8002ea0:	1850      	adds	r0, r2, r1
 8002ea2:	4283      	cmp	r3, r0
 8002ea4:	6011      	str	r1, [r2, #0]
 8002ea6:	d1e0      	bne.n	8002e6a <_free_r+0x22>
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	4408      	add	r0, r1
 8002eae:	6010      	str	r0, [r2, #0]
 8002eb0:	6053      	str	r3, [r2, #4]
 8002eb2:	e7da      	b.n	8002e6a <_free_r+0x22>
 8002eb4:	d902      	bls.n	8002ebc <_free_r+0x74>
 8002eb6:	230c      	movs	r3, #12
 8002eb8:	602b      	str	r3, [r5, #0]
 8002eba:	e7d6      	b.n	8002e6a <_free_r+0x22>
 8002ebc:	6820      	ldr	r0, [r4, #0]
 8002ebe:	1821      	adds	r1, r4, r0
 8002ec0:	428b      	cmp	r3, r1
 8002ec2:	bf01      	itttt	eq
 8002ec4:	6819      	ldreq	r1, [r3, #0]
 8002ec6:	685b      	ldreq	r3, [r3, #4]
 8002ec8:	1809      	addeq	r1, r1, r0
 8002eca:	6021      	streq	r1, [r4, #0]
 8002ecc:	6063      	str	r3, [r4, #4]
 8002ece:	6054      	str	r4, [r2, #4]
 8002ed0:	e7cb      	b.n	8002e6a <_free_r+0x22>
 8002ed2:	bd38      	pop	{r3, r4, r5, pc}
 8002ed4:	20000f98 	.word	0x20000f98

08002ed8 <__malloc_lock>:
 8002ed8:	4801      	ldr	r0, [pc, #4]	@ (8002ee0 <__malloc_lock+0x8>)
 8002eda:	f7ff bfb3 	b.w	8002e44 <__retarget_lock_acquire_recursive>
 8002ede:	bf00      	nop
 8002ee0:	20000f94 	.word	0x20000f94

08002ee4 <__malloc_unlock>:
 8002ee4:	4801      	ldr	r0, [pc, #4]	@ (8002eec <__malloc_unlock+0x8>)
 8002ee6:	f7ff bfae 	b.w	8002e46 <__retarget_lock_release_recursive>
 8002eea:	bf00      	nop
 8002eec:	20000f94 	.word	0x20000f94

08002ef0 <_init>:
 8002ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ef2:	bf00      	nop
 8002ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ef6:	bc08      	pop	{r3}
 8002ef8:	469e      	mov	lr, r3
 8002efa:	4770      	bx	lr

08002efc <_fini>:
 8002efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efe:	bf00      	nop
 8002f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f02:	bc08      	pop	{r3}
 8002f04:	469e      	mov	lr, r3
 8002f06:	4770      	bx	lr
