<!--
 * @Author: YuWenlu wy19403@essex.ac.uk
 * @Date: 2023-02-10 10:52:36
 * @LastEditors: NicoleYu wy19403@essex.ac.uk
 * @LastEditTime: 2023-02-17 11:21:56
 * @FilePath: \undefinedc:\Users\YuWenlu\Documents\CE339-6\22-23_CE339_yu_wenlu\README.md
 * @Description: 这是默认设置,请设置`customMade`, 打开koroFileHeader查看配置 进行设置: https://github.com/OBKoro1/koro1FileHeader/wiki/%E9%85%8D%E7%BD%AE
-->
# _CE339_High Level Digital Design_

#### By _**{Yu Wenlu wy19403@essex.ac.uk University of Essex}**_

#### _This project is an assignment submission for the CE339 course_


## Technologies Used

* _Simulation system: Vivado 2021.2_
* _Target hardware: a Digilent Basys3 board with a Xilinx FPGA: xc7a35tcpg236-1_
* _Programming languages: VHDL, C_



## Description

**A little taste of using VHDL, Xilinx Vivado software suite and Basys3 design board.**

## Setup/Installation Requirements

* _Clone this repository to your main3_final._
* _Navigate to the top level of the directory._
* _Open lab project via Vivado_
* _Burn lab project to Basys3 board_

## Performance

#### please click every link below to check lab performance

* ### [assignment1](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/4ab7059d9dd54c469d3d64de0d2aa0d7815b9668/assignment1/assignment1.md)
* * #### [main1](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/4ab7059d9dd54c469d3d64de0d2aa0d7815b9668/assignment1/main1_one_digit/main1_one_digit.md)
* * #### [main2](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/4ab7059d9dd54c469d3d64de0d2aa0d7815b9668/assignment1/main2_four_digits/main2_four_digits.md)
* * #### [main3](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/4ab7059d9dd54c469d3d64de0d2aa0d7815b9668/assignment1/main3_final/main3_final.md)

* [lab1](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/aa12d3236767a7b7205922d33e760ed8030b8e05/Lab1/lab1.md)
* [lab2_2_1 ](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/aa12d3236767a7b7205922d33e760ed8030b8e05/lab2_2_1/lab2_2_1.md)
* [lab2_2_2 ](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/aa12d3236767a7b7205922d33e760ed8030b8e05/lab2_2_2/lab2_2_2.md)
* [lab2_2_3 ](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/aa12d3236767a7b7205922d33e760ed8030b8e05/lab2_2_3/lab2_2_3.md)
* [lab2_3_1 ](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/aa12d3236767a7b7205922d33e760ed8030b8e05/lab2_3_1/lab2_3_1.md)
* [lab2_4_1 ](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/aa12d3236767a7b7205922d33e760ed8030b8e05/lab2_4_1/lab2_4_1.md)
* [lab2_4_2 ](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/aa12d3236767a7b7205922d33e760ed8030b8e05/lab2_4_2/lab2_4_2.md)
* [lab2_5_1 ](https://cseegit.essex.ac.uk/22-23-ce339/22-23_CE339_yu_wenlu/-/blob/aa12d3236767a7b7205922d33e760ed8030b8e05/lab2_5_1/lab2_5_1.md)
