Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    LAPTOP-MAHJJT4M
Date:        Sat Feb 27 20:00:23 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch full_adder_syn.prj
ProductType: synplify_pro





log file: "C:\Projects\VHDL\Lattice_iCEstick\full_adder\full_adder_Implmnt\full_adder.srr"
Running: full_adder_Implmnt in foreground

Running full_adder_syn|full_adder_Implmnt

Running: compile (Compile) on full_adder_syn|full_adder_Implmnt
# Sat Feb 27 20:00:23 2021

Running: compile_flow (Compile Process) on full_adder_syn|full_adder_Implmnt
# Sat Feb 27 20:00:23 2021

Running: compiler (Compile Input) on full_adder_syn|full_adder_Implmnt
# Sat Feb 27 20:00:23 2021
Copied C:\Projects\VHDL\Lattice_iCEstick\full_adder\full_adder_Implmnt\synwork\full_adder_comp.srs to C:\Projects\VHDL\Lattice_iCEstick\full_adder\full_adder_Implmnt\full_adder.srs

compiler completed
# Sat Feb 27 20:00:24 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on full_adder_syn|full_adder_Implmnt
# Sat Feb 27 20:00:24 2021

multi_srs_gen completed
# Sat Feb 27 20:00:25 2021

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Projects\VHDL\Lattice_iCEstick\full_adder\full_adder_Implmnt\synwork\full_adder_mult.srs to C:\Projects\VHDL\Lattice_iCEstick\full_adder\full_adder_Implmnt\full_adder.srs
Complete: Compile Process on full_adder_syn|full_adder_Implmnt

Running: premap (Pre-mapping) on full_adder_syn|full_adder_Implmnt
# Sat Feb 27 20:00:25 2021

premap completed
# Sat Feb 27 20:00:26 2021

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on full_adder_syn|full_adder_Implmnt

Running: map (Map) on full_adder_syn|full_adder_Implmnt
# Sat Feb 27 20:00:26 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on full_adder_syn|full_adder_Implmnt
# Sat Feb 27 20:00:26 2021
Copied C:\Projects\VHDL\Lattice_iCEstick\full_adder\full_adder_Implmnt\synwork\full_adder_m.srm to C:\Projects\VHDL\Lattice_iCEstick\full_adder\full_adder_Implmnt\full_adder.srm

fpga_mapper completed
# Sat Feb 27 20:00:27 2021

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on full_adder_syn|full_adder_Implmnt
Complete: Logic Synthesis on full_adder_syn|full_adder_Implmnt

exit status=0

exit status=0

