
                               Synplify Pro (R) 

                  Version S-2021.09M for win64 - Feb 23, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
Hostname:    DESKTOP-TDPVUTD
Date:        Wed Jan  3 22:46:59 2024
Version:     S-2021.09M

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr"
Running: synthesis in foreground

Running Top_syn|synthesis

Running Flow: compile (Compile) on Top_syn|synthesis
# Wed Jan  3 22:46:59 2024

Running Flow: compile_flow (Compile Process) on Top_syn|synthesis
# Wed Jan  3 22:46:59 2024

Running: compiler (Compile Input) on Top_syn|synthesis
# Wed Jan  3 22:46:59 2024
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.srs to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs
Warning: File does not exist: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc

compiler completed
# Wed Jan  3 22:47:45 2024

Return Code: 0
Run Time:00h:00m:46s

Running: multi_srs_gen (Multi-srs Generator) on Top_syn|synthesis
# Wed Jan  3 22:47:45 2024
Warning: File does not exist: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc

multi_srs_gen completed
# Wed Jan  3 22:47:46 2024

Return Code: 0
Run Time:00h:00m:01s
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_mult.srs to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs
Complete: Compile Process on Top_syn|synthesis

Running: premap (Premap) on Top_syn|synthesis
# Wed Jan  3 22:47:46 2024
Warning: File does not exist: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc

premap completed with warnings
# Wed Jan  3 22:47:53 2024

Return Code: 1
Run Time:00h:00m:07s
Complete: Compile on Top_syn|synthesis

Running Flow: map (Map) on Top_syn|synthesis
# Wed Jan  3 22:47:53 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Top_syn|synthesis
# Wed Jan  3 22:47:53 2024
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_m.srm to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srm
Warning: File does not exist: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc

fpga_mapper completed with warnings
# Wed Jan  3 22:48:33 2024

Return Code: 1
Run Time:00h:00m:40s
Complete: Map on Top_syn|synthesis
Complete: Logic Synthesis on Top_syn|synthesis
TCL script complete: "Top_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
