Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Wed Jan 21 21:58:37 2026
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_bus_skew -warn_on_violation -file hdmi_tx_bd_wrapper_bus_skew_routed.rpt -pb hdmi_tx_bd_wrapper_bus_skew_routed.pb -rpx hdmi_tx_bd_wrapper_bus_skew_routed.rpx
| Design            : hdmi_tx_bd_wrapper
| Device            : xcau15p-ffvb676
| Speed File        : -2  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   276       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              6.734       0.360      6.374
2   278       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              6.734       0.316      6.418
3   280       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              6.734       0.372      6.362
4   282       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              6.734       0.433      6.301
5   284       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              6.734       0.588      6.146
6   288       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.734       0.379      6.355
7   292       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.242     13.226
8   294       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.266     13.202
9   298       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.281     13.187
10  300       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.241     13.227
11  302       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.201     13.267
12  304       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.272     13.196
13  306       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.286     13.182
14  308       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.389     13.079
15  310       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.530     12.938
16  312       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.419     13.049
17  314       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             19.998       0.391     19.607
18  318       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             13.468       0.353     13.115
19  320       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             13.468       0.504     12.964
20  330       [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]]
                                              [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]}]]
                                                                              Slow             29.997       1.036     28.961
21  332       [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]}]]
                                              [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]}]]
                                                                              Slow             20.202       1.031     19.171


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.360      6.374


Slack (MET) :             6.374ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.037ns
  Reference Relative Delay:   0.117ns
  Relative CRPR:             -0.513ns
  Actual Bus Skew:            0.360ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.657     3.388    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.466 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.333     3.799    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.132     3.811    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.811    
    SLICE_X36Y78         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.836    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.799    
                         clock arrival                          3.836    
  -------------------------------------------------------------------
                         relative delay                        -0.037    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.474     3.699    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.757 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.077     3.834    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y79         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.298     3.655    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y79         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.655    
    SLICE_X36Y79         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.717    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.834    
                         clock arrival                          3.717    
  -------------------------------------------------------------------
                         relative delay                         0.117    



Id: 2
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.316      6.418


Slack (MET) :             6.418ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.368ns
  Reference Relative Delay:   0.540ns
  Relative CRPR:             -0.489ns
  Actual Bus Skew:            0.316ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.314     3.670    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y79         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.749 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.357     4.106    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.488     3.713    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.713    
    SLICE_X37Y78         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.738    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.106    
                         clock arrival                          3.738    
  -------------------------------------------------------------------
                         relative delay                         0.368    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.143     3.822    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y79         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.881 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.136     4.017    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.683     3.414    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.414    
    SLICE_X37Y78         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.476    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.017    
                         clock arrival                          3.476    
  -------------------------------------------------------------------
                         relative delay                         0.540    



Id: 3
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 6.734
Requirement: 6.734ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.372      6.362


Slack (MET) :             6.362ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.013ns
  Reference Relative Delay:   0.170ns
  Relative CRPR:             -0.555ns
  Actual Bus Skew:            0.372ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.669     3.400    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y81         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.478 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.346     3.824    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X40Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.133     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X40Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.812    
    SLICE_X40Y83         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.837    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.824    
                         clock arrival                          3.837    
  -------------------------------------------------------------------
                         relative delay                        -0.013    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.480     3.705    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y81         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.764 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.134     3.898    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y79         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.309     3.665    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y79         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.665    
    SLICE_X38Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.727    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.898    
                         clock arrival                          3.727    
  -------------------------------------------------------------------
                         relative delay                         0.170    



Id: 4
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 6.734
Requirement: 6.734ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.433      6.301


Slack (MET) :             6.301ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.445ns
  Reference Relative Delay:   0.524ns
  Relative CRPR:             -0.511ns
  Actual Bus Skew:            0.433ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.285     3.642    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y82         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.720 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.457     4.177    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y84         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.481     3.706    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y84         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.706    
    SLICE_X37Y84         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.731    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.177    
                         clock arrival                          3.731    
  -------------------------------------------------------------------
                         relative delay                         0.445    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.128     3.807    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y82         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.866 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.129     3.995    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.678     3.409    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.409    
    SLICE_X37Y83         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.471    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.995    
                         clock arrival                          3.471    
  -------------------------------------------------------------------
                         relative delay                         0.524    



Id: 5
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.588      6.146


Slack (MET) :             6.146ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.102ns
  Reference Relative Delay:   0.142ns
  Relative CRPR:             -0.628ns
  Actual Bus Skew:            0.588ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.640     3.371    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y89         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.447 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.478     3.925    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y89         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.120     3.799    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y89         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.799    
    SLICE_X35Y89         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.824    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.925    
                         clock arrival                          3.824    
  -------------------------------------------------------------------
                         relative delay                         0.102    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.468     3.693    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y88         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.751 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.114     3.865    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y88         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.306     3.662    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y88         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.662    
    SLICE_X39Y88         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.723    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.865    
                         clock arrival                          3.723    
  -------------------------------------------------------------------
                         relative delay                         0.142    



Id: 6
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 6.734
Requirement: 6.734ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.379      6.355


Slack (MET) :             6.355ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.019ns
  Reference Relative Delay:   0.181ns
  Relative CRPR:             -0.579ns
  Actual Bus Skew:            0.379ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.636     3.367    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y89         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.443 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.354     3.797    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y89         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.112     3.791    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y89         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.791    
    SLICE_X33Y89         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.816    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.797    
                         clock arrival                          3.816    
  -------------------------------------------------------------------
                         relative delay                        -0.019    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.453     3.678    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y87         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.738 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.144     3.882    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y87         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.282     3.639    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y87         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.639    
    SLICE_X33Y87         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.701    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.882    
                         clock arrival                          3.701    
  -------------------------------------------------------------------
                         relative delay                         0.181    



Id: 7
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.242     13.226


Slack (MET) :             13.226ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.076ns
  Reference Relative Delay:   0.159ns
  Relative CRPR:             -0.477ns
  Actual Bus Skew:            0.242ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.665     3.396    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X34Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.474 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.299     3.773    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X34Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.146     3.825    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X34Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.825    
    SLICE_X34Y63         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.850    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.773    
                         clock arrival                          3.850    
  -------------------------------------------------------------------
                         relative delay                        -0.076    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.480     3.705    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X34Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.766 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.129     3.895    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X34Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.318     3.674    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X34Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.674    
    SLICE_X34Y63         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.736    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.895    
                         clock arrival                          3.736    
  -------------------------------------------------------------------
                         relative delay                         0.159    



Id: 8
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.266     13.202


Slack (MET) :             13.202ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.050ns
  Reference Relative Delay:   0.175ns
  Relative CRPR:             -0.491ns
  Actual Bus Skew:            0.266ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.661     3.392    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.470 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.317     3.787    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.133     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.812    
    SLICE_X33Y64         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.837    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.787    
                         clock arrival                          3.837    
  -------------------------------------------------------------------
                         relative delay                        -0.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.476     3.701    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.759 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.124     3.883    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.291     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.648    
    SLICE_X33Y64         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.708    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.883    
                         clock arrival                          3.708    
  -------------------------------------------------------------------
                         relative delay                         0.175    



Id: 9
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.281     13.187


Slack (MET) :             13.187ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.109ns
  Reference Relative Delay:   0.084ns
  Relative CRPR:             -0.475ns
  Actual Bus Skew:            0.281ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.654     3.385    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.465 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.273     3.738    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.143     3.822    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.822    
    SLICE_X35Y71         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.847    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.738    
                         clock arrival                          3.847    
  -------------------------------------------------------------------
                         relative delay                        -0.109    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.473     3.698    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.759 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.065     3.824    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.321     3.677    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.677    
    SLICE_X35Y71         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.739    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.824    
                         clock arrival                          3.739    
  -------------------------------------------------------------------
                         relative delay                         0.084    



Id: 10
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.241     13.227


Slack (MET) :             13.227ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.050ns
  Reference Relative Delay:   0.202ns
  Relative CRPR:             -0.493ns
  Actual Bus Skew:            0.241ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.660     3.391    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y77         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.317     3.786    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y77         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.132     3.811    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y77         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.811    
    SLICE_X36Y77         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.836    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.786    
                         clock arrival                          3.836    
  -------------------------------------------------------------------
                         relative delay                        -0.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.476     3.701    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y77         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.759 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.149     3.908    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y77         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.289     3.646    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y77         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.646    
    SLICE_X36Y77         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.706    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.908    
                         clock arrival                          3.706    
  -------------------------------------------------------------------
                         relative delay                         0.202    



Id: 11
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.201     13.267


Slack (MET) :             13.267ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.150ns
  Reference Relative Delay:   0.131ns
  Relative CRPR:             -0.482ns
  Actual Bus Skew:            0.201ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.654     3.385    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.464 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.228     3.692    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.139     3.818    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.818    
    SLICE_X35Y72         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.843    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.692    
                         clock arrival                          3.843    
  -------------------------------------------------------------------
                         relative delay                        -0.150    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.473     3.698    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.756 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.102     3.858    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.309     3.665    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.665    
    SLICE_X35Y72         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.727    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.858    
                         clock arrival                          3.727    
  -------------------------------------------------------------------
                         relative delay                         0.131    



Id: 12
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.272     13.196


Slack (MET) :             13.196ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.050ns
  Reference Relative Delay:   0.169ns
  Relative CRPR:             -0.491ns
  Actual Bus Skew:            0.272ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.661     3.392    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.472 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.315     3.787    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.133     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.812    
    SLICE_X33Y64         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.837    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.787    
                         clock arrival                          3.837    
  -------------------------------------------------------------------
                         relative delay                        -0.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.476     3.701    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.760 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.119     3.879    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.291     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.648    
    SLICE_X33Y64         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.710    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.879    
                         clock arrival                          3.710    
  -------------------------------------------------------------------
                         relative delay                         0.169    



Id: 13
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.286     13.182


Slack (MET) :             13.182ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.020ns
  Reference Relative Delay:   0.177ns
  Relative CRPR:             -0.482ns
  Actual Bus Skew:            0.286ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.683     3.414    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X38Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.493 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.319     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X38Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.128     3.807    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X38Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.807    
    SLICE_X38Y78         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     3.832    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.812    
                         clock arrival                          3.832    
  -------------------------------------------------------------------
                         relative delay                        -0.020    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.486     3.711    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X38Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.769 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.106     3.875    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X38Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.282     3.639    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X38Y78         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.639    
    SLICE_X38Y78         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.699    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.875    
                         clock arrival                          3.699    
  -------------------------------------------------------------------
                         relative delay                         0.177    



Id: 14
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.389     13.079


Slack (MET) :             13.079ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.100ns
  Reference Relative Delay:   0.164ns
  Relative CRPR:             -0.453ns
  Actual Bus Skew:            0.389ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.696     3.427    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y76         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.508 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.445     3.953    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.149     3.828    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.828    
    SLICE_X38Y71         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     3.853    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.953    
                         clock arrival                          3.853    
  -------------------------------------------------------------------
                         relative delay                         0.100    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.493     3.718    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y76         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.778 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.130     3.908    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.327     3.683    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.683    
    SLICE_X38Y71         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.743    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.908    
                         clock arrival                          3.743    
  -------------------------------------------------------------------
                         relative delay                         0.164    



Id: 15
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.530     12.938


Slack (MET) :             12.938ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.131ns
  Reference Relative Delay:   0.141ns
  Relative CRPR:             -0.540ns
  Actual Bus Skew:            0.530ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.673     3.404    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X36Y73         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.483 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.505     3.988    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.153     3.832    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.832    
    SLICE_X37Y72         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.857    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.988    
                         clock arrival                          3.857    
  -------------------------------------------------------------------
                         relative delay                         0.131    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.486     3.711    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y75         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.769 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.122     3.891    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.331     3.687    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y72         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.687    
    SLICE_X37Y72         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.749    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.891    
                         clock arrival                          3.749    
  -------------------------------------------------------------------
                         relative delay                         0.141    



Id: 16
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.419     13.049


Slack (MET) :             13.049ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.103ns
  Reference Relative Delay:   0.165ns
  Relative CRPR:             -0.480ns
  Actual Bus Skew:            0.419ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.682     3.413    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y74         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.493 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.447     3.940    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y74         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.133     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y74         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.812    
    SLICE_X38Y74         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     3.837    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.940    
                         clock arrival                          3.837    
  -------------------------------------------------------------------
                         relative delay                         0.103    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.487     3.712    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y74         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.771 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.103     3.874    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y74         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.291     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y74         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.648    
    SLICE_X38Y74         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.710    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.874    
                         clock arrival                          3.710    
  -------------------------------------------------------------------
                         relative delay                         0.165    



Id: 17
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 19.998
Requirement: 19.998ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.391     19.607


Slack (MET) :             19.607ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            19.998ns
  Endpoint Relative Delay:    0.493ns
  Reference Relative Delay:   0.560ns
  Relative CRPR:             -0.458ns
  Actual Bus Skew:            0.391ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.332     3.688    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.766 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.470     4.236    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y73         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.493     3.718    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y73         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.718    
    SLICE_X39Y73         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.743    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.236    
                         clock arrival                          3.743    
  -------------------------------------------------------------------
                         relative delay                         0.493    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.153     3.832    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y71         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.892 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.152     4.044    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y73         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.691     3.422    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y73         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.422    
    SLICE_X39Y73         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.484    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.044    
                         clock arrival                          3.484    
  -------------------------------------------------------------------
                         relative delay                         0.560    



Id: 18
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 13.468
Requirement: 13.468ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.353     13.115


Slack (MET) :             13.115ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.043ns
  Reference Relative Delay:   0.173ns
  Relative CRPR:             -0.482ns
  Actual Bus Skew:            0.353ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.678     3.409    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.488 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.382     3.870    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.123     3.802    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.802    
    SLICE_X38Y83         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     3.827    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.870    
                         clock arrival                          3.827    
  -------------------------------------------------------------------
                         relative delay                         0.043    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.481     3.706    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.765 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.101     3.866    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.277     3.634    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y83         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.634    
    SLICE_X38Y83         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.694    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.866    
                         clock arrival                          3.694    
  -------------------------------------------------------------------
                         relative delay                         0.173    



Id: 19
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]] 13.468
Requirement: 13.468ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.504     12.964


Slack (MET) :             12.964ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.123ns
  Reference Relative Delay:   0.101ns
  Relative CRPR:             -0.482ns
  Actual Bus Skew:            0.504ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.648     3.379    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y85         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.458 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.500     3.958    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y85         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.132     3.811    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y85         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.811    
    SLICE_X38Y85         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     3.836    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.958    
                         clock arrival                          3.836    
  -------------------------------------------------------------------
                         relative delay                         0.123    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.467     3.692    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y85         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.750 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.071     3.821    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y85         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.302     3.658    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y85         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.658    
    SLICE_X38Y85         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.720    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.821    
                         clock arrival                          3.720    
  -------------------------------------------------------------------
                         relative delay                         0.101    



Id: 20
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]] -to [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]}]] 29.997
Requirement: 29.997ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                                                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                                                                                                            Slow         1.036     28.961


Slack (MET) :             28.961ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            29.997ns
  Endpoint Relative Delay:    0.891ns
  Reference Relative Delay:   0.483ns
  Relative CRPR:             -0.628ns
  Actual Bus Skew:            1.036ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.323     3.680    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X43Y99         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.761 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.889     4.650    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X43Y99         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.509     3.734    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X43Y99         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/C
                         clock pessimism              0.000     3.734    
    SLICE_X43Y99         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.759    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         data arrival                           4.650    
                         clock arrival                          3.759    
  -------------------------------------------------------------------
                         relative delay                         0.891    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.129     3.808    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X40Y104        FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.866 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.095     3.961    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X40Y104        FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.685     3.416    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X40Y104        FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/C
                         clock pessimism              0.000     3.416    
    SLICE_X40Y104        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.478    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         data arrival                           3.961    
                         clock arrival                          3.478    
  -------------------------------------------------------------------
                         relative delay                         0.483    



Id: 21
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]}]] -to [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]}]] 20.202
Requirement: 20.202ns
Endpoints: 18

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                                                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                                                                                                            Slow         1.031     19.171


Slack (MET) :             19.171ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.202ns
  Endpoint Relative Delay:    0.528ns
  Reference Relative Delay:   0.127ns
  Relative CRPR:             -0.630ns
  Actual Bus Skew:            1.031ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.713     3.444    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X44Y67         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.522 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.897     4.419    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X43Y51         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.188     3.867    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X43Y51         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/C
                         clock pessimism              0.000     3.867    
    SLICE_X43Y51         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     3.892    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         data arrival                           4.419    
                         clock arrival                          3.892    
  -------------------------------------------------------------------
                         relative delay                         0.528    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9456, routed)        1.532     3.757    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X43Y46         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.817 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.075     3.892    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X43Y45         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.346     3.703    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X43Y45         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/C
                         clock pessimism              0.000     3.703    
    SLICE_X43Y45         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.765    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         data arrival                           3.892    
                         clock arrival                          3.765    
  -------------------------------------------------------------------
                         relative delay                         0.127    



