$date
	Mon Dec 14 13:27:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mips_tb $end
$scope module cpuInst $end
$var wire 1 ! clk $end
$var wire 32 " constant_1 [31:0] $end
$var wire 32 # constant_31 [31:0] $end
$var wire 32 $ constant_4 [31:0] $end
$var wire 32 % constant_reset [31:0] $end
$var wire 2 & lrmuxLSB [1:0] $end
$var wire 1 ' reset $end
$var wire 1 ( waitrequest $end
$var wire 32 ) writedata [31:0] $end
$var wire 1 * write $end
$var wire 4 + state [3:0] $end
$var wire 32 , signimm [31:0] $end
$var wire 32 - shiftimm [31:0] $end
$var wire 1 . reset_mux_cnt $end
$var wire 32 / register_v0 [31:0] $end
$var wire 32 0 regbout [31:0] $end
$var wire 32 1 regaout [31:0] $end
$var wire 32 2 readdata [31:0] $end
$var wire 1 3 read $end
$var wire 1 4 pc_write $end
$var wire 2 5 pc_src_mux [1:0] $end
$var wire 32 6 pc_out [31:0] $end
$var wire 32 7 pc_data [31:0] $end
$var wire 32 8 pc4_jump2 [31:0] $end
$var wire 3 9 msk_cnt [2:0] $end
$var wire 32 : masked_data [31:0] $end
$var wire 1 ; lrmuxMSB $end
$var wire 1 < lr_en $end
$var wire 1 = link_in $end
$var wire 1 > link_en $end
$var wire 1 ? link $end
$var wire 1 @ jump $end
$var wire 32 A irout [31:0] $end
$var wire 1 B ir_write $end
$var wire 1 C hilowrite $end
$var wire 1 D hilosel $end
$var wire 32 E hiloout [31:0] $end
$var wire 1 F halt $end
$var wire 32 G final_pc_data [31:0] $end
$var wire 32 H final_data [31:0] $end
$var wire 2 I extendcont [1:0] $end
$var wire 1 J extend_mux $end
$var wire 16 K extend_in [15:0] $end
$var wire 1 L divrst $end
$var wire 1 M divdone $end
$var wire 32 N constant_0 [31:0] $end
$var wire 2 O cond [1:0] $end
$var wire 4 P byteenable [3:0] $end
$var wire 1 Q byte_store_en $end
$var wire 2 R byte_cnt [1:0] $end
$var wire 32 S bout [31:0] $end
$var wire 32 T aout [31:0] $end
$var wire 32 U aluresult [31:0] $end
$var wire 32 V aluout [31:0] $end
$var wire 4 W aluop [3:0] $end
$var wire 2 X alu2out [1:0] $end
$var wire 32 Y altpcsrc [31:0] $end
$var wire 1 Z altpcmux_cnt $end
$var wire 32 [ altpcdata [31:0] $end
$var wire 1 \ alt_pc_write $end
$var wire 32 ] address [31:0] $end
$var wire 1 ^ active $end
$var wire 32 _ WriteRegData [31:0] $end
$var wire 32 ` SrcBOut [31:0] $end
$var wire 32 a SrcAOut [31:0] $end
$var wire 1 b RegWrite $end
$var wire 2 c RegDst [1:0] $end
$var wire 2 d MemToReg [1:0] $end
$var wire 1 e Jump_EN $end
$var wire 1 f JumpIN $end
$var wire 2 g IorD_cnt [1:0] $end
$var wire 5 h Dst [4:0] $end
$var wire 3 i ALUSrcB [2:0] $end
$var wire 2 j ALUSrcA [1:0] $end
$var wire 1 k ABswitch_cnt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xk
bx j
bx i
bx h
bx g
0f
0e
bx d
bx c
xb
bx a
bx `
bx _
x^
bx ]
x\
bx [
xZ
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
xQ
bx P
bx O
bx N
1M
xL
bx K
xJ
bx I
bx H
bx G
xF
bx E
xD
xC
xB
bx A
x@
x?
x>
x=
x<
x;
bx :
bx 9
bx00 8
bx 7
bx 6
bx 5
x4
x3
bx 2
bx 1
bx 0
bx /
x.
bx00 -
bx ,
bx +
x*
bx )
0(
0'
bx &
b10111111110000000000000000000000 %
b100 $
b11111 #
b1 "
0!
$end
#1000
b10110000000000000000000000000000 8
0@
0?
b0 &
b0 X
b0 V
b0 A
b10111111110000000000000000000000 6
b0 [
1'
1!
#2000
0!
#3000
b0 -
b10111111110000000000000000000100 7
b0 )
b10111111110000000000000000000100 U
b1 O
b100 `
b0 h
b0 _
b0 K
b0 ,
b10111111110000000000000000000000 a
b0 S
b0 T
b10111111110000000000000000000000 G
b10110000000000000000000000000000 Y
b10111111110000000000000000000000 ]
b1111 P
0Q
1J
0L
0=
0>
b0 W
b0 R
b0 9
0;
0<
0D
0C
1.
1Z
0\
b0 I
0k
0b
14
13
0*
0B
b1 i
b0 j
b0 5
b0 g
b0 c
b0 d
b0 N
b0 /
b0 0
b0 1
0'
0F
b1111 +
1^
1!
#4000
0!
#5000
b111100000000100000000000100001 H
b111100000000100000000000100001 :
b10111111110000000000000000000100 _
b111100000000100000000000100001 2
b1110 +
b0 E
b10111111110000000000000000000100 V
1!
#6000
0!
#7000
b10000100 -
b100001 ,
b100001 K
b10111111110000000000000000000100 G
b10111111110000000000000000000100 Y
0J
0.
0Z
1B
b0 +
1!
#8000
0!
#9000
b10110000000010000000000010000100 8
b100001000000000000000000 -
b10 h
b1000010000000000000000 ,
b10000100 `
b10111111110000000000000010001000 U
b10110000000010000000000010000100 G
b10110000000010000000000010000100 Y
b10110000000010000000000010000100 7
b10111111110000000000000000000100 ]
1J
1Z
b11 I
04
0B
b11 i
b10 5
b10111111110000000000000000000100 a
b1 +
b111100000000100000000000100001 A
b10111111110000000000000000000100 6
1!
#10000
0!
#11000
b1000010000000000000000 U
b1000 H
b0 a
b1000010000000000000000 `
1e
b10111111110000000000000010001000 G
b10111111110000000000000010001000 Y
b10111111110000000000000010001000 7
b1000 :
1>
0Z
b10 j
b10 i
b1 5
b10111111110000000000000010001000 _
b10 +
b1000 2
b10111111110000000000000010001000 V
1!
#12000
0!
#13000
b0 U
b0 O
b0 `
0e
b1000010000000000000000 G
b1000010000000000000000 Y
b1000010000000000000000 7
b1000010000000000000000 ]
0>
1b
b0 i
b1 j
b10 g
b1000010000000000000000 _
b11 +
b1000010000000000000000 V
1!
#14000
0!
#15000
b10000100 -
b11000000010001000000000000000100 U
b1 O
b1000010000000000000000 )
bx H
b100001000000000000000000 `
b100001 ,
b10111111110000000000000000000100 a
b1000010000000000000000 S
b10110000000010000000000010000100 G
b10110000000010000000000010000100 Y
b10110000000010000000000010000100 7
b10111111110000000000000000000100 ]
bx :
1Z
b10 I
0b
b11 i
b0 j
b10 5
b0 g
b1 d
bx _
b1000010000000000000000 /
b1000010000000000000000 0
b100 +
bx 2
b0 V
1!
#16000
0!
#17000
b100000 -
b1000 ,
b10111111110000000000000000001000 U
b1000 H
b1000 K
b100 `
b11000000010001000000000000000100 _
b10111111110000000000000000001000 G
b11000000010001000000000000000100 Y
b10111111110000000000000000001000 7
b1000 :
0J
0Z
b0 I
14
1B
b1 i
b0 5
b0 d
b1000 2
b0 +
b11000000010001000000000000000100 V
1!
#18000
0!
#19000
b0 )
b0 S
b10110000000000000000000000100000 8
b0 0
b100000 `
b0 h
b10111111110000000000000000101000 U
b10110000000000000000000000100000 G
b10110000000000000000000000100000 Y
b10110000000000000000000000100000 7
b10111111110000000000000000001000 ]
1J
1Z
04
0B
b11 i
b10 5
b1 c
b10111111110000000000000000001000 _
b10111111110000000000000000001000 a
b1 +
b10111111110000000000000000001000 6
b1000 A
b10111111110000000000000000001000 V
1!
#20000
0!
#21000
b0 U
b0 O
b0 H
b0 `
b10111111110000000000000000101000 G
b10111111110000000000000000101000 Y
b10111111110000000000000000101000 7
b0 a
1f
1e
b0 :
1>
0Z
b1 j
b110 i
b1 5
b10111111110000000000000000101000 _
b0 2
b10 +
b10111111110000000000000000101000 V
1!
#22000
0!
#23000
0e
0f
b0 ]
0>
1\
b0 i
b10 g
b0 _
b0 G
b0 Y
b0 7
b11 +
b0 V
1@
1!
#24000
0!
#25000
b10111111110000000000000000101000 U
b1 O
b100000 `
b10111111110000000000000000001000 a
b10110000000000000000000000100000 G
b10110000000000000000000000100000 Y
b10110000000000000000000000100000 7
b10111111110000000000000000001000 ]
1Z
0\
b11 i
b0 j
b10 5
b0 g
b0 c
b1 d
b100 +
1!
#26000
0!
#27000
b10111111110000000000000000001100 U
b0 -
b0 ,
b100 `
b10111111110000000000000000101000 _
b10111111110000000000000000001100 G
b10111111110000000000000000101000 Y
b10111111110000000000000000001100 7
b0 K
0J
0Z
14
1B
b1 i
b0 5
b0 d
b0 +
b10111111110000000000000000101000 V
1!
#28000
0!
#29000
b10110000000000000000000000000000 8
b11111 h
b10111111110000000000000000010000 U
b0 G
b10110000000000000000000000000000 Y
b0 7
b10111111110000000000000000001100 ]
1J
1>
1Z
0B
b11 5
b10 c
b10111111110000000000000000001100 _
b10111111110000000000000000001100 a
b1001 +
b10111111110000000000000000001100 V
b0 A
b10111111110000000000000000001100 6
1!
#30000
0!
#31000
b0 O
b0 8
b0 `
b10111111110000000000000000010000 G
b10111111110000000000000000010000 Y
b10111111110000000000000000010000 7
b0 h
b0 U
1e
b0 a
b0 ]
b101 W
0Z
1k
04
b1 j
b100 i
b1 5
b1 c
b10111111110000000000000000010000 _
b10 +
b0 6
b10111111110000000000000000010000 V
1!
#32000
0!
#33000
0e
b0 ]
0>
b0 W
0k
1b
b0 i
b10 g
b0 _
b0 G
b0 Y
b0 7
b11 +
1F
0@
b0 V
1!
#34000
0!
#35000
1Z
0b
b11 i
b0 j
b10 5
b0 g
b0 c
b1 d
b100 +
1!
#36000
0!
#37000
b100 G
b100 7
b100 U
b1 O
b100 `
03
b1 i
b0 5
b0 d
b101 +
1!
#38000
0!
#39000
b100 _
0^
b100 V
1!
#40000
0!
#41000
1!
