<annotationInfo>
<item  id="9" filename="data_lec8Ex1.c" linenumber="23" name="sext_ln23" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="sext_ln23_fu_101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="10" filename="data_lec8Ex1.c" linenumber="23" name="sext_ln23_1_cast" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="sext_ln23_1_cast_fu_105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="11" filename="data_lec8Ex1.c" linenumber="32" name="res" contextFuncName="squared" moduleName="Loop_for_Loop_proc" rtlName="res_fu_109_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="12" filename="data_lec8Ex1.c" linenumber="23" name="add_ln23_1" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="add_ln23_1_fu_115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="13" filename="data_lec8Ex1.c" linenumber="23" name="sext_ln23_1" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="sext_ln23_1_fu_121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="17" filename="data_lec8Ex1.c" linenumber="15" name="icmp_ln15" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="icmp_ln15_fu_125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="19" filename="data_lec8Ex1.c" linenumber="15" name="i" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="i_fu_131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="25" filename="data_lec8Ex1.c" linenumber="18" name="zext_ln18" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="zext_ln18_fu_137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="28" filename="data_lec8Ex1.c" linenumber="23" name="mul_ln23" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="mul_ln23_fu_142_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="29" filename="data_lec8Ex1.c" linenumber="23" name="add_ln23" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="add_ln23_fu_147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="30" filename="data_lec8Ex1.c" linenumber="23" name="y" contextFuncName="lec8Ex1" moduleName="Loop_for_Loop_proc" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"&gt;&lt;\/item&gt;
<item  id="16" filename="data_lec8Ex1.c" linenumber="4" name="_ln4" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="Loop_for_Loop_proc_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
</annotationInfo>
