Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec  7 15:38:02 2020
| Host         : l2study running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.549        0.000                      0                 5964        0.033        0.000                      0                 5964        3.000        0.000                       0                  2505  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                  ------------                 ----------      --------------
VIRTUAL_clk100hz_ssd   {0.000 4999999.888}          9999999.776     0.000           
sys_clk_pin            {0.000 5.000}                10.000          100.000         
  s_clk_20mhz          {0.000 25.000}               50.000          20.000          
    clk100hz_ssd       {0.000 4999999.888}          9999999.776     0.000           
    genclk5mhz         {0.000 100.000}              200.000         5.000           
    genclk625khz       {0.000 800.000}              1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}               135.640         7.372           
  s_clk_clkfbout       {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_in      {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}               50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}               135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}               135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              3.000         0.000                       0                     1  
  s_clk_20mhz           27.220         0.000                      0                 5780         0.037         0.000                      0                 5780        24.500         0.000                       0                  2428  
    clk100hz_ssd   9999998.000         0.000                      0                    8         0.095         0.000                      0                    8   4999998.500         0.000                       0                     8  
  s_clk_7_37mhz        131.086         0.000                      0                  124         0.168         0.000                      0                  124        67.320         0.000                       0                    66  
  s_clk_clkfbout                                                                                                                                                        48.751         0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                    WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                    -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk100hz_ssd           VIRTUAL_clk100hz_ssd    9999961.000         0.000                      0                    8         0.685         0.000                      0                    8  
clk100hz_ssd           s_clk_20mhz                  47.761         0.000                      0                    2         0.434         0.000                      0                    2  
genclk5mhz             s_clk_20mhz                  47.692         0.000                      0                    2         0.451         0.000                      0                    2  
genclk625khz           s_clk_20mhz                  47.860         0.000                      0                    2         0.383         0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                  19.549         0.000                      0                   11        15.674         0.000                      0                   11  
s_clk_20mhz            clk100hz_ssd            9950047.000         0.000                      0                   15         0.033         0.000                      0                   15  
s_clk_20mhz            wiz_20mhz_virt_out           29.709         0.000                      0                   22         2.458         0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       106.674         0.000                      0                    1         1.469         0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             39.760        0.000                      0                    3        2.616        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       27.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.220ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.627ns  (logic 8.543ns (37.756%)  route 14.084ns (62.244%))
  Logic Levels:           27  (CARRY4=11 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 55.837 - 50.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.556     6.123    s_clk_20mhz_BUFG
    SLICE_X14Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     6.601 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=20, routed)          1.248     7.850    u_adxl362_readings_to_ascii/i_3axis_temp[24]
    SLICE_X13Y61         LUT1 (Prop_lut1_I0_O)        0.295     8.145 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.645     8.789    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.384 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.384    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.603 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_29/O[0]
                         net (fo=9, routed)           0.846    10.450    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[5]
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.295    10.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.745    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_153_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.278 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.593 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_104/O[3]
                         net (fo=3, routed)           0.968    12.560    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_104_n_4
    SLICE_X15Y63         LUT5 (Prop_lut5_I1_O)        0.335    12.895 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_102/O
                         net (fo=2, routed)           0.584    13.479    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_102_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I0_O)        0.332    13.811 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_45/O
                         net (fo=2, routed)           0.624    14.435    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_45_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.559 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    14.559    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.935 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.052 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.052    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.271 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O[0]
                         net (fo=16, routed)          1.469    16.740    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.295    17.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_79/O
                         net (fo=1, routed)           0.700    17.735    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_79_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.131 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.131    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.248 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.248    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.571 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.834    19.404    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X10Y68         LUT4 (Prop_lut4_I0_O)        0.334    19.738 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.664    20.403    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.669    21.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.815    21.887    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.323    22.210 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.441    22.651    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326    22.977 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.445    23.422    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X7Y64          LUT2 (Prop_lut2_I0_O)        0.150    23.572 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.797    24.368    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X6Y65          LUT5 (Prop_lut5_I3_O)        0.352    24.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.482    25.202    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.328    25.530 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.492    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.146 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5/O
                         net (fo=4, routed)           1.032    27.178    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124    27.302 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2/O
                         net (fo=1, routed)           0.550    27.853    u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.117    27.970 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0/O
                         net (fo=2, routed)           0.448    28.418    s_adxl_txt_ascii_line2[91]
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.332    28.750 r  s_cls_txt_ascii_line2[91]_i_1/O
                         net (fo=1, routed)           0.000    28.750    s_cls_txt_ascii_line2[91]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  s_cls_txt_ascii_line2_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.502    55.837    s_clk_20mhz_BUFG
    SLICE_X5Y59          FDRE                                         r  s_cls_txt_ascii_line2_reg[91]/C
                         clock pessimism              0.311    56.148    
                         clock uncertainty           -0.210    55.939    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    55.970    s_cls_txt_ascii_line2_reg[91]
  -------------------------------------------------------------------
                         required time                         55.970    
                         arrival time                         -28.750    
  -------------------------------------------------------------------
                         slack                                 27.220    

Slack (MET) :             27.502ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.345ns  (logic 8.543ns (38.233%)  route 13.802ns (61.767%))
  Logic Levels:           27  (CARRY4=11 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 55.837 - 50.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.556     6.123    s_clk_20mhz_BUFG
    SLICE_X14Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     6.601 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=20, routed)          1.248     7.850    u_adxl362_readings_to_ascii/i_3axis_temp[24]
    SLICE_X13Y61         LUT1 (Prop_lut1_I0_O)        0.295     8.145 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.645     8.789    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.384 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.384    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.603 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_29/O[0]
                         net (fo=9, routed)           0.846    10.450    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[5]
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.295    10.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.745    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_153_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.278 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.593 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_104/O[3]
                         net (fo=3, routed)           0.968    12.560    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_104_n_4
    SLICE_X15Y63         LUT5 (Prop_lut5_I1_O)        0.335    12.895 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_102/O
                         net (fo=2, routed)           0.584    13.479    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_102_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I0_O)        0.332    13.811 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_45/O
                         net (fo=2, routed)           0.624    14.435    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_45_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.559 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    14.559    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.935 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.052 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.052    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.271 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O[0]
                         net (fo=16, routed)          1.469    16.740    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.295    17.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_79/O
                         net (fo=1, routed)           0.700    17.735    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_79_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.131 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.131    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.248 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.248    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.571 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.834    19.404    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X10Y68         LUT4 (Prop_lut4_I0_O)        0.334    19.738 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.664    20.403    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.669    21.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.815    21.887    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.323    22.210 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.441    22.651    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326    22.977 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.445    23.422    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X7Y64          LUT2 (Prop_lut2_I0_O)        0.150    23.572 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.797    24.368    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X6Y65          LUT5 (Prop_lut5_I3_O)        0.352    24.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.482    25.202    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.328    25.530 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.492    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.146 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5/O
                         net (fo=4, routed)           1.032    27.178    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124    27.302 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2/O
                         net (fo=1, routed)           0.550    27.853    u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.117    27.970 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0/O
                         net (fo=2, routed)           0.166    28.136    s_adxl_txt_ascii_line2[91]
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.332    28.468 r  s_uart_dat_ascii_line[107]_i_1/O
                         net (fo=1, routed)           0.000    28.468    s_uart_dat_ascii_line[107]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  s_uart_dat_ascii_line_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.502    55.837    s_clk_20mhz_BUFG
    SLICE_X5Y59          FDRE                                         r  s_uart_dat_ascii_line_reg[107]/C
                         clock pessimism              0.311    56.148    
                         clock uncertainty           -0.210    55.939    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    55.970    s_uart_dat_ascii_line_reg[107]
  -------------------------------------------------------------------
                         required time                         55.970    
                         arrival time                         -28.468    
  -------------------------------------------------------------------
                         slack                                 27.502    

Slack (MET) :             27.580ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.313ns  (logic 8.454ns (37.888%)  route 13.859ns (62.112%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 55.836 - 50.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.556     6.123    s_clk_20mhz_BUFG
    SLICE_X14Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     6.601 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=20, routed)          1.248     7.850    u_adxl362_readings_to_ascii/i_3axis_temp[24]
    SLICE_X13Y61         LUT1 (Prop_lut1_I0_O)        0.295     8.145 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.645     8.789    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.384 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.384    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.603 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_29/O[0]
                         net (fo=9, routed)           0.846    10.450    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[5]
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.295    10.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.745    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_153_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.278 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.593 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_104/O[3]
                         net (fo=3, routed)           0.968    12.560    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_104_n_4
    SLICE_X15Y63         LUT5 (Prop_lut5_I1_O)        0.335    12.895 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_102/O
                         net (fo=2, routed)           0.584    13.479    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_102_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I0_O)        0.332    13.811 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_45/O
                         net (fo=2, routed)           0.624    14.435    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_45_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.559 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    14.559    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.935 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.052 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.052    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.271 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O[0]
                         net (fo=16, routed)          1.469    16.740    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.295    17.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_79/O
                         net (fo=1, routed)           0.700    17.735    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_79_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.131 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.131    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.248 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.248    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.571 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.834    19.404    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X10Y68         LUT4 (Prop_lut4_I0_O)        0.334    19.738 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.664    20.403    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.669    21.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.815    21.887    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.323    22.210 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.441    22.651    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326    22.977 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.445    23.422    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X7Y64          LUT2 (Prop_lut2_I0_O)        0.150    23.572 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.797    24.368    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X6Y65          LUT5 (Prop_lut5_I3_O)        0.352    24.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.482    25.202    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.328    25.530 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           1.044    26.574    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    26.698 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_1/O
                         net (fo=1, routed)           0.929    27.627    u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_1_n_0
    SLICE_X6Y62          LUT5 (Prop_lut5_I1_O)        0.153    27.780 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0/O
                         net (fo=2, routed)           0.326    28.106    s_adxl_txt_ascii_line2[90]
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.331    28.437 r  s_uart_dat_ascii_line[106]_i_1/O
                         net (fo=1, routed)           0.000    28.437    s_uart_dat_ascii_line[106]_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  s_uart_dat_ascii_line_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.501    55.836    s_clk_20mhz_BUFG
    SLICE_X6Y61          FDRE                                         r  s_uart_dat_ascii_line_reg[106]/C
                         clock pessimism              0.311    56.147    
                         clock uncertainty           -0.210    55.938    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.079    56.017    s_uart_dat_ascii_line_reg[106]
  -------------------------------------------------------------------
                         required time                         56.017    
                         arrival time                         -28.437    
  -------------------------------------------------------------------
                         slack                                 27.580    

Slack (MET) :             27.591ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.304ns  (logic 8.454ns (37.903%)  route 13.850ns (62.097%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 55.836 - 50.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.556     6.123    s_clk_20mhz_BUFG
    SLICE_X14Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     6.601 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=20, routed)          1.248     7.850    u_adxl362_readings_to_ascii/i_3axis_temp[24]
    SLICE_X13Y61         LUT1 (Prop_lut1_I0_O)        0.295     8.145 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.645     8.789    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.384 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.384    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.603 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_29/O[0]
                         net (fo=9, routed)           0.846    10.450    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[5]
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.295    10.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.745    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_153_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.278 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.278    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.593 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_104/O[3]
                         net (fo=3, routed)           0.968    12.560    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_104_n_4
    SLICE_X15Y63         LUT5 (Prop_lut5_I1_O)        0.335    12.895 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_102/O
                         net (fo=2, routed)           0.584    13.479    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_102_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I0_O)        0.332    13.811 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_45/O
                         net (fo=2, routed)           0.624    14.435    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_45_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.559 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    14.559    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.935 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.052 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.052    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.271 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O[0]
                         net (fo=16, routed)          1.469    16.740    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.295    17.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_79/O
                         net (fo=1, routed)           0.700    17.735    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_79_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.131 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.131    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.248 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.248    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.571 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.834    19.404    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X10Y68         LUT4 (Prop_lut4_I0_O)        0.334    19.738 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5/O
                         net (fo=1, routed)           0.664    20.403    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.669    21.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.815    21.887    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.323    22.210 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.441    22.651    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326    22.977 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.445    23.422    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X7Y64          LUT2 (Prop_lut2_I0_O)        0.150    23.572 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.797    24.368    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X6Y65          LUT5 (Prop_lut5_I3_O)        0.352    24.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.482    25.202    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.328    25.530 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           1.044    26.574    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    26.698 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_1/O
                         net (fo=1, routed)           0.929    27.627    u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_1_n_0
    SLICE_X6Y62          LUT5 (Prop_lut5_I1_O)        0.153    27.780 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0/O
                         net (fo=2, routed)           0.317    28.097    s_adxl_txt_ascii_line2[90]
    SLICE_X6Y61          LUT6 (Prop_lut6_I5_O)        0.331    28.428 r  s_cls_txt_ascii_line2[90]_i_1/O
                         net (fo=1, routed)           0.000    28.428    s_cls_txt_ascii_line2[90]_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  s_cls_txt_ascii_line2_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.501    55.836    s_clk_20mhz_BUFG
    SLICE_X6Y61          FDRE                                         r  s_cls_txt_ascii_line2_reg[90]/C
                         clock pessimism              0.311    56.147    
                         clock uncertainty           -0.210    55.938    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.081    56.019    s_cls_txt_ascii_line2_reg[90]
  -------------------------------------------------------------------
                         required time                         56.019    
                         arrival time                         -28.428    
  -------------------------------------------------------------------
                         slack                                 27.591    

Slack (MET) :             27.672ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.015ns  (logic 8.909ns (40.469%)  route 13.106ns (59.531%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 55.770 - 50.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.567     6.135    s_clk_20mhz_BUFG
    SLICE_X34Y48         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     6.653 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=20, routed)          0.712     7.364    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X34Y48         LUT1 (Prop_lut1_I0_O)        0.152     7.516 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.485     8.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.805 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.805    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_29/O[0]
                         net (fo=9, routed)           0.893     9.920    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.219 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.219    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_153_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_135_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_104/CO[3]
                         net (fo=1, routed)           0.001    10.884    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_104_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.218 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_58/O[1]
                         net (fo=3, routed)           0.744    11.962    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_58_n_6
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.329    12.291 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=1, routed)           0.713    13.004    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.348    13.352 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=2, routed)           0.582    13.934    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.058 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    14.058    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_23_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.664 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=15, routed)          1.284    15.948    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.334    16.282 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.635    16.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.646 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.646    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.980 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.826    18.805    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X41Y53         LUT4 (Prop_lut4_I0_O)        0.331    19.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.468    19.605    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.658    20.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.191    21.454    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.360    21.814 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.491    22.305    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.332    22.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.835    23.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.152    23.624 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_14/O
                         net (fo=3, routed)           0.758    24.381    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.352    24.733 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.848    25.581    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.328    25.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.674    26.583    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.707 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2/O
                         net (fo=2, routed)           0.643    27.350    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.150    27.500 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           0.323    27.823    s_adxl_txt_ascii_line1[26]
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.326    28.149 r  s_cls_txt_ascii_line1[26]_i_1/O
                         net (fo=1, routed)           0.000    28.149    s_cls_txt_ascii_line1[26]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.435    55.770    s_clk_20mhz_BUFG
    SLICE_X28Y52         FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/C
                         clock pessimism              0.232    56.002    
                         clock uncertainty           -0.210    55.793    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.029    55.822    s_cls_txt_ascii_line1_reg[26]
  -------------------------------------------------------------------
                         required time                         55.822    
                         arrival time                         -28.149    
  -------------------------------------------------------------------
                         slack                                 27.672    

Slack (MET) :             27.677ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.012ns  (logic 8.909ns (40.474%)  route 13.103ns (59.526%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 55.770 - 50.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.567     6.135    s_clk_20mhz_BUFG
    SLICE_X34Y48         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     6.653 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=20, routed)          0.712     7.364    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X34Y48         LUT1 (Prop_lut1_I0_O)        0.152     7.516 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.485     8.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.805 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.805    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_29/O[0]
                         net (fo=9, routed)           0.893     9.920    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.219 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.219    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_153_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_135_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_104/CO[3]
                         net (fo=1, routed)           0.001    10.884    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_104_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.218 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_58/O[1]
                         net (fo=3, routed)           0.744    11.962    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_58_n_6
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.329    12.291 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=1, routed)           0.713    13.004    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.348    13.352 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=2, routed)           0.582    13.934    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.058 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    14.058    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_23_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.664 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=15, routed)          1.284    15.948    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.334    16.282 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.635    16.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.646 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.646    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.980 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.826    18.805    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X41Y53         LUT4 (Prop_lut4_I0_O)        0.331    19.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.468    19.605    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.658    20.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.191    21.454    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.360    21.814 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.491    22.305    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.332    22.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.835    23.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.152    23.624 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_14/O
                         net (fo=3, routed)           0.758    24.381    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.352    24.733 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.848    25.581    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.328    25.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.674    26.583    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.707 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2/O
                         net (fo=2, routed)           0.643    27.350    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.150    27.500 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           0.320    27.820    s_adxl_txt_ascii_line1[26]
    SLICE_X28Y52         LUT6 (Prop_lut6_I1_O)        0.326    28.146 r  s_uart_dat_ascii_line[170]_i_1/O
                         net (fo=1, routed)           0.000    28.146    s_uart_dat_ascii_line[170]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  s_uart_dat_ascii_line_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.435    55.770    s_clk_20mhz_BUFG
    SLICE_X28Y52         FDRE                                         r  s_uart_dat_ascii_line_reg[170]/C
                         clock pessimism              0.232    56.002    
                         clock uncertainty           -0.210    55.793    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.031    55.824    s_uart_dat_ascii_line_reg[170]
  -------------------------------------------------------------------
                         required time                         55.824    
                         arrival time                         -28.146    
  -------------------------------------------------------------------
                         slack                                 27.677    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.051ns  (logic 8.146ns (36.942%)  route 13.905ns (63.058%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 55.772 - 50.000 ) 
    Source Clock Delay      (SCD):    6.139ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.571     6.139    s_clk_20mhz_BUFG
    SLICE_X12Y45         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     6.657 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=20, routed)          0.891     7.548    u_adxl362_readings_to_ascii/i_3axis_temp[8]
    SLICE_X5Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.479     8.150    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.745    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.068 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_29/O[1]
                         net (fo=12, routed)          0.880     9.949    u_adxl362_readings_to_ascii/s_txt_temp_u160[6]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.306    10.255 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    10.255    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.895 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_104/O[3]
                         net (fo=3, routed)           0.984    11.879    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_104_n_4
    SLICE_X4Y48          LUT5 (Prop_lut5_I1_O)        0.334    12.213 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_102/O
                         net (fo=2, routed)           0.474    12.687    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_102_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.326    13.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_45/O
                         net (fo=2, routed)           0.568    13.581    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_45_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.705 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    13.705    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_49_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.081 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.001    14.082    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.321 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[2]
                         net (fo=19, routed)          1.522    15.843    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_5
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.301    16.144 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_84/O
                         net (fo=1, routed)           0.000    16.144    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_84_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.694 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.694    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_34_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.028 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[1]
                         net (fo=3, routed)           1.576    18.604    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_6
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.331    18.935 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_27/O
                         net (fo=1, routed)           0.471    19.406    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_27_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.121 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.571    20.849    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X4Y54          LUT4 (Prop_lut4_I3_O)        0.323    21.172 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12/O
                         net (fo=4, routed)           0.651    21.822    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.326    22.148 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26/O
                         net (fo=4, routed)           0.602    22.750    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.124    22.874 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_17/O
                         net (fo=2, routed)           0.811    23.686    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_17_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.152    23.838 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8/O
                         net (fo=4, routed)           0.734    24.572    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.326    24.898 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=7, routed)           0.836    25.734    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    25.858 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0_i_1/O
                         net (fo=1, routed)           1.015    26.872    u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0_i_1_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.152    27.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0/O
                         net (fo=2, routed)           0.839    27.863    s_adxl_txt_ascii_line2[42]
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.326    28.189 r  s_uart_dat_ascii_line[58]_i_1/O
                         net (fo=1, routed)           0.000    28.189    s_uart_dat_ascii_line[58]_i_1_n_0
    SLICE_X8Y54          FDRE                                         r  s_uart_dat_ascii_line_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.437    55.772    s_clk_20mhz_BUFG
    SLICE_X8Y54          FDRE                                         r  s_uart_dat_ascii_line_reg[58]/C
                         clock pessimism              0.232    56.004    
                         clock uncertainty           -0.210    55.795    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)        0.079    55.874    s_uart_dat_ascii_line_reg[58]
  -------------------------------------------------------------------
                         required time                         55.874    
                         arrival time                         -28.189    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.704ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.033ns  (logic 8.681ns (39.400%)  route 13.352ns (60.600%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 55.768 - 50.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.567     6.135    s_clk_20mhz_BUFG
    SLICE_X34Y48         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     6.653 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=20, routed)          0.712     7.364    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X34Y48         LUT1 (Prop_lut1_I0_O)        0.152     7.516 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.485     8.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.805 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.805    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_29/O[0]
                         net (fo=9, routed)           0.893     9.920    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.219 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.219    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_153_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_135_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_104/CO[3]
                         net (fo=1, routed)           0.001    10.884    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_104_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.218 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_58/O[1]
                         net (fo=3, routed)           0.744    11.962    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_58_n_6
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.329    12.291 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=1, routed)           0.713    13.004    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.348    13.352 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=2, routed)           0.582    13.934    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.058 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    14.058    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_23_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.664 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=15, routed)          1.284    15.948    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.334    16.282 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.635    16.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.646 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.646    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.980 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.826    18.805    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X41Y53         LUT4 (Prop_lut4_I0_O)        0.331    19.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.468    19.605    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.658    20.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.191    21.454    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.360    21.814 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.491    22.305    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.332    22.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.835    23.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.152    23.624 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_14/O
                         net (fo=3, routed)           0.758    24.381    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.352    24.733 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.848    25.581    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.328    25.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.510    26.419    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.543 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.727    27.270    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_1_n_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124    27.394 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0/O
                         net (fo=2, routed)           0.650    28.044    s_adxl_txt_ascii_line1[27]
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.168 r  s_uart_dat_ascii_line[171]_i_1/O
                         net (fo=1, routed)           0.000    28.168    s_uart_dat_ascii_line[171]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  s_uart_dat_ascii_line_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.433    55.768    s_clk_20mhz_BUFG
    SLICE_X30Y51         FDRE                                         r  s_uart_dat_ascii_line_reg[171]/C
                         clock pessimism              0.232    56.000    
                         clock uncertainty           -0.210    55.791    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)        0.081    55.872    s_uart_dat_ascii_line_reg[171]
  -------------------------------------------------------------------
                         required time                         55.872    
                         arrival time                         -28.168    
  -------------------------------------------------------------------
                         slack                                 27.704    

Slack (MET) :             27.711ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.022ns  (logic 8.681ns (39.419%)  route 13.341ns (60.581%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 55.768 - 50.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.567     6.135    s_clk_20mhz_BUFG
    SLICE_X34Y48         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     6.653 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=20, routed)          0.712     7.364    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X34Y48         LUT1 (Prop_lut1_I0_O)        0.152     7.516 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.485     8.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.805 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.805    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_29/O[0]
                         net (fo=9, routed)           0.893     9.920    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.299    10.219 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.219    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_153_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_135_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_104/CO[3]
                         net (fo=1, routed)           0.001    10.884    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_104_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.218 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_58/O[1]
                         net (fo=3, routed)           0.744    11.962    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_58_n_6
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.329    12.291 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=1, routed)           0.713    13.004    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.348    13.352 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=2, routed)           0.582    13.934    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.058 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    14.058    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_23_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.664 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=15, routed)          1.284    15.948    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.334    16.282 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.635    16.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.646 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.646    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.980 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.826    18.805    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X41Y53         LUT4 (Prop_lut4_I0_O)        0.331    19.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.468    19.605    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.658    20.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.191    21.454    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.360    21.814 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.491    22.305    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.332    22.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.835    23.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.152    23.624 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_14/O
                         net (fo=3, routed)           0.758    24.381    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.352    24.733 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.848    25.581    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.328    25.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.510    26.419    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.543 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.727    27.270    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_1_n_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124    27.394 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0/O
                         net (fo=2, routed)           0.639    28.033    s_adxl_txt_ascii_line1[27]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    28.157 r  s_cls_txt_ascii_line1[27]_i_1/O
                         net (fo=1, routed)           0.000    28.157    s_cls_txt_ascii_line1[27]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.433    55.768    s_clk_20mhz_BUFG
    SLICE_X30Y51         FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/C
                         clock pessimism              0.232    56.000    
                         clock uncertainty           -0.210    55.791    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)        0.077    55.868    s_cls_txt_ascii_line1_reg[27]
  -------------------------------------------------------------------
                         required time                         55.868    
                         arrival time                         -28.157    
  -------------------------------------------------------------------
                         slack                                 27.711    

Slack (MET) :             27.747ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.990ns  (logic 8.040ns (36.563%)  route 13.950ns (63.437%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 55.772 - 50.000 ) 
    Source Clock Delay      (SCD):    6.139ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.571     6.139    s_clk_20mhz_BUFG
    SLICE_X12Y45         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     6.657 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=20, routed)          0.891     7.548    u_adxl362_readings_to_ascii/i_3axis_temp[8]
    SLICE_X5Y47          LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.479     8.150    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.745    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.068 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_29/O[1]
                         net (fo=12, routed)          0.880     9.949    u_adxl362_readings_to_ascii/s_txt_temp_u160[6]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.306    10.255 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    10.255    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.895 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_104/O[3]
                         net (fo=3, routed)           0.984    11.879    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_104_n_4
    SLICE_X4Y48          LUT5 (Prop_lut5_I1_O)        0.334    12.213 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_102/O
                         net (fo=2, routed)           0.474    12.687    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_102_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.326    13.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_45/O
                         net (fo=2, routed)           0.568    13.581    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_45_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.705 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    13.705    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_49_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.081 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.001    14.082    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.321 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[2]
                         net (fo=19, routed)          1.522    15.843    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_5
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.301    16.144 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_84/O
                         net (fo=1, routed)           0.000    16.144    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_84_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.694 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.694    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_34_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.028 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[1]
                         net (fo=3, routed)           1.576    18.604    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_6
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.331    18.935 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_27/O
                         net (fo=1, routed)           0.471    19.406    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_27_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.121 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.571    20.849    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X4Y54          LUT4 (Prop_lut4_I3_O)        0.323    21.172 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12/O
                         net (fo=4, routed)           0.651    21.822    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.326    22.148 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26/O
                         net (fo=4, routed)           0.602    22.750    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.124    22.874 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_17/O
                         net (fo=2, routed)           0.811    23.686    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_17_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.152    23.838 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8/O
                         net (fo=4, routed)           0.734    24.572    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.326    24.898 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=7, routed)           0.687    25.585    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    25.709 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_5/O
                         net (fo=4, routed)           0.457    26.166    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_5_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.124    26.290 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0_i_2/O
                         net (fo=1, routed)           0.719    27.010    u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0_i_2_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.124    27.134 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0/O
                         net (fo=2, routed)           0.871    28.005    s_adxl_txt_ascii_line2[43]
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    28.129 r  s_cls_txt_ascii_line2[43]_i_1/O
                         net (fo=1, routed)           0.000    28.129    s_cls_txt_ascii_line2[43]_i_1_n_0
    SLICE_X8Y54          FDRE                                         r  s_cls_txt_ascii_line2_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.437    55.772    s_clk_20mhz_BUFG
    SLICE_X8Y54          FDRE                                         r  s_cls_txt_ascii_line2_reg[43]/C
                         clock pessimism              0.232    56.004    
                         clock uncertainty           -0.210    55.795    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)        0.081    55.876    s_cls_txt_ascii_line2_reg[43]
  -------------------------------------------------------------------
                         required time                         55.876    
                         arrival time                         -28.129    
  -------------------------------------------------------------------
                         slack                                 27.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[45]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.213ns (52.184%)  route 0.195ns (47.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.569     1.827    s_clk_20mhz_BUFG
    SLICE_X12Y48         FDRE                                         r  s_uart_dat_ascii_line_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  s_uart_dat_ascii_line_reg[45]/Q
                         net (fo=1, routed)           0.195     2.187    u_uart_tx_feed/i_dat_ascii_line[45]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.049     2.236 r  u_uart_tx_feed/s_uart_line_aux[45]_i_1/O
                         net (fo=1, routed)           0.000     2.236    u_uart_tx_feed/s_uart_line_val[45]
    SLICE_X11Y50         FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.833     2.369    u_uart_tx_feed/i_clk_20mhz
    SLICE_X11Y50         FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[45]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X11Y50         FDSE (Hold_fdse_C_D)         0.107     2.198    u_uart_tx_feed/s_uart_line_aux_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.119%)  route 0.245ns (56.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.569     1.827    s_clk_20mhz_BUFG
    SLICE_X11Y49         FDRE                                         r  s_cls_txt_ascii_line2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  s_cls_txt_ascii_line2_reg[24]/Q
                         net (fo=1, routed)           0.245     2.214    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[24]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.045     2.259 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[24]_i_1/O
                         net (fo=1, routed)           0.000     2.259    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[24]
    SLICE_X12Y52         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.833     2.369    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X12Y52         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[24]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.121     2.212    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.751%)  route 0.223ns (61.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X15Y48         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[17]/Q
                         net (fo=1, routed)           0.223     2.191    s_hex_3axis_temp_measurements_final[17]
    SLICE_X12Y53         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.831     2.368    s_clk_20mhz_BUFG
    SLICE_X12Y53         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[17]/C
                         clock pessimism             -0.278     2.090    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.052     2.142    s_hex_3axis_temp_measurements_display_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.638%)  route 0.244ns (63.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X15Y48         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[16]/Q
                         net (fo=1, routed)           0.244     2.212    s_hex_3axis_temp_measurements_final[16]
    SLICE_X12Y55         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.831     2.368    s_clk_20mhz_BUFG
    SLICE_X12Y55         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[16]/C
                         clock pessimism             -0.278     2.090    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.059     2.149    s_hex_3axis_temp_measurements_display_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.790%)  route 0.228ns (58.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X14Y48         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[23]/Q
                         net (fo=1, routed)           0.228     2.220    s_hex_3axis_temp_measurements_final[23]
    SLICE_X14Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.833     2.369    s_clk_20mhz_BUFG
    SLICE_X14Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[23]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.063     2.154    s_hex_3axis_temp_measurements_display_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reset_synch_20mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.042%)  route 0.261ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.558     1.816    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X37Y59         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.957 r  u_reset_synch_20mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.261     2.219    u_reset_synch_20mhz/p_0_in[9]
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.827     2.364    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.283     2.081    
    SLICE_X32Y53         FDPE (Hold_fdpe_C_D)         0.072     2.153    u_reset_synch_20mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.511%)  route 0.256ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.566     1.824    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X31Y49         FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[48]/Q
                         net (fo=2, routed)           0.256     2.221    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[48]
    SLICE_X33Y57         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.826     2.363    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X33Y57         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[48]/C
                         clock pessimism             -0.278     2.085    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.070     2.155    u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.559     1.817    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.958 r  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1291, routed)        0.188     2.146    s_rst_20mhz
    SLICE_X33Y47         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.835     2.371    s_clk_20mhz_BUFG
    SLICE_X33Y47         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[32]/C
                         clock pessimism             -0.278     2.093    
    SLICE_X33Y47         FDRE (Hold_fdre_C_R)        -0.018     2.075    s_hex_3axis_temp_measurements_display_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.559     1.817    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.958 r  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1291, routed)        0.188     2.146    s_rst_20mhz
    SLICE_X33Y47         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.835     2.371    s_clk_20mhz_BUFG
    SLICE_X33Y47         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[41]/C
                         clock pessimism             -0.278     2.093    
    SLICE_X33Y47         FDRE (Hold_fdre_C_R)        -0.018     2.075    s_hex_3axis_temp_measurements_display_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[53]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.120%)  route 0.256ns (57.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.569     1.827    s_clk_20mhz_BUFG
    SLICE_X11Y49         FDRE                                         r  s_uart_dat_ascii_line_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  s_uart_dat_ascii_line_reg[53]/Q
                         net (fo=1, routed)           0.256     2.224    u_uart_tx_feed/i_dat_ascii_line[53]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.045     2.269 r  u_uart_tx_feed/s_uart_line_aux[53]_i_1/O
                         net (fo=1, routed)           0.000     2.269    u_uart_tx_feed/s_uart_line_val[53]
    SLICE_X11Y50         FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.833     2.369    u_uart_tx_feed/i_clk_20mhz
    SLICE_X11Y50         FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[53]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X11Y50         FDSE (Hold_fdse_C_D)         0.092     2.183    u_uart_tx_feed/s_uart_line_aux_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y14     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y14     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y12     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y12     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y18     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X1Y9       u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y14      u_led_pwm_driver/basicloop[3].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y31      u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y27     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y27     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y27     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y60     u_led_pwm_driver/greenloop[0].s_color_green_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y60     u_led_pwm_driver/greenloop[0].s_color_green_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y61     u_led_pwm_driver/greenloop[0].s_color_green_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y61     u_led_pwm_driver/greenloop[0].s_color_green_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y61     u_led_pwm_driver/greenloop[0].s_color_green_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y65     u_led_pwm_driver/redloop[0].s_color_red_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y32     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y32     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y32      u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_period_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y32      u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_period_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y32      u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_period_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y32      u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_period_count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999998.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999998.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.580ns (47.448%)  route 0.642ns (52.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.642     8.085    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.209 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.209    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.461 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.029 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.606ns (48.542%)  route 0.642ns (51.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.642     8.085    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.150     8.235 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.235    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.461 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.580ns (47.887%)  route 0.631ns (52.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.631     8.074    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.198 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.198    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.461 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.606ns (48.983%)  route 0.631ns (51.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.631     8.074    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.150     8.224 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.224    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.461 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.580ns (47.709%)  route 0.636ns (52.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.636     8.078    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.202 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.202    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.461 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.609ns (48.927%)  route 0.636ns (51.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.636     8.078    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.153     8.231 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.231    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.461 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.580ns (61.721%)  route 0.360ns (38.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.360     7.802    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.124     7.926 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     7.926    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.461 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.032 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999999.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.580ns (51.967%)  route 0.536ns (48.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.503ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.536     7.979    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     8.103    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.305 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.483 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                              9999999.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.997%)  route 0.172ns (48.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.172     2.443    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.488 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.488    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.590     2.301    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     2.393    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.741%)  route 0.249ns (57.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.249     2.521    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.566 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.566    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.590     2.301    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.107     2.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.109%)  route 0.256ns (57.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.256     2.527    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.572 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.572    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.590     2.301    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.107     2.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.187ns (41.984%)  route 0.258ns (58.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.258     2.530    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.046     2.576 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.576    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.590     2.301    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.107     2.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.741%)  route 0.249ns (57.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.249     2.521    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.566 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.566    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.590     2.301    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     2.393    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.109%)  route 0.256ns (57.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.256     2.527    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.572 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.572    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.590     2.301    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     2.393    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.854%)  route 0.258ns (58.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.258     2.530    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.575 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.575    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.590     2.301    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091     2.392    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.199     2.471    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     2.516 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.516    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.170     2.734    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.603     2.131    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.091     2.222    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100hz_ssd
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y80  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y80  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y80  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X0Y79  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      131.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             131.086ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.828ns (19.219%)  route 3.480ns (80.781%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 141.470 - 135.640 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.604     6.171    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     6.627 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.697     7.324    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[29]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     7.448 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.794     8.242    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.366 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.989    10.356    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.124    10.480 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.480    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[1]
    SLICE_X0Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.495   141.470    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                         clock pessimism              0.311   141.782    
                         clock uncertainty           -0.245   141.536    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.029   141.565    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        141.565    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                131.086    

Slack (MET) :             131.222ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.828ns (19.835%)  route 3.346ns (80.165%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 141.470 - 135.640 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.604     6.171    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     6.627 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.697     7.324    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[29]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     7.448 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.794     8.242    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.366 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.856    10.222    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.124    10.346 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.346    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]
    SLICE_X0Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.495   141.470    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism              0.311   141.782    
                         clock uncertainty           -0.245   141.536    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.031   141.567    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        141.567    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                131.222    

Slack (MET) :             131.226ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.864%)  route 3.340ns (80.136%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 141.470 - 135.640 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.604     6.171    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     6.627 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.697     7.324    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[29]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     7.448 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.794     8.242    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.366 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.849    10.216    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.124    10.340 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    10.340    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X1Y70          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.495   141.470    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y70          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism              0.311   141.782    
                         clock uncertainty           -0.245   141.536    
    SLICE_X1Y70          FDRE (Setup_fdre_C_D)        0.029   141.565    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        141.565    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                131.226    

Slack (MET) :             131.229ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.828ns (19.869%)  route 3.339ns (80.131%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 141.470 - 135.640 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.604     6.171    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     6.627 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.697     7.324    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[29]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     7.448 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.794     8.242    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.366 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.848    10.215    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.124    10.339 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.339    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[7]
    SLICE_X1Y70          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.495   141.470    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y70          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[7]/C
                         clock pessimism              0.311   141.782    
                         clock uncertainty           -0.245   141.536    
    SLICE_X1Y70          FDRE (Setup_fdre_C_D)        0.031   141.567    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        141.567    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                131.229    

Slack (MET) :             131.278ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.828ns (20.166%)  route 3.278ns (79.834%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 141.462 - 135.640 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.608     6.175    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y70          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456     6.631 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.810     7.442    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.566 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.574     8.140    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.893    10.157    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I2_O)        0.124    10.281 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000    10.281    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[27]
    SLICE_X4Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.487   141.462    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/C
                         clock pessimism              0.311   141.774    
                         clock uncertainty           -0.245   141.528    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)        0.031   141.559    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        141.559    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                131.278    

Slack (MET) :             131.304ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.294%)  route 3.252ns (79.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 141.462 - 135.640 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.608     6.175    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y70          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456     6.631 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.810     7.442    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.566 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.574     8.140    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.868    10.131    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I2_O)        0.124    10.255 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000    10.255    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[26]
    SLICE_X4Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.487   141.462    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/C
                         clock pessimism              0.311   141.774    
                         clock uncertainty           -0.245   141.528    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)        0.031   141.559    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        141.559    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                131.304    

Slack (MET) :             131.305ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 141.462 - 135.640 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.608     6.175    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y70          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456     6.631 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.810     7.442    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.566 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.574     8.140    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.865    10.129    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I2_O)        0.124    10.253 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000    10.253    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[25]
    SLICE_X4Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.487   141.462    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/C
                         clock pessimism              0.311   141.774    
                         clock uncertainty           -0.245   141.528    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)        0.029   141.557    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        141.557    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                131.305    

Slack (MET) :             131.377ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.606%)  route 3.190ns (79.394%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 141.469 - 135.640 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.604     6.171    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     6.627 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.697     7.324    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[29]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     7.448 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.794     8.242    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.366 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.699    10.066    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I1_O)        0.124    10.190 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    10.190    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[10]
    SLICE_X1Y71          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.494   141.469    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y71          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
                         clock pessimism              0.311   141.781    
                         clock uncertainty           -0.245   141.535    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)        0.031   141.566    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        141.566    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                131.377    

Slack (MET) :             131.393ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.828ns (20.686%)  route 3.175ns (79.314%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 141.470 - 135.640 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.604     6.171    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     6.627 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.697     7.324    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[29]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     7.448 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.794     8.242    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.366 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.684    10.050    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.124    10.174 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    10.174    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]
    SLICE_X0Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.495   141.470    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                         clock pessimism              0.311   141.782    
                         clock uncertainty           -0.245   141.536    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.031   141.567    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        141.567    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                131.393    

Slack (MET) :             131.437ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.964%)  route 3.122ns (79.036%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 141.464 - 135.640 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.607     6.174    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y72          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     6.630 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.871     7.502    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[14]
    SLICE_X3Y72          LUT4 (Prop_lut4_I3_O)        0.124     7.626 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9/O
                         net (fo=1, routed)           0.642     8.268    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     8.392 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5/O
                         net (fo=32, routed)          1.608    10.000    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.124 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    10.124    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]
    SLICE_X3Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.489   141.464    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y75          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                         clock pessimism              0.311   141.776    
                         clock uncertainty           -0.245   141.530    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.031   141.561    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        141.561    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                131.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.850    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X1Y52          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.991 r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/Q
                         net (fo=1, routed)           0.097     2.088    u_reset_synch_7_37mhz/p_0_in[3]
    SLICE_X0Y52          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.399    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X0Y52          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                         clock pessimism             -0.535     1.863    
    SLICE_X0Y52          FDPE (Hold_fdpe_C_D)         0.057     1.920    u_reset_synch_7_37mhz/s_rst_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.853    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y46          FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/Q
                         net (fo=10, routed)          0.120     2.114    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg_n_0_[2]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.048     2.162 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.162    u_uart_tx_only/s_i_aux[3]_i_2_n_0
    SLICE_X5Y46          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.402    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y46          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.536     1.866    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.107     1.973    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.853    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y46          FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/Q
                         net (fo=10, routed)          0.120     2.114    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg_n_0_[2]
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.045     2.159 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.159    u_uart_tx_only/s_i_aux[2]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.402    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y46          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.536     1.866    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.091     1.957    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.849    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X0Y54          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDPE (Prop_fdpe_C_Q)         0.141     1.990 r  u_reset_synch_7_37mhz/s_rst_shift_reg[6]/Q
                         net (fo=1, routed)           0.162     2.152    u_reset_synch_7_37mhz/p_0_in[7]
    SLICE_X0Y54          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.861     2.398    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X0Y54          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
                         clock pessimism             -0.548     1.849    
    SLICE_X0Y54          FDPE (Hold_fdpe_C_D)         0.061     1.910    u_reset_synch_7_37mhz/s_rst_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.846    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDPE (Prop_fdpe_C_Q)         0.141     1.987 r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/Q
                         net (fo=1, routed)           0.170     2.158    u_reset_synch_7_37mhz/p_0_in[11]
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.395    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
                         clock pessimism             -0.548     1.846    
    SLICE_X5Y58          FDPE (Hold_fdpe_C_D)         0.066     1.912    u_reset_synch_7_37mhz/s_rst_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.846    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDPE (Prop_fdpe_C_Q)         0.141     1.987 r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.176     2.164    u_reset_synch_7_37mhz/p_0_in[12]
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.395    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.548     1.846    
    SLICE_X5Y58          FDPE (Hold_fdpe_C_D)         0.070     1.916    u_reset_synch_7_37mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.850    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X0Y52          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.991 r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.174     2.165    u_reset_synch_7_37mhz/p_0_in[4]
    SLICE_X0Y52          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.399    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X0Y52          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.548     1.850    
    SLICE_X0Y52          FDPE (Hold_fdpe_C_D)         0.066     1.916    u_reset_synch_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.725%)  route 0.223ns (61.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.849    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X0Y54          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDPE (Prop_fdpe_C_Q)         0.141     1.990 r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.223     2.214    u_reset_synch_7_37mhz/p_0_in[10]
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.395    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.511     1.883    
    SLICE_X5Y58          FDPE (Hold_fdpe_C_D)         0.070     1.953    u_reset_synch_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.014%)  route 0.421ns (71.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.856    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X2Y48          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.164     2.020 r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.421     2.442    u_reset_synch_7_37mhz/p_0_in[2]
    SLICE_X1Y52          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.399    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X1Y52          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.278     2.121    
    SLICE_X1Y52          FDPE (Hold_fdpe_C_D)         0.059     2.180    u_reset_synch_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/S
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.452%)  route 0.392ns (73.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.846    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X5Y58          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDPE (Prop_fdpe_C_Q)         0.141     1.987 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=50, routed)          0.392     2.380    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X5Y47          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.867     2.403    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y47          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.278     2.125    
    SLICE_X5Y47          FDSE (Hold_fdse_C_S)        -0.018     2.107    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y18     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X2Y48      u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X2Y48      u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X1Y52      u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y70      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y70      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y70      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y48      u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y58      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X1Y52      u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X1Y52      u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_clkfbout
  To Clock:  s_clk_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  VIRTUAL_clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999961.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 3.984ns (63.408%)  route 2.299ns (36.592%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.709     7.346    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     7.802 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           2.299    10.101    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.528    13.629 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.629    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.629    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 4.163ns (66.727%)  route 2.076ns (33.273%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.709     7.346    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.419     7.765 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           2.076     9.841    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.744    13.584 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.584    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.584    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 4.137ns (66.593%)  route 2.075ns (33.407%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.709     7.346    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.419     7.765 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           2.075     9.840    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         3.718    13.559 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.559    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 3.962ns (60.287%)  route 2.610ns (39.713%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -6.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.350     6.987    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           2.610    10.052    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         3.506    13.558 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.558    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.558    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 4.020ns (67.643%)  route 1.923ns (32.357%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.709     7.346    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     7.802 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           1.923     9.725    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         3.564    13.289 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.289    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 4.000ns (66.514%)  route 2.013ns (33.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.709     7.346    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     7.802 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           2.013     9.815    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         3.544    13.359 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.359    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 4.156ns (71.316%)  route 1.672ns (28.684%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.709     7.346    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.419     7.765 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           1.672     9.437    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         3.737    13.174 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.174    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 4.024ns (70.629%)  route 1.674ns (29.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.709     7.346    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     7.802 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           1.674     9.476    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         3.568    13.044 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.044    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                              9999962.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 1.410ns (80.499%)  route 0.342ns (19.501%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.284     2.268    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     2.409 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           0.342     2.751    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         1.269     4.020 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.020    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 1.446ns (81.750%)  route 0.323ns (18.250%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.284     2.268    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.128     2.396 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           0.323     2.719    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         1.318     4.037 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.037    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 1.406ns (75.750%)  route 0.450ns (24.250%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.284     2.268    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     2.409 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           0.450     2.859    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         1.265     4.124 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.124    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 1.385ns (74.326%)  route 0.478ns (25.674%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.284     2.268    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     2.409 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           0.478     2.887    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         1.244     4.132 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.132    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 1.428ns (73.667%)  route 0.510ns (26.333%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.284     2.268    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.128     2.396 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           0.510     2.906    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         1.300     4.206 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.206    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.206    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 1.451ns (73.970%)  route 0.511ns (26.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.284     2.268    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.128     2.396 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           0.511     2.907    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.323     4.230 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.230    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 1.370ns (69.468%)  route 0.602ns (30.532%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.284     2.268    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     2.409 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           0.602     3.011    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.229     4.240 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.240    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.348ns (63.712%)  route 0.768ns (36.288%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.147     2.131    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.768     3.039    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         1.207     4.246 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.246    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.911    





---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.761ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.124ns (8.349%)  route 1.361ns (91.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 55.831 - 50.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.361     7.998    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.122 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.122    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496    55.831    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.063    
                         clock uncertainty           -0.210    55.854    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.029    55.883    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.883    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 47.761    

Slack (MET) :             47.790ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.124ns (8.503%)  route 1.334ns (91.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 55.831 - 50.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613     6.180    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     6.636 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.334     7.971    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.124     8.095 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     8.095    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X0Y81          FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496    55.831    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism              0.232    56.063    
                         clock uncertainty           -0.210    55.854    
    SLICE_X0Y81          FDSE (Setup_fdse_C_D)        0.031    55.885    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         55.885    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 47.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.045ns (6.889%)  route 0.608ns (93.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.608     2.592    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.045     2.637 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.637    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.111    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.091     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.045ns (6.733%)  route 0.623ns (93.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.623     2.607    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.045     2.652 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     2.652    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X0Y81          FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism             -0.278     2.111    
    SLICE_X0Y81          FDSE (Hold_fdse_C_D)         0.092     2.203    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.449    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.692ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.124ns (7.972%)  route 1.431ns (92.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.847ns = ( 55.847 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.627     6.195    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.651 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.431     8.082    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.206    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.511    55.847    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y29          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.079    
                         clock uncertainty           -0.210    55.869    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.029    55.898    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.898    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 47.692    

Slack (MET) :             47.710ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.124ns (8.063%)  route 1.414ns (91.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.845ns = ( 55.845 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.627     6.195    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.651 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.414     8.065    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.189 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.189    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X4Y29          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.509    55.845    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X4Y29          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.077    
                         clock uncertainty           -0.210    55.867    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    55.898    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.898    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 47.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.045ns (6.728%)  route 0.624ns (93.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.588     1.846    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.987 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.624     2.611    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.045     2.656 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.656    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X4Y29          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.855     2.391    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X4Y29          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.113    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092     2.205    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.683ns  (logic 0.045ns (6.585%)  route 0.638ns (93.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 102.393 - 100.000 ) 
    Source Clock Delay      (SCD):    1.987ns = ( 101.987 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   100.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486   101.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.588   101.846    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141   101.987 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.638   102.626    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.045   102.671 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.671    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   100.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530   101.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.857   102.393    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y29          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.115    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091   102.206    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.206    
                         arrival time                         102.671    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.860ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.124ns (8.914%)  route 1.267ns (91.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 55.831 - 50.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.610     6.177    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.633 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.267     7.900    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.124     8.024 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.024    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496    55.831    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.063    
                         clock uncertainty           -0.210    55.854    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.031    55.885    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.885    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                 47.860    

Slack (MET) :             47.914ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.124ns (9.302%)  route 1.209ns (90.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 55.829 - 50.000 ) 
    Source Clock Delay      (SCD):    6.633ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.610     6.177    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.633 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.209     7.842    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.124     7.966 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.966    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.494    55.829    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.061    
                         clock uncertainty           -0.210    55.852    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.029    55.881    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.881    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 47.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.045ns (7.475%)  route 0.557ns (92.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.581     1.839    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.557     2.537    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.045     2.582 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.582    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.850     2.386    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.108    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.091     2.199    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.045ns (6.988%)  route 0.599ns (93.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.581     1.839    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.599     2.579    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.045     2.624 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.624    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.111    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.092     2.203    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       19.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.497ns (36.717%)  route 0.856ns (63.283%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A8                                                0.000    30.400 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    30.897 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.856    31.753    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.592    51.850    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)       -0.014    51.301    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.301    
                         arrival time                         -31.753    
  -------------------------------------------------------------------
                         slack                                 19.549    

Slack (MET) :             19.626ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.471ns (36.898%)  route 0.805ns (63.102%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C10                                               0.000    30.400 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.471    30.871 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.805    31.675    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.592    51.850    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)       -0.014    51.301    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.301    
                         arrival time                         -31.675    
  -------------------------------------------------------------------
                         slack                                 19.626    

Slack (MET) :             19.627ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.467ns (36.818%)  route 0.802ns (63.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C11                                               0.000    30.400 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.467    30.867 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.802    31.669    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.592    51.850    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)       -0.019    51.296    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.296    
                         arrival time                         -31.669    
  -------------------------------------------------------------------
                         slack                                 19.627    

Slack (MET) :             19.658ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.495ns (39.738%)  route 0.751ns (60.262%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A10                                               0.000    30.400 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.495    30.895 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.751    31.647    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.592    51.850    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)       -0.011    51.304    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.304    
                         arrival time                         -31.647    
  -------------------------------------------------------------------
                         slack                                 19.658    

Slack (MET) :             19.660ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.486ns (36.718%)  route 0.837ns (63.282%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 51.932 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B9                                                0.000    30.400 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.486    30.886 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.837    31.723    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y105         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.673    51.932    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y105         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.932    
                         clock uncertainty           -0.535    51.397    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.014    51.383    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.383    
                         arrival time                         -31.723    
  -------------------------------------------------------------------
                         slack                                 19.660    

Slack (MET) :             19.664ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.493ns (37.515%)  route 0.821ns (62.485%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 51.932 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B8                                                0.000    30.400 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.493    30.893 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.821    31.713    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y105         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.673    51.932    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y105         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.932    
                         clock uncertainty           -0.535    51.397    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.019    51.378    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.378    
                         arrival time                         -31.713    
  -------------------------------------------------------------------
                         slack                                 19.664    

Slack (MET) :             19.783ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.423ns (35.345%)  route 0.773ns (64.655%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 51.928 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    D9                                                0.000    30.400 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.423    30.823 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.773    31.595    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y114         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.669    51.928    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y114         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.928    
                         clock uncertainty           -0.535    51.393    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)       -0.014    51.379    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.379    
                         arrival time                         -31.595    
  -------------------------------------------------------------------
                         slack                                 19.783    

Slack (MET) :             19.789ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.483ns (40.505%)  route 0.709ns (59.495%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 51.930 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C9                                                0.000    30.400 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.483    30.883 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.709    31.592    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y110         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.671    51.930    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y110         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.930    
                         clock uncertainty           -0.535    51.395    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)       -0.014    51.381    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.381    
                         arrival time                         -31.592    
  -------------------------------------------------------------------
                         slack                                 19.789    

Slack (MET) :             19.863ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.435ns (42.133%)  route 0.598ns (57.867%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 51.849 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    V14                                               0.000    30.400 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.435    30.835 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.598    31.433    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.591    51.849    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.849    
                         clock uncertainty           -0.535    51.314    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.019    51.295    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.295    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                 19.863    

Slack (MET) :             19.867ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.436ns (42.176%)  route 0.597ns (57.824%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 51.849 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    U14                                               0.000    30.400 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.436    30.836 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.597    31.433    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.591    51.849    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.849    
                         clock uncertainty           -0.535    51.314    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.014    51.300    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.300    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                 19.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.674ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_cipo
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.424ns (59.321%)  route 0.976ns (40.679%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V10                                               0.000    20.200 r  ei_pmod_acl2_cipo (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_cipo
    V10                  IBUF (Prop_ibuf_I_O)         1.424    21.624 r  ei_pmod_acl2_cipo_IBUF_inst/O
                         net (fo=1, routed)           0.976    22.600    u_pmod_acl2_custom_driver/ei_cipo
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.631     6.199    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/C
                         clock pessimism              0.000     6.199    
                         clock uncertainty            0.535     6.734    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.192     6.926    u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                          22.600    
  -------------------------------------------------------------------
                         slack                                 15.674    

Slack (MET) :             15.768ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 1.409ns (56.428%)  route 1.088ns (43.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    U14                                               0.000    20.200 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.409    21.609 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.088    22.698    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.631     6.199    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.199    
                         clock uncertainty            0.535     6.734    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.196     6.930    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.930    
                         arrival time                          22.698    
  -------------------------------------------------------------------
                         slack                                 15.768    

Slack (MET) :             15.790ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 1.409ns (56.276%)  route 1.095ns (43.724%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V14                                               0.000    20.200 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.409    21.609 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.095    22.704    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.631     6.199    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y17          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.199    
                         clock uncertainty            0.535     6.734    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.180     6.914    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.914    
                         arrival time                          22.704    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.856ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 1.396ns (50.736%)  route 1.356ns (49.264%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    D9                                                0.000    20.200 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.396    21.596 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.356    22.952    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y114         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.802     6.370    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y114         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.370    
                         clock uncertainty            0.535     6.905    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.192     7.097    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.097    
                         arrival time                          22.952    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.868ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.456ns (52.600%)  route 1.312ns (47.400%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C9                                                0.000    20.200 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.456    21.656 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.312    22.968    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y110         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.805     6.373    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y110         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.373    
                         clock uncertainty            0.535     6.908    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.192     7.100    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.100    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             16.037ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 1.459ns (49.655%)  route 1.479ns (50.345%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B9                                                0.000    20.200 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.459    21.659 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.479    23.138    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y105         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.807     6.375    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y105         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.375    
                         clock uncertainty            0.535     6.910    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.192     7.102    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.102    
                         arrival time                          23.138    
  -------------------------------------------------------------------
                         slack                                 16.037    

Slack (MET) :             16.037ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 1.466ns (50.089%)  route 1.461ns (49.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B8                                                0.000    20.200 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.466    21.666 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.461    23.127    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y105         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.807     6.375    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y105         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.375    
                         clock uncertainty            0.535     6.910    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.180     7.090    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.090    
                         arrival time                          23.127    
  -------------------------------------------------------------------
                         slack                                 16.037    

Slack (MET) :             16.080ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.468ns (52.321%)  route 1.338ns (47.679%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A10                                               0.000    20.200 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.468    21.668 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.338    23.007    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.625     6.192    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.535     6.727    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.199     6.926    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                          23.007    
  -------------------------------------------------------------------
                         slack                                 16.080    

Slack (MET) :             16.172ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.444ns (49.865%)  route 1.452ns (50.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C10                                               0.000    20.200 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.444    21.644 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.452    23.096    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.625     6.192    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.535     6.727    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.196     6.923    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.923    
                         arrival time                          23.096    
  -------------------------------------------------------------------
                         slack                                 16.172    

Slack (MET) :             16.198ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 1.441ns (49.585%)  route 1.465ns (50.415%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C11                                               0.000    20.200 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.441    21.641 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.465    23.105    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.625     6.192    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y99          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.535     6.727    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.180     6.907    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.907    
                         arrival time                          23.105    
  -------------------------------------------------------------------
                         slack                                 16.198    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9950047.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.692ns  (logic 0.746ns (27.715%)  route 1.946ns (72.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.177ns = ( 49956.180 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.610 49956.184    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.419 49956.602 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/Q
                         net (fo=1, routed)           1.946 49958.547    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[1]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.327 49958.875 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000 49958.875    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.871    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.709ns  (logic 0.580ns (21.414%)  route 2.129ns (78.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.177ns = ( 49956.180 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.610 49956.184    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456 49956.641 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/Q
                         net (fo=1, routed)           2.129 49958.770    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[4]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124 49958.895 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000 49958.895    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.891    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.550ns  (logic 0.580ns (22.743%)  route 1.970ns (77.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.178ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.611 49956.184    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y79          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456 49956.641 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/Q
                         net (fo=1, routed)           1.970 49958.609    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[0]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124 49958.734 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000 49958.734    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.029 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.730    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.179ns  (logic 0.456ns (20.930%)  route 1.723ns (79.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.180ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.723 49958.367    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.363    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.179ns  (logic 0.456ns (20.930%)  route 1.723ns (79.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.180ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.723 49958.367    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.363    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.614ns  (logic 0.580ns (22.192%)  route 2.034ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.177ns = ( 49956.180 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.610 49956.184    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456 49956.641 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=1, routed)           2.034 49958.676    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[2]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124 49958.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000 49958.801    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.793    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.179ns  (logic 0.456ns (20.930%)  route 1.723ns (79.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.180ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.723 49958.367    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.363    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.472ns  (logic 0.710ns (28.717%)  route 1.762ns (71.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.178ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.611 49956.184    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y79          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.419 49956.602 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/Q
                         net (fo=1, routed)           1.762 49958.363    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[3]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.291 49958.652 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000 49958.652    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.652    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.179ns  (logic 0.456ns (20.930%)  route 1.723ns (79.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.180ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.723 49958.367    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.363    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.179ns  (logic 0.456ns (20.930%)  route 1.723ns (79.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.807ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.180ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.613 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.723 49958.367    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.496 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.609 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.363    
  -------------------------------------------------------------------
                         slack                              9950048.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.224ns (24.493%)  route 0.691ns (75.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     1.967 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/Q
                         net (fo=1, routed)           0.691     2.658    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[3]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.096     2.754 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.754    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.107     2.721    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.184%)  route 0.736ns (79.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/Q
                         net (fo=1, routed)           0.736     2.716    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[6]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.045     2.761 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.761    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     2.706    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.431%)  route 0.771ns (80.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/Q
                         net (fo=1, routed)           0.771     2.752    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[0]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.045     2.797 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.797    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091     2.705    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.223ns (22.853%)  route 0.753ns (77.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     1.967 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/Q
                         net (fo=1, routed)           0.753     2.720    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[5]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.095     2.815 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.815    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.107     2.721    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.224ns (22.961%)  route 0.752ns (77.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.582     1.840    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y79          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.128     1.968 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/Q
                         net (fo=1, routed)           0.752     2.720    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[1]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.096     2.816 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.816    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.107     2.721    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.125%)  route 0.787ns (80.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/Q
                         net (fo=1, routed)           0.787     2.767    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[4]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.045     2.812 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.812    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     2.706    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.068%)  route 0.789ns (80.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.582     1.840    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y79          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/Q
                         net (fo=1, routed)           0.789     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[2]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.045     2.816 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.816    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     2.706    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.619%)  route 0.762ns (84.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.762     2.745    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_R)        -0.018     2.596    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.619%)  route 0.762ns (84.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.762     2.745    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_R)        -0.018     2.596    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.619%)  route 0.762ns (84.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.141     1.983 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.762     2.745    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.853     2.389    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.175     2.564 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.327     2.891    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y79          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.614    
    SLICE_X0Y79          FDRE (Hold_fdre_C_R)        -0.018     2.596    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       29.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.709ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 4.001ns (52.524%)  route 3.616ns (47.476%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.571     6.139    u_led_pwm_driver/i_clk
    SLICE_X13Y45         FDRE                                         r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     6.595 r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           3.616    10.211    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    13.756 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.756    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                 29.709    

Slack (MET) :             29.894ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 3.981ns (53.533%)  route 3.456ns (46.468%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.566     6.134    u_led_pwm_driver/i_clk
    SLICE_X13Y35         FDRE                                         r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     6.590 r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.456    10.046    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.571 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.571    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                 29.894    

Slack (MET) :             30.283ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 3.995ns (56.688%)  route 3.053ns (43.312%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.566     6.134    u_led_pwm_driver/i_clk
    SLICE_X13Y35         FDRE                                         r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     6.590 r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           3.053     9.643    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.182 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000    13.182    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                 30.283    

Slack (MET) :             30.454ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 4.025ns (58.418%)  route 2.865ns (41.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.553     6.121    u_led_pwm_driver/i_clk
    SLICE_X54Y25         FDRE                                         r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.518     6.639 r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           2.865     9.504    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.507    13.011 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.011    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                 30.454    

Slack (MET) :             30.568ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 4.002ns (59.069%)  route 2.773ns (40.931%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.554     6.122    u_led_pwm_driver/i_clk
    SLICE_X9Y27          FDRE                                         r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     6.578 r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           2.773     9.351    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.897 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000    12.897    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 30.568    

Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_copi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 4.079ns (61.739%)  route 2.528ns (38.261%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.626     6.194    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X6Y31          FDRE                                         r  u_pmod_acl2_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     6.712 r  u_pmod_acl2_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           2.528     9.240    eo_pmod_acl2_copi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.561    12.801 r  eo_pmod_acl2_copi_OBUF_inst/O
                         net (fo=0)                   0.000    12.801    eo_pmod_acl2_copi
    V12                                                               r  eo_pmod_acl2_copi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 4.048ns (61.380%)  route 2.547ns (38.620%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.573     6.141    u_led_pwm_driver/i_clk
    SLICE_X50Y44         FDRE                                         r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.518     6.659 r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           2.547     9.206    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.530    12.736 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.736    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.751ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 4.036ns (61.393%)  route 2.538ns (38.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.572     6.140    u_led_pwm_driver/i_clk
    SLICE_X50Y41         FDRE                                         r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518     6.658 r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           2.538     9.196    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.518    12.714 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.714    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 30.751    

Slack (MET) :             30.751ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 3.980ns (60.443%)  route 2.605ns (39.557%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.561     6.129    u_led_pwm_driver/i_clk
    SLICE_X57Y30         FDRE                                         r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           2.605     9.190    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.524    12.714 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.714    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 30.751    

Slack (MET) :             30.835ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 4.002ns (61.676%)  route 2.487ns (38.324%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.574     6.142    u_led_pwm_driver/i_clk
    SLICE_X55Y49         FDRE                                         r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456     6.598 r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           2.487     9.085    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.546    12.630 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.630    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                 30.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.458ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 1.403ns (75.859%)  route 0.447ns (24.141%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.447     2.430    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.262     3.693 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.693    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.487ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 1.404ns (74.706%)  route 0.475ns (25.294%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.584     1.842    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.475     2.459    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.263     3.722 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.722    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.527ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 1.377ns (70.865%)  route 0.566ns (29.135%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.560     1.818    u_led_pwm_driver/i_clk
    SLICE_X53Y61         FDRE                                         r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.566     2.526    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.236     3.762 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.762    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.531ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 1.403ns (71.990%)  route 0.546ns (28.010%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.558     1.816    u_led_pwm_driver/i_clk
    SLICE_X56Y67         FDRE                                         r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.164     1.980 r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.546     2.526    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.239     3.766 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.766    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.550ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 1.406ns (71.563%)  route 0.559ns (28.437%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.562     1.820    u_led_pwm_driver/i_clk
    SLICE_X54Y55         FDRE                                         r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164     1.984 r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           0.559     2.543    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.242     3.785 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.580ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 1.385ns (69.716%)  route 0.602ns (30.284%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.570     1.828    u_led_pwm_driver/i_clk
    SLICE_X56Y46         FDRE                                         r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.164     1.992 r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.602     2.594    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.221     3.815 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.815    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.583ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 1.370ns (68.556%)  route 0.629ns (31.444%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.561     1.819    u_led_pwm_driver/i_clk
    SLICE_X53Y59         FDRE                                         r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           0.629     2.589    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.229     3.818 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.818    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.630ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 1.368ns (67.102%)  route 0.671ns (32.898%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.568     1.826    u_led_pwm_driver/i_clk
    SLICE_X57Y39         FDRE                                         r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.671     2.638    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.227     3.865 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.865    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.640ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 1.364ns (66.595%)  route 0.684ns (33.405%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.568     1.826    u_led_pwm_driver/i_clk
    SLICE_X57Y39         FDRE                                         r  u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.684     2.652    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.223     3.875 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.875    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.645ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 1.389ns (68.252%)  route 0.646ns (31.748%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.586     1.844    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X4Y29          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.985 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.646     2.632    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.248     3.880 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.880    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  2.645    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack      106.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.674ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 3.977ns (51.727%)  route 3.712ns (48.273%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.638     6.206    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y47          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDSE (Prop_fdse_C_Q)         0.456     6.662 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.712    10.374    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.895 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.895    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -14.500   120.569    
  -------------------------------------------------------------------
                         required time                        120.569    
                         arrival time                         -13.895    
  -------------------------------------------------------------------
                         slack                                106.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 1.363ns (52.739%)  route 1.222ns (47.261%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.596     1.854    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y47          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDSE (Prop_fdse_C_Q)         0.141     1.995 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.222     3.217    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.439 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.439    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay                 2.400     2.971    
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           4.439    
  -------------------------------------------------------------------
                         slack                                  1.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       39.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.760ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 0.456ns (6.002%)  route 7.141ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 55.821 - 50.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.551     6.118    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456     6.574 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1291, routed)        7.141    13.716    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y12         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.486    55.821    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y12         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.053    
                         clock uncertainty           -0.210    55.844    
    RAMB18_X0Y12         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.476    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.476    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                 39.760    

Slack (MET) :             40.132ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.456ns (6.307%)  route 6.774ns (93.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 55.826 - 50.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.551     6.118    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456     6.574 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1291, routed)        6.774    13.349    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y14         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.491    55.826    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y14         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.058    
                         clock uncertainty           -0.210    55.849    
    RAMB18_X0Y14         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.481    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.481    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                 40.132    

Slack (MET) :             42.827ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.456ns (9.908%)  route 4.146ns (90.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 55.813 - 50.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.551     6.118    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.456     6.574 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1291, routed)        4.146    10.721    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        1.478    55.813    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.125    
                         clock uncertainty           -0.210    55.915    
    RAMB18_X0Y22         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.547    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.547    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                 42.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.616ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.141ns (6.688%)  route 1.967ns (93.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.559     1.817    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.958 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1291, routed)        1.967     3.926    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.874     2.410    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.511     1.899    
    RAMB18_X0Y22         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.310    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             3.555ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.141ns (4.292%)  route 3.144ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.559     1.817    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.958 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1291, routed)        3.144     5.103    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y14         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.878     2.414    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y14         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.137    
    RAMB18_X0Y14         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.548    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.725ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.141ns (4.087%)  route 3.309ns (95.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.559     1.817    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X32Y53         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.958 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1291, routed)        3.309     5.268    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y12         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2426, routed)        0.873     2.409    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y12         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.132    
    RAMB18_X0Y12         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.543    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           5.268    
  -------------------------------------------------------------------
                         slack                                  3.725    





