module deck_memory (
    input  logic        clk,
    input  logic [5:0]  addr,
    input  logic [4:0]  data_in,
    input  logic        we,
    output logic [4:0]  data_out
);

    logic [4:0] deck [0:51];

    always_ff @(posedge clk) begin
        if (we)
            deck[addr] <= data_in;
        data_out <= deck[addr];
    end
endmodule
