#--------------------------------------------------------------------------------
# Auto-generated by Migen (7014bdc) & LiteX (a166a8db) on 2021-03-17 20:28:19
#--------------------------------------------------------------------------------
csr_base,ctrl,0xe0000000,,
csr_base,identifier_mem,0xe0001000,,
csr_base,uart,0xe0002000,,
csr_base,timer0,0xe0002800,,
csr_base,ddrphy,0xe0003000,,
csr_base,sdram,0xe0003800,,
csr_base,ethphy,0xe0004000,,
csr_base,leds,0xe0004800,,
csr_base,sdphy,0xe0005000,,
csr_base,sdcore,0xe0005800,,
csr_base,sdblock2mem,0xe0006000,,
csr_base,sdmem2block,0xe0006800,,
csr_base,sdirq,0xe0007000,,
csr_register,ctrl_reset,0xe0000000,1,rw
csr_register,ctrl_scratch,0xe0000004,1,rw
csr_register,ctrl_bus_errors,0xe0000008,1,ro
csr_register,uart_rxtx,0xe0002000,1,rw
csr_register,uart_txfull,0xe0002004,1,ro
csr_register,uart_rxempty,0xe0002008,1,ro
csr_register,uart_ev_status,0xe000200c,1,ro
csr_register,uart_ev_pending,0xe0002010,1,ro
csr_register,uart_ev_enable,0xe0002014,1,rw
csr_register,uart_txempty,0xe0002018,1,ro
csr_register,uart_rxfull,0xe000201c,1,ro
csr_register,timer0_load,0xe0002800,1,rw
csr_register,timer0_reload,0xe0002804,1,rw
csr_register,timer0_en,0xe0002808,1,rw
csr_register,timer0_update_value,0xe000280c,1,rw
csr_register,timer0_value,0xe0002810,1,ro
csr_register,timer0_ev_status,0xe0002814,1,ro
csr_register,timer0_ev_pending,0xe0002818,1,ro
csr_register,timer0_ev_enable,0xe000281c,1,rw
csr_register,ddrphy_rst,0xe0003000,1,rw
csr_register,ddrphy_half_sys8x_taps,0xe0003004,1,rw
csr_register,ddrphy_wlevel_en,0xe0003008,1,rw
csr_register,ddrphy_wlevel_strobe,0xe000300c,1,rw
csr_register,ddrphy_dly_sel,0xe0003010,1,rw
csr_register,ddrphy_rdly_dq_rst,0xe0003014,1,rw
csr_register,ddrphy_rdly_dq_inc,0xe0003018,1,rw
csr_register,ddrphy_rdly_dq_bitslip_rst,0xe000301c,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0xe0003020,1,rw
csr_register,ddrphy_wdly_dq_bitslip_rst,0xe0003024,1,rw
csr_register,ddrphy_wdly_dq_bitslip,0xe0003028,1,rw
csr_register,ddrphy_rdphase,0xe000302c,1,rw
csr_register,ddrphy_wrphase,0xe0003030,1,rw
csr_register,sdram_dfii_control,0xe0003800,1,rw
csr_register,sdram_dfii_pi0_command,0xe0003804,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xe0003808,1,rw
csr_register,sdram_dfii_pi0_address,0xe000380c,1,rw
csr_register,sdram_dfii_pi0_baddress,0xe0003810,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xe0003814,1,rw
csr_register,sdram_dfii_pi0_rddata,0xe0003818,1,ro
csr_register,sdram_dfii_pi1_command,0xe000381c,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xe0003820,1,rw
csr_register,sdram_dfii_pi1_address,0xe0003824,1,rw
csr_register,sdram_dfii_pi1_baddress,0xe0003828,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xe000382c,1,rw
csr_register,sdram_dfii_pi1_rddata,0xe0003830,1,ro
csr_register,sdram_dfii_pi2_command,0xe0003834,1,rw
csr_register,sdram_dfii_pi2_command_issue,0xe0003838,1,rw
csr_register,sdram_dfii_pi2_address,0xe000383c,1,rw
csr_register,sdram_dfii_pi2_baddress,0xe0003840,1,rw
csr_register,sdram_dfii_pi2_wrdata,0xe0003844,1,rw
csr_register,sdram_dfii_pi2_rddata,0xe0003848,1,ro
csr_register,sdram_dfii_pi3_command,0xe000384c,1,rw
csr_register,sdram_dfii_pi3_command_issue,0xe0003850,1,rw
csr_register,sdram_dfii_pi3_address,0xe0003854,1,rw
csr_register,sdram_dfii_pi3_baddress,0xe0003858,1,rw
csr_register,sdram_dfii_pi3_wrdata,0xe000385c,1,rw
csr_register,sdram_dfii_pi3_rddata,0xe0003860,1,ro
csr_register,ethphy_crg_reset,0xe0004000,1,rw
csr_register,ethphy_mdio_w,0xe0004004,1,rw
csr_register,ethphy_mdio_r,0xe0004008,1,ro
csr_register,leds_out,0xe0004800,1,rw
csr_register,sdphy_card_detect,0xe0005000,1,ro
csr_register,sdphy_clocker_divider,0xe0005004,1,rw
csr_register,sdphy_init_initialize,0xe0005008,1,rw
csr_register,sdphy_dataw_status,0xe000500c,1,ro
csr_register,sdcore_cmd_argument,0xe0005800,1,rw
csr_register,sdcore_cmd_command,0xe0005804,1,rw
csr_register,sdcore_cmd_send,0xe0005808,1,rw
csr_register,sdcore_cmd_response,0xe000580c,4,ro
csr_register,sdcore_cmd_event,0xe000581c,1,ro
csr_register,sdcore_data_event,0xe0005820,1,ro
csr_register,sdcore_block_length,0xe0005824,1,rw
csr_register,sdcore_block_count,0xe0005828,1,rw
csr_register,sdblock2mem_dma_base,0xe0006000,2,rw
csr_register,sdblock2mem_dma_length,0xe0006008,1,rw
csr_register,sdblock2mem_dma_enable,0xe000600c,1,rw
csr_register,sdblock2mem_dma_done,0xe0006010,1,ro
csr_register,sdblock2mem_dma_loop,0xe0006014,1,rw
csr_register,sdblock2mem_dma_offset,0xe0006018,1,ro
csr_register,sdmem2block_dma_base,0xe0006800,2,rw
csr_register,sdmem2block_dma_length,0xe0006808,1,rw
csr_register,sdmem2block_dma_enable,0xe000680c,1,rw
csr_register,sdmem2block_dma_done,0xe0006810,1,ro
csr_register,sdmem2block_dma_loop,0xe0006814,1,rw
csr_register,sdmem2block_dma_offset,0xe0006818,1,ro
csr_register,sdirq_status,0xe0007000,1,ro
csr_register,sdirq_pending,0xe0007004,1,ro
csr_register,sdirq_enable,0xe0007008,1,rw
constant,config_clock_frequency,100000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,268435456,,
constant,config_cpu_type_mor1kx,None,,
constant,config_cpu_variant_linux,None,,
constant,config_cpu_human_name,mor1kx,,
constant,config_cpu_nop,l.nop,,
constant,config_with_build_time,None,,
constant,config_l2_size,8192,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x10000000,65536,cached
memory_region,sram,0x50000000,32768,cached
memory_region,main_ram,0x00000000,268435456,cached
memory_region,csr,0xe0000000,65536,io
