|Lab2
MemToR <= inst26.DB_MAX_OUTPUT_PORT_TYPE
GReset => inst26.IN0
GReset => inst5.IN0
RAM_Clock => LPM_ROM:inst.outclock
RAM_Clock => LPM_RAM_DQ:inst1.inclock
RAM_Clock => LPM_RAM_DQ:inst1.outclock
GClock => eightBitRegisterInc:inst4.clk
rd1[0] <= registerFile:inst22.read_data1[0]
rd1[1] <= registerFile:inst22.read_data1[1]
rd1[2] <= registerFile:inst22.read_data1[2]
rd1[3] <= registerFile:inst22.read_data1[3]
rd1[4] <= registerFile:inst22.read_data1[4]
rd1[5] <= registerFile:inst22.read_data1[5]
rd1[6] <= registerFile:inst22.read_data1[6]
rd1[7] <= registerFile:inst22.read_data1[7]
rd2[0] <= registerFile:inst22.read_data2[0]
rd2[1] <= registerFile:inst22.read_data2[1]
rd2[2] <= registerFile:inst22.read_data2[2]
rd2[3] <= registerFile:inst22.read_data2[3]
rd2[4] <= registerFile:inst22.read_data2[4]
rd2[5] <= registerFile:inst22.read_data2[5]
rd2[6] <= registerFile:inst22.read_data2[6]
rd2[7] <= registerFile:inst22.read_data2[7]
ALUresults[0] <= thirtyTwoBitALU:inst19.result80
ALUresults[1] <= thirtyTwoBitALU:inst19.result81
ALUresults[2] <= thirtyTwoBitALU:inst19.result82
ALUresults[3] <= thirtyTwoBitALU:inst19.result83
ALUresults[4] <= thirtyTwoBitALU:inst19.result84
ALUresults[5] <= thirtyTwoBitALU:inst19.result85
ALUresults[6] <= thirtyTwoBitALU:inst19.result86
ALUresults[7] <= thirtyTwoBitALU:inst19.result87
input_PC_BTA[0] <= shift_left_2:inst28.dout[0]
input_PC_BTA[1] <= shift_left_2:inst28.dout[1]
input_PC_BTA[2] <= shift_left_2:inst28.dout[2]
input_PC_BTA[3] <= shift_left_2:inst28.dout[3]
input_PC_BTA[4] <= shift_left_2:inst28.dout[4]
input_PC_BTA[5] <= shift_left_2:inst28.dout[5]
input_PC_BTA[6] <= shift_left_2:inst28.dout[6]
input_PC_BTA[7] <= shift_left_2:inst28.dout[7]
input_PC_BTA[8] <= shift_left_2:inst28.dout[8]
input_PC_BTA[9] <= shift_left_2:inst28.dout[9]
input_PC_BTA[10] <= shift_left_2:inst28.dout[10]
input_PC_BTA[11] <= shift_left_2:inst28.dout[11]
input_PC_BTA[12] <= shift_left_2:inst28.dout[12]
input_PC_BTA[13] <= shift_left_2:inst28.dout[13]
input_PC_BTA[14] <= shift_left_2:inst28.dout[14]
input_PC_BTA[15] <= shift_left_2:inst28.dout[15]
input_PC_BTA[16] <= shift_left_2:inst28.dout[16]
input_PC_BTA[17] <= shift_left_2:inst28.dout[17]
input_PC_BTA[18] <= shift_left_2:inst28.dout[18]
input_PC_BTA[19] <= shift_left_2:inst28.dout[19]
input_PC_BTA[20] <= shift_left_2:inst28.dout[20]
input_PC_BTA[21] <= shift_left_2:inst28.dout[21]
input_PC_BTA[22] <= shift_left_2:inst28.dout[22]
input_PC_BTA[23] <= shift_left_2:inst28.dout[23]
input_PC_BTA[24] <= shift_left_2:inst28.dout[24]
input_PC_BTA[25] <= shift_left_2:inst28.dout[25]
input_PC_BTA[26] <= shift_left_2:inst28.dout[26]
input_PC_BTA[27] <= shift_left_2:inst28.dout[27]
input_PC_BTA[28] <= shift_left_2:inst28.dout[28]
input_PC_BTA[29] <= shift_left_2:inst28.dout[29]
input_PC_BTA[30] <= shift_left_2:inst28.dout[30]
input_PC_BTA[31] <= shift_left_2:inst28.dout[31]
next_pc4[0] <= mux2to1_8bit:inst33.o_data[0]
next_pc4[1] <= mux2to1_8bit:inst33.o_data[1]
next_pc4[2] <= mux2to1_8bit:inst33.o_data[2]
next_pc4[3] <= mux2to1_8bit:inst33.o_data[3]
next_pc4[4] <= mux2to1_8bit:inst33.o_data[4]
next_pc4[5] <= mux2to1_8bit:inst33.o_data[5]
next_pc4[6] <= mux2to1_8bit:inst33.o_data[6]
next_pc4[7] <= mux2to1_8bit:inst33.o_data[7]
operation[0] <= ALUControl:inst27.Operation[0]
operation[1] <= ALUControl:inst27.Operation[1]
operation[2] <= ALUControl:inst27.Operation[2]
PCValue[0] <= eightBitRegisterInc:inst4.o_Value[0]
PCValue[1] <= eightBitRegisterInc:inst4.o_Value[1]
PCValue[2] <= eightBitRegisterInc:inst4.o_Value[2]
PCValue[3] <= eightBitRegisterInc:inst4.o_Value[3]
PCValue[4] <= eightBitRegisterInc:inst4.o_Value[4]
PCValue[5] <= eightBitRegisterInc:inst4.o_Value[5]
PCValue[6] <= eightBitRegisterInc:inst4.o_Value[6]
PCValue[7] <= eightBitRegisterInc:inst4.o_Value[7]
q[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Instruction[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Instruction[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Instruction[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Instruction[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Instruction[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Instruction[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Instruction[31].DB_MAX_OUTPUT_PORT_TYPE
RAM_output[0] <= LPM_RAM_DQ:inst1.q[0]
RAM_output[1] <= LPM_RAM_DQ:inst1.q[1]
RAM_output[2] <= LPM_RAM_DQ:inst1.q[2]
RAM_output[3] <= LPM_RAM_DQ:inst1.q[3]
RAM_output[4] <= LPM_RAM_DQ:inst1.q[4]
RAM_output[5] <= LPM_RAM_DQ:inst1.q[5]
RAM_output[6] <= LPM_RAM_DQ:inst1.q[6]
RAM_output[7] <= LPM_RAM_DQ:inst1.q[7]
rr1[0] <= Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
rr1[1] <= Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
rr1[2] <= Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
rr1[3] <= Instruction[24].DB_MAX_OUTPUT_PORT_TYPE
rr1[4] <= Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
rr2[0] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
rr2[1] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
rr2[2] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
rr2[3] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
rr2[4] <= Instruction[20].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|control_unit:inst9
opCode[0] => Equal0.IN5
opCode[0] => Equal1.IN5
opCode[0] => Equal2.IN5
opCode[0] => Equal3.IN5
opCode[0] => Equal4.IN4
opCode[0] => Equal5.IN4
opCode[0] => Equal6.IN5
opCode[1] => Equal0.IN4
opCode[1] => Equal1.IN4
opCode[1] => Equal2.IN4
opCode[1] => Equal3.IN4
opCode[1] => Equal4.IN3
opCode[1] => Equal5.IN5
opCode[1] => Equal6.IN4
opCode[2] => Equal0.IN3
opCode[2] => Equal1.IN2
opCode[2] => Equal2.IN1
opCode[2] => Equal3.IN2
opCode[2] => Equal4.IN5
opCode[2] => Equal5.IN3
opCode[2] => Equal6.IN3
opCode[3] => Equal0.IN2
opCode[3] => Equal1.IN1
opCode[3] => Equal2.IN3
opCode[3] => Equal3.IN1
opCode[3] => Equal4.IN2
opCode[3] => Equal5.IN2
opCode[3] => Equal6.IN2
opCode[4] => Equal0.IN1
opCode[4] => Equal1.IN0
opCode[4] => Equal2.IN0
opCode[4] => Equal3.IN0
opCode[4] => Equal4.IN1
opCode[4] => Equal5.IN1
opCode[4] => Equal6.IN1
opCode[5] => Equal0.IN0
opCode[5] => Equal1.IN3
opCode[5] => Equal2.IN2
opCode[5] => Equal3.IN3
opCode[5] => Equal4.IN0
opCode[5] => Equal5.IN0
opCode[5] => Equal6.IN0
RegDest <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= ALUop.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Equal5.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|LPM_ROM:inst
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => ~NO_FANOUT~
outclock => altrom:srom.clocko
memenab => otri[31].OE
memenab => otri[30].OE
memenab => otri[29].OE
memenab => otri[28].OE
memenab => otri[27].OE
memenab => otri[26].OE
memenab => otri[25].OE
memenab => otri[24].OE
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= otri[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= otri[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= otri[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= otri[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= otri[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= otri[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= otri[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= otri[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|LPM_ROM:inst|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => ~NO_FANOUT~
clocko => altsyncram:rom_block.clock0
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]
q[24] <= altsyncram:rom_block.q_a[24]
q[25] <= altsyncram:rom_block.q_a[25]
q[26] <= altsyncram:rom_block.q_a[26]
q[27] <= altsyncram:rom_block.q_a[27]
q[28] <= altsyncram:rom_block.q_a[28]
q[29] <= altsyncram:rom_block.q_a[29]
q[30] <= altsyncram:rom_block.q_a[30]
q[31] <= altsyncram:rom_block.q_a[31]


|Lab2|LPM_ROM:inst|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t811:auto_generated.address_a[0]
address_a[1] => altsyncram_t811:auto_generated.address_a[1]
address_a[2] => altsyncram_t811:auto_generated.address_a[2]
address_a[3] => altsyncram_t811:auto_generated.address_a[3]
address_a[4] => altsyncram_t811:auto_generated.address_a[4]
address_a[5] => altsyncram_t811:auto_generated.address_a[5]
address_a[6] => altsyncram_t811:auto_generated.address_a[6]
address_a[7] => altsyncram_t811:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t811:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t811:auto_generated.q_a[0]
q_a[1] <= altsyncram_t811:auto_generated.q_a[1]
q_a[2] <= altsyncram_t811:auto_generated.q_a[2]
q_a[3] <= altsyncram_t811:auto_generated.q_a[3]
q_a[4] <= altsyncram_t811:auto_generated.q_a[4]
q_a[5] <= altsyncram_t811:auto_generated.q_a[5]
q_a[6] <= altsyncram_t811:auto_generated.q_a[6]
q_a[7] <= altsyncram_t811:auto_generated.q_a[7]
q_a[8] <= altsyncram_t811:auto_generated.q_a[8]
q_a[9] <= altsyncram_t811:auto_generated.q_a[9]
q_a[10] <= altsyncram_t811:auto_generated.q_a[10]
q_a[11] <= altsyncram_t811:auto_generated.q_a[11]
q_a[12] <= altsyncram_t811:auto_generated.q_a[12]
q_a[13] <= altsyncram_t811:auto_generated.q_a[13]
q_a[14] <= altsyncram_t811:auto_generated.q_a[14]
q_a[15] <= altsyncram_t811:auto_generated.q_a[15]
q_a[16] <= altsyncram_t811:auto_generated.q_a[16]
q_a[17] <= altsyncram_t811:auto_generated.q_a[17]
q_a[18] <= altsyncram_t811:auto_generated.q_a[18]
q_a[19] <= altsyncram_t811:auto_generated.q_a[19]
q_a[20] <= altsyncram_t811:auto_generated.q_a[20]
q_a[21] <= altsyncram_t811:auto_generated.q_a[21]
q_a[22] <= altsyncram_t811:auto_generated.q_a[22]
q_a[23] <= altsyncram_t811:auto_generated.q_a[23]
q_a[24] <= altsyncram_t811:auto_generated.q_a[24]
q_a[25] <= altsyncram_t811:auto_generated.q_a[25]
q_a[26] <= altsyncram_t811:auto_generated.q_a[26]
q_a[27] <= altsyncram_t811:auto_generated.q_a[27]
q_a[28] <= altsyncram_t811:auto_generated.q_a[28]
q_a[29] <= altsyncram_t811:auto_generated.q_a[29]
q_a[30] <= altsyncram_t811:auto_generated.q_a[30]
q_a[31] <= altsyncram_t811:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2|LPM_ROM:inst|altrom:srom|altsyncram:rom_block|altsyncram_t811:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Lab2|eightBitRegisterInc:inst4
i_Value[0] => mux2:GEN_BITS:0:LOAD_MUX.b
i_Value[1] => mux2:GEN_BITS:1:LOAD_MUX.b
i_Value[2] => mux2:GEN_BITS:2:LOAD_MUX.b
i_Value[3] => mux2:GEN_BITS:3:LOAD_MUX.b
i_Value[4] => mux2:GEN_BITS:4:LOAD_MUX.b
i_Value[5] => mux2:GEN_BITS:5:LOAD_MUX.b
i_Value[6] => mux2:GEN_BITS:6:LOAD_MUX.b
i_Value[7] => mux2:GEN_BITS:7:LOAD_MUX.b
clk => enardff_2:GEN_BITS:0:BIT_FF.i_clock
clk => enardff_2:GEN_BITS:1:BIT_FF.i_clock
clk => enardff_2:GEN_BITS:2:BIT_FF.i_clock
clk => enardff_2:GEN_BITS:3:BIT_FF.i_clock
clk => enardff_2:GEN_BITS:4:BIT_FF.i_clock
clk => enardff_2:GEN_BITS:5:BIT_FF.i_clock
clk => enardff_2:GEN_BITS:6:BIT_FF.i_clock
clk => enardff_2:GEN_BITS:7:BIT_FF.i_clock
reset_bar => enardff_2:GEN_BITS:0:BIT_FF.i_resetBar
reset_bar => enardff_2:GEN_BITS:1:BIT_FF.i_resetBar
reset_bar => enardff_2:GEN_BITS:2:BIT_FF.i_resetBar
reset_bar => enardff_2:GEN_BITS:3:BIT_FF.i_resetBar
reset_bar => enardff_2:GEN_BITS:4:BIT_FF.i_resetBar
reset_bar => enardff_2:GEN_BITS:5:BIT_FF.i_resetBar
reset_bar => enardff_2:GEN_BITS:6:BIT_FF.i_resetBar
reset_bar => enardff_2:GEN_BITS:7:BIT_FF.i_resetBar
o_Value[0] <= enardff_2:GEN_BITS:0:BIT_FF.o_q
o_Value[1] <= enardff_2:GEN_BITS:1:BIT_FF.o_q
o_Value[2] <= enardff_2:GEN_BITS:2:BIT_FF.o_q
o_Value[3] <= enardff_2:GEN_BITS:3:BIT_FF.o_q
o_Value[4] <= enardff_2:GEN_BITS:4:BIT_FF.o_q
o_Value[5] <= enardff_2:GEN_BITS:5:BIT_FF.o_q
o_Value[6] <= enardff_2:GEN_BITS:6:BIT_FF.o_q
o_Value[7] <= enardff_2:GEN_BITS:7:BIT_FF.o_q


|Lab2|eightBitRegisterInc:inst4|mux2:\GEN_BITS:0:LOAD_MUX
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|enARdFF_2:\GEN_BITS:0:BIT_FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|mux2:\GEN_BITS:1:LOAD_MUX
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|enARdFF_2:\GEN_BITS:1:BIT_FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|mux2:\GEN_BITS:2:LOAD_MUX
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|enARdFF_2:\GEN_BITS:2:BIT_FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|mux2:\GEN_BITS:3:LOAD_MUX
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|enARdFF_2:\GEN_BITS:3:BIT_FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|mux2:\GEN_BITS:4:LOAD_MUX
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|enARdFF_2:\GEN_BITS:4:BIT_FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|mux2:\GEN_BITS:5:LOAD_MUX
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|enARdFF_2:\GEN_BITS:5:BIT_FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|mux2:\GEN_BITS:6:LOAD_MUX
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|enARdFF_2:\GEN_BITS:6:BIT_FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|mux2:\GEN_BITS:7:LOAD_MUX
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitRegisterInc:inst4|enARdFF_2:\GEN_BITS:7:BIT_FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux2to1_8bit:inst33
i0[0] => o_data.DATAB
i0[1] => o_data.DATAB
i0[2] => o_data.DATAB
i0[3] => o_data.DATAB
i0[4] => o_data.DATAB
i0[5] => o_data.DATAB
i0[6] => o_data.DATAB
i0[7] => o_data.DATAB
i1[0] => o_data.DATAA
i1[1] => o_data.DATAA
i1[2] => o_data.DATAA
i1[3] => o_data.DATAA
i1[4] => o_data.DATAA
i1[5] => o_data.DATAA
i1[6] => o_data.DATAA
i1[7] => o_data.DATAA
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux2to1_8bit:inst31
i0[0] => o_data.DATAB
i0[1] => o_data.DATAB
i0[2] => o_data.DATAB
i0[3] => o_data.DATAB
i0[4] => o_data.DATAB
i0[5] => o_data.DATAB
i0[6] => o_data.DATAB
i0[7] => o_data.DATAB
i1[0] => o_data.DATAA
i1[1] => o_data.DATAA
i1[2] => o_data.DATAA
i1[3] => o_data.DATAA
i1[4] => o_data.DATAA
i1[5] => o_data.DATAA
i1[6] => o_data.DATAA
i1[7] => o_data.DATAA
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19
A[0] => and_result[0].IN0
A[0] => or_result[0].IN0
A[0] => thirtyTwoBitCLA:arithmetic_unit.A[0]
A[1] => and_result[1].IN0
A[1] => or_result[1].IN0
A[1] => thirtyTwoBitCLA:arithmetic_unit.A[1]
A[2] => and_result[2].IN0
A[2] => or_result[2].IN0
A[2] => thirtyTwoBitCLA:arithmetic_unit.A[2]
A[3] => and_result[3].IN0
A[3] => or_result[3].IN0
A[3] => thirtyTwoBitCLA:arithmetic_unit.A[3]
A[4] => and_result[4].IN0
A[4] => or_result[4].IN0
A[4] => thirtyTwoBitCLA:arithmetic_unit.A[4]
A[5] => and_result[5].IN0
A[5] => or_result[5].IN0
A[5] => thirtyTwoBitCLA:arithmetic_unit.A[5]
A[6] => and_result[6].IN0
A[6] => or_result[6].IN0
A[6] => thirtyTwoBitCLA:arithmetic_unit.A[6]
A[7] => and_result[7].IN0
A[7] => or_result[7].IN0
A[7] => thirtyTwoBitCLA:arithmetic_unit.A[7]
A[8] => and_result[8].IN0
A[8] => or_result[8].IN0
A[8] => thirtyTwoBitCLA:arithmetic_unit.A[8]
A[9] => and_result[9].IN0
A[9] => or_result[9].IN0
A[9] => thirtyTwoBitCLA:arithmetic_unit.A[9]
A[10] => and_result[10].IN0
A[10] => or_result[10].IN0
A[10] => thirtyTwoBitCLA:arithmetic_unit.A[10]
A[11] => and_result[11].IN0
A[11] => or_result[11].IN0
A[11] => thirtyTwoBitCLA:arithmetic_unit.A[11]
A[12] => and_result[12].IN0
A[12] => or_result[12].IN0
A[12] => thirtyTwoBitCLA:arithmetic_unit.A[12]
A[13] => and_result[13].IN0
A[13] => or_result[13].IN0
A[13] => thirtyTwoBitCLA:arithmetic_unit.A[13]
A[14] => and_result[14].IN0
A[14] => or_result[14].IN0
A[14] => thirtyTwoBitCLA:arithmetic_unit.A[14]
A[15] => and_result[15].IN0
A[15] => or_result[15].IN0
A[15] => thirtyTwoBitCLA:arithmetic_unit.A[15]
A[16] => and_result[16].IN0
A[16] => or_result[16].IN0
A[16] => thirtyTwoBitCLA:arithmetic_unit.A[16]
A[17] => and_result[17].IN0
A[17] => or_result[17].IN0
A[17] => thirtyTwoBitCLA:arithmetic_unit.A[17]
A[18] => and_result[18].IN0
A[18] => or_result[18].IN0
A[18] => thirtyTwoBitCLA:arithmetic_unit.A[18]
A[19] => and_result[19].IN0
A[19] => or_result[19].IN0
A[19] => thirtyTwoBitCLA:arithmetic_unit.A[19]
A[20] => and_result[20].IN0
A[20] => or_result[20].IN0
A[20] => thirtyTwoBitCLA:arithmetic_unit.A[20]
A[21] => and_result[21].IN0
A[21] => or_result[21].IN0
A[21] => thirtyTwoBitCLA:arithmetic_unit.A[21]
A[22] => and_result[22].IN0
A[22] => or_result[22].IN0
A[22] => thirtyTwoBitCLA:arithmetic_unit.A[22]
A[23] => and_result[23].IN0
A[23] => or_result[23].IN0
A[23] => thirtyTwoBitCLA:arithmetic_unit.A[23]
A[24] => and_result[24].IN0
A[24] => or_result[24].IN0
A[24] => thirtyTwoBitCLA:arithmetic_unit.A[24]
A[25] => and_result[25].IN0
A[25] => or_result[25].IN0
A[25] => thirtyTwoBitCLA:arithmetic_unit.A[25]
A[26] => and_result[26].IN0
A[26] => or_result[26].IN0
A[26] => thirtyTwoBitCLA:arithmetic_unit.A[26]
A[27] => and_result[27].IN0
A[27] => or_result[27].IN0
A[27] => thirtyTwoBitCLA:arithmetic_unit.A[27]
A[28] => and_result[28].IN0
A[28] => or_result[28].IN0
A[28] => thirtyTwoBitCLA:arithmetic_unit.A[28]
A[29] => and_result[29].IN0
A[29] => or_result[29].IN0
A[29] => thirtyTwoBitCLA:arithmetic_unit.A[29]
A[30] => and_result[30].IN0
A[30] => or_result[30].IN0
A[30] => thirtyTwoBitCLA:arithmetic_unit.A[30]
A[31] => and_result[31].IN0
A[31] => or_result[31].IN0
A[31] => thirtyTwoBitCLA:arithmetic_unit.A[31]
B[0] => and_result[0].IN1
B[0] => or_result[0].IN1
B[0] => thirtyTwoBitCLA:arithmetic_unit.B[0]
B[1] => and_result[1].IN1
B[1] => or_result[1].IN1
B[1] => thirtyTwoBitCLA:arithmetic_unit.B[1]
B[2] => and_result[2].IN1
B[2] => or_result[2].IN1
B[2] => thirtyTwoBitCLA:arithmetic_unit.B[2]
B[3] => and_result[3].IN1
B[3] => or_result[3].IN1
B[3] => thirtyTwoBitCLA:arithmetic_unit.B[3]
B[4] => and_result[4].IN1
B[4] => or_result[4].IN1
B[4] => thirtyTwoBitCLA:arithmetic_unit.B[4]
B[5] => and_result[5].IN1
B[5] => or_result[5].IN1
B[5] => thirtyTwoBitCLA:arithmetic_unit.B[5]
B[6] => and_result[6].IN1
B[6] => or_result[6].IN1
B[6] => thirtyTwoBitCLA:arithmetic_unit.B[6]
B[7] => and_result[7].IN1
B[7] => or_result[7].IN1
B[7] => thirtyTwoBitCLA:arithmetic_unit.B[7]
B[8] => and_result[8].IN1
B[8] => or_result[8].IN1
B[8] => thirtyTwoBitCLA:arithmetic_unit.B[8]
B[9] => and_result[9].IN1
B[9] => or_result[9].IN1
B[9] => thirtyTwoBitCLA:arithmetic_unit.B[9]
B[10] => and_result[10].IN1
B[10] => or_result[10].IN1
B[10] => thirtyTwoBitCLA:arithmetic_unit.B[10]
B[11] => and_result[11].IN1
B[11] => or_result[11].IN1
B[11] => thirtyTwoBitCLA:arithmetic_unit.B[11]
B[12] => and_result[12].IN1
B[12] => or_result[12].IN1
B[12] => thirtyTwoBitCLA:arithmetic_unit.B[12]
B[13] => and_result[13].IN1
B[13] => or_result[13].IN1
B[13] => thirtyTwoBitCLA:arithmetic_unit.B[13]
B[14] => and_result[14].IN1
B[14] => or_result[14].IN1
B[14] => thirtyTwoBitCLA:arithmetic_unit.B[14]
B[15] => and_result[15].IN1
B[15] => or_result[15].IN1
B[15] => thirtyTwoBitCLA:arithmetic_unit.B[15]
B[16] => and_result[16].IN1
B[16] => or_result[16].IN1
B[16] => thirtyTwoBitCLA:arithmetic_unit.B[16]
B[17] => and_result[17].IN1
B[17] => or_result[17].IN1
B[17] => thirtyTwoBitCLA:arithmetic_unit.B[17]
B[18] => and_result[18].IN1
B[18] => or_result[18].IN1
B[18] => thirtyTwoBitCLA:arithmetic_unit.B[18]
B[19] => and_result[19].IN1
B[19] => or_result[19].IN1
B[19] => thirtyTwoBitCLA:arithmetic_unit.B[19]
B[20] => and_result[20].IN1
B[20] => or_result[20].IN1
B[20] => thirtyTwoBitCLA:arithmetic_unit.B[20]
B[21] => and_result[21].IN1
B[21] => or_result[21].IN1
B[21] => thirtyTwoBitCLA:arithmetic_unit.B[21]
B[22] => and_result[22].IN1
B[22] => or_result[22].IN1
B[22] => thirtyTwoBitCLA:arithmetic_unit.B[22]
B[23] => and_result[23].IN1
B[23] => or_result[23].IN1
B[23] => thirtyTwoBitCLA:arithmetic_unit.B[23]
B[24] => and_result[24].IN1
B[24] => or_result[24].IN1
B[24] => thirtyTwoBitCLA:arithmetic_unit.B[24]
B[25] => and_result[25].IN1
B[25] => or_result[25].IN1
B[25] => thirtyTwoBitCLA:arithmetic_unit.B[25]
B[26] => and_result[26].IN1
B[26] => or_result[26].IN1
B[26] => thirtyTwoBitCLA:arithmetic_unit.B[26]
B[27] => and_result[27].IN1
B[27] => or_result[27].IN1
B[27] => thirtyTwoBitCLA:arithmetic_unit.B[27]
B[28] => and_result[28].IN1
B[28] => or_result[28].IN1
B[28] => thirtyTwoBitCLA:arithmetic_unit.B[28]
B[29] => and_result[29].IN1
B[29] => or_result[29].IN1
B[29] => thirtyTwoBitCLA:arithmetic_unit.B[29]
B[30] => and_result[30].IN1
B[30] => or_result[30].IN1
B[30] => thirtyTwoBitCLA:arithmetic_unit.B[30]
B[31] => and_result[31].IN1
B[31] => or_result[31].IN1
B[31] => thirtyTwoBitCLA:arithmetic_unit.B[31]
ALU_control[0] => arithmetic_sel.IN0
ALU_control[0] => twoBy32To32Mux:logical_select_mux.sel
ALU_control[1] => arithmetic_sel.IN1
ALU_control[1] => twoBy32To32Mux:top_level_mux.sel
ALU_control[2] => thirtyTwoBitCLA:arithmetic_unit.sub
zero <= or32:zero_calc.out_or
result[0] <= twoBy32To32Mux:top_level_mux.result[0]
result[1] <= twoBy32To32Mux:top_level_mux.result[1]
result[2] <= twoBy32To32Mux:top_level_mux.result[2]
result[3] <= twoBy32To32Mux:top_level_mux.result[3]
result[4] <= twoBy32To32Mux:top_level_mux.result[4]
result[5] <= twoBy32To32Mux:top_level_mux.result[5]
result[6] <= twoBy32To32Mux:top_level_mux.result[6]
result[7] <= twoBy32To32Mux:top_level_mux.result[7]
result[8] <= twoBy32To32Mux:top_level_mux.result[8]
result[9] <= twoBy32To32Mux:top_level_mux.result[9]
result[10] <= twoBy32To32Mux:top_level_mux.result[10]
result[11] <= twoBy32To32Mux:top_level_mux.result[11]
result[12] <= twoBy32To32Mux:top_level_mux.result[12]
result[13] <= twoBy32To32Mux:top_level_mux.result[13]
result[14] <= twoBy32To32Mux:top_level_mux.result[14]
result[15] <= twoBy32To32Mux:top_level_mux.result[15]
result[16] <= twoBy32To32Mux:top_level_mux.result[16]
result[17] <= twoBy32To32Mux:top_level_mux.result[17]
result[18] <= twoBy32To32Mux:top_level_mux.result[18]
result[19] <= twoBy32To32Mux:top_level_mux.result[19]
result[20] <= twoBy32To32Mux:top_level_mux.result[20]
result[21] <= twoBy32To32Mux:top_level_mux.result[21]
result[22] <= twoBy32To32Mux:top_level_mux.result[22]
result[23] <= twoBy32To32Mux:top_level_mux.result[23]
result[24] <= twoBy32To32Mux:top_level_mux.result[24]
result[25] <= twoBy32To32Mux:top_level_mux.result[25]
result[26] <= twoBy32To32Mux:top_level_mux.result[26]
result[27] <= twoBy32To32Mux:top_level_mux.result[27]
result[28] <= twoBy32To32Mux:top_level_mux.result[28]
result[29] <= twoBy32To32Mux:top_level_mux.result[29]
result[30] <= twoBy32To32Mux:top_level_mux.result[30]
result[31] <= twoBy32To32Mux:top_level_mux.result[31]
result8[0] <= twoBy32To32Mux:top_level_mux.result[0]
result8[1] <= twoBy32To32Mux:top_level_mux.result[1]
result8[2] <= twoBy32To32Mux:top_level_mux.result[2]
result8[3] <= twoBy32To32Mux:top_level_mux.result[3]
result8[4] <= twoBy32To32Mux:top_level_mux.result[4]
result8[5] <= twoBy32To32Mux:top_level_mux.result[5]
result8[6] <= twoBy32To32Mux:top_level_mux.result[6]
result8[7] <= twoBy32To32Mux:top_level_mux.result[7]


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
A[8] => mux2:gen_mux:8:U.a
A[9] => mux2:gen_mux:9:U.a
A[10] => mux2:gen_mux:10:U.a
A[11] => mux2:gen_mux:11:U.a
A[12] => mux2:gen_mux:12:U.a
A[13] => mux2:gen_mux:13:U.a
A[14] => mux2:gen_mux:14:U.a
A[15] => mux2:gen_mux:15:U.a
A[16] => mux2:gen_mux:16:U.a
A[17] => mux2:gen_mux:17:U.a
A[18] => mux2:gen_mux:18:U.a
A[19] => mux2:gen_mux:19:U.a
A[20] => mux2:gen_mux:20:U.a
A[21] => mux2:gen_mux:21:U.a
A[22] => mux2:gen_mux:22:U.a
A[23] => mux2:gen_mux:23:U.a
A[24] => mux2:gen_mux:24:U.a
A[25] => mux2:gen_mux:25:U.a
A[26] => mux2:gen_mux:26:U.a
A[27] => mux2:gen_mux:27:U.a
A[28] => mux2:gen_mux:28:U.a
A[29] => mux2:gen_mux:29:U.a
A[30] => mux2:gen_mux:30:U.a
A[31] => mux2:gen_mux:31:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
B[8] => mux2:gen_mux:8:U.b
B[9] => mux2:gen_mux:9:U.b
B[10] => mux2:gen_mux:10:U.b
B[11] => mux2:gen_mux:11:U.b
B[12] => mux2:gen_mux:12:U.b
B[13] => mux2:gen_mux:13:U.b
B[14] => mux2:gen_mux:14:U.b
B[15] => mux2:gen_mux:15:U.b
B[16] => mux2:gen_mux:16:U.b
B[17] => mux2:gen_mux:17:U.b
B[18] => mux2:gen_mux:18:U.b
B[19] => mux2:gen_mux:19:U.b
B[20] => mux2:gen_mux:20:U.b
B[21] => mux2:gen_mux:21:U.b
B[22] => mux2:gen_mux:22:U.b
B[23] => mux2:gen_mux:23:U.b
B[24] => mux2:gen_mux:24:U.b
B[25] => mux2:gen_mux:25:U.b
B[26] => mux2:gen_mux:26:U.b
B[27] => mux2:gen_mux:27:U.b
B[28] => mux2:gen_mux:28:U.b
B[29] => mux2:gen_mux:29:U.b
B[30] => mux2:gen_mux:30:U.b
B[31] => mux2:gen_mux:31:U.b
sel => mux2:gen_mux:31:U.sel
sel => mux2:gen_mux:30:U.sel
sel => mux2:gen_mux:29:U.sel
sel => mux2:gen_mux:28:U.sel
sel => mux2:gen_mux:27:U.sel
sel => mux2:gen_mux:26:U.sel
sel => mux2:gen_mux:25:U.sel
sel => mux2:gen_mux:24:U.sel
sel => mux2:gen_mux:23:U.sel
sel => mux2:gen_mux:22:U.sel
sel => mux2:gen_mux:21:U.sel
sel => mux2:gen_mux:20:U.sel
sel => mux2:gen_mux:19:U.sel
sel => mux2:gen_mux:18:U.sel
sel => mux2:gen_mux:17:U.sel
sel => mux2:gen_mux:16:U.sel
sel => mux2:gen_mux:15:U.sel
sel => mux2:gen_mux:14:U.sel
sel => mux2:gen_mux:13:U.sel
sel => mux2:gen_mux:12:U.sel
sel => mux2:gen_mux:11:U.sel
sel => mux2:gen_mux:10:U.sel
sel => mux2:gen_mux:9:U.sel
sel => mux2:gen_mux:8:U.sel
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y
result[8] <= mux2:gen_mux:8:U.y
result[9] <= mux2:gen_mux:9:U.y
result[10] <= mux2:gen_mux:10:U.y
result[11] <= mux2:gen_mux:11:U.y
result[12] <= mux2:gen_mux:12:U.y
result[13] <= mux2:gen_mux:13:U.y
result[14] <= mux2:gen_mux:14:U.y
result[15] <= mux2:gen_mux:15:U.y
result[16] <= mux2:gen_mux:16:U.y
result[17] <= mux2:gen_mux:17:U.y
result[18] <= mux2:gen_mux:18:U.y
result[19] <= mux2:gen_mux:19:U.y
result[20] <= mux2:gen_mux:20:U.y
result[21] <= mux2:gen_mux:21:U.y
result[22] <= mux2:gen_mux:22:U.y
result[23] <= mux2:gen_mux:23:U.y
result[24] <= mux2:gen_mux:24:U.y
result[25] <= mux2:gen_mux:25:U.y
result[26] <= mux2:gen_mux:26:U.y
result[27] <= mux2:gen_mux:27:U.y
result[28] <= mux2:gen_mux:28:U.y
result[29] <= mux2:gen_mux:29:U.y
result[30] <= mux2:gen_mux:30:U.y
result[31] <= mux2:gen_mux:31:U.y


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:31:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:30:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:29:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:28:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:27:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:26:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:25:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:24:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:23:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:22:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:21:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:20:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:19:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:18:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:17:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:16:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:15:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:14:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:13:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:12:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:11:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:10:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:9:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:8:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|thirtyTwoBitCLA:arithmetic_unit
A[0] => gn[0].IN1
A[0] => pn[0].IN1
A[0] => sum.IN1
A[1] => gn[1].IN1
A[1] => pn[1].IN1
A[1] => sum.IN1
A[2] => gn[2].IN1
A[2] => pn[2].IN1
A[2] => sum.IN1
A[3] => gn[3].IN1
A[3] => pn[3].IN1
A[3] => sum.IN1
A[4] => gn[4].IN1
A[4] => pn[4].IN1
A[4] => sum.IN1
A[5] => gn[5].IN1
A[5] => pn[5].IN1
A[5] => sum.IN1
A[6] => gn[6].IN1
A[6] => pn[6].IN1
A[6] => sum.IN1
A[7] => gn[7].IN1
A[7] => pn[7].IN1
A[7] => sum.IN1
A[8] => gn[8].IN1
A[8] => pn[8].IN1
A[8] => sum.IN1
A[9] => gn[9].IN1
A[9] => pn[9].IN1
A[9] => sum.IN1
A[10] => gn[10].IN1
A[10] => pn[10].IN1
A[10] => sum.IN1
A[11] => gn[11].IN1
A[11] => pn[11].IN1
A[11] => sum.IN1
A[12] => gn[12].IN1
A[12] => pn[12].IN1
A[12] => sum.IN1
A[13] => gn[13].IN1
A[13] => pn[13].IN1
A[13] => sum.IN1
A[14] => gn[14].IN1
A[14] => pn[14].IN1
A[14] => sum.IN1
A[15] => gn[15].IN1
A[15] => pn[15].IN1
A[15] => sum.IN1
A[16] => gn[16].IN1
A[16] => pn[16].IN1
A[16] => sum.IN1
A[17] => gn[17].IN1
A[17] => pn[17].IN1
A[17] => sum.IN1
A[18] => gn[18].IN1
A[18] => pn[18].IN1
A[18] => sum.IN1
A[19] => gn[19].IN1
A[19] => pn[19].IN1
A[19] => sum.IN1
A[20] => gn[20].IN1
A[20] => pn[20].IN1
A[20] => sum.IN1
A[21] => gn[21].IN1
A[21] => pn[21].IN1
A[21] => sum.IN1
A[22] => gn[22].IN1
A[22] => pn[22].IN1
A[22] => sum.IN1
A[23] => gn[23].IN1
A[23] => pn[23].IN1
A[23] => sum.IN1
A[24] => gn[24].IN1
A[24] => pn[24].IN1
A[24] => sum.IN1
A[25] => gn[25].IN1
A[25] => pn[25].IN1
A[25] => sum.IN1
A[26] => gn[26].IN1
A[26] => pn[26].IN1
A[26] => sum.IN1
A[27] => gn[27].IN1
A[27] => pn[27].IN1
A[27] => sum.IN1
A[28] => gn[28].IN1
A[28] => pn[28].IN1
A[28] => sum.IN1
A[29] => gn[29].IN1
A[29] => pn[29].IN1
A[29] => sum.IN1
A[30] => gn[30].IN1
A[30] => pn[30].IN1
A[30] => sum.IN1
A[31] => gn[31].IN1
A[31] => pn[31].IN1
A[31] => sum.IN1
B[0] => B_xor_sub[0].IN0
B[1] => B_xor_sub[1].IN0
B[2] => B_xor_sub[2].IN0
B[3] => B_xor_sub[3].IN0
B[4] => B_xor_sub[4].IN0
B[5] => B_xor_sub[5].IN0
B[6] => B_xor_sub[6].IN0
B[7] => B_xor_sub[7].IN0
B[8] => B_xor_sub[8].IN0
B[9] => B_xor_sub[9].IN0
B[10] => B_xor_sub[10].IN0
B[11] => B_xor_sub[11].IN0
B[12] => B_xor_sub[12].IN0
B[13] => B_xor_sub[13].IN0
B[14] => B_xor_sub[14].IN0
B[15] => B_xor_sub[15].IN0
B[16] => B_xor_sub[16].IN0
B[17] => B_xor_sub[17].IN0
B[18] => B_xor_sub[18].IN0
B[19] => B_xor_sub[19].IN0
B[20] => B_xor_sub[20].IN0
B[21] => B_xor_sub[21].IN0
B[22] => B_xor_sub[22].IN0
B[23] => B_xor_sub[23].IN0
B[24] => B_xor_sub[24].IN0
B[25] => B_xor_sub[25].IN0
B[26] => B_xor_sub[26].IN0
B[27] => B_xor_sub[27].IN0
B[28] => B_xor_sub[28].IN0
B[29] => B_xor_sub[29].IN0
B[30] => B_xor_sub[30].IN0
B[31] => B_xor_sub[31].IN0
sub => B_xor_sub[0].IN1
sub => B_xor_sub[1].IN1
sub => B_xor_sub[2].IN1
sub => B_xor_sub[3].IN1
sub => B_xor_sub[4].IN1
sub => B_xor_sub[5].IN1
sub => B_xor_sub[6].IN1
sub => B_xor_sub[7].IN1
sub => B_xor_sub[8].IN1
sub => B_xor_sub[9].IN1
sub => B_xor_sub[10].IN1
sub => B_xor_sub[11].IN1
sub => B_xor_sub[12].IN1
sub => B_xor_sub[13].IN1
sub => B_xor_sub[14].IN1
sub => B_xor_sub[15].IN1
sub => B_xor_sub[16].IN1
sub => B_xor_sub[17].IN1
sub => B_xor_sub[18].IN1
sub => B_xor_sub[19].IN1
sub => B_xor_sub[20].IN1
sub => B_xor_sub[21].IN1
sub => B_xor_sub[22].IN1
sub => B_xor_sub[23].IN1
sub => B_xor_sub[24].IN1
sub => B_xor_sub[25].IN1
sub => B_xor_sub[26].IN1
sub => B_xor_sub[27].IN1
sub => B_xor_sub[28].IN1
sub => B_xor_sub[29].IN1
sub => B_xor_sub[30].IN1
sub => B_xor_sub[31].IN1
sub => cn.IN1
sub => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cn.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
A[8] => mux2:gen_mux:8:U.a
A[9] => mux2:gen_mux:9:U.a
A[10] => mux2:gen_mux:10:U.a
A[11] => mux2:gen_mux:11:U.a
A[12] => mux2:gen_mux:12:U.a
A[13] => mux2:gen_mux:13:U.a
A[14] => mux2:gen_mux:14:U.a
A[15] => mux2:gen_mux:15:U.a
A[16] => mux2:gen_mux:16:U.a
A[17] => mux2:gen_mux:17:U.a
A[18] => mux2:gen_mux:18:U.a
A[19] => mux2:gen_mux:19:U.a
A[20] => mux2:gen_mux:20:U.a
A[21] => mux2:gen_mux:21:U.a
A[22] => mux2:gen_mux:22:U.a
A[23] => mux2:gen_mux:23:U.a
A[24] => mux2:gen_mux:24:U.a
A[25] => mux2:gen_mux:25:U.a
A[26] => mux2:gen_mux:26:U.a
A[27] => mux2:gen_mux:27:U.a
A[28] => mux2:gen_mux:28:U.a
A[29] => mux2:gen_mux:29:U.a
A[30] => mux2:gen_mux:30:U.a
A[31] => mux2:gen_mux:31:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
B[8] => mux2:gen_mux:8:U.b
B[9] => mux2:gen_mux:9:U.b
B[10] => mux2:gen_mux:10:U.b
B[11] => mux2:gen_mux:11:U.b
B[12] => mux2:gen_mux:12:U.b
B[13] => mux2:gen_mux:13:U.b
B[14] => mux2:gen_mux:14:U.b
B[15] => mux2:gen_mux:15:U.b
B[16] => mux2:gen_mux:16:U.b
B[17] => mux2:gen_mux:17:U.b
B[18] => mux2:gen_mux:18:U.b
B[19] => mux2:gen_mux:19:U.b
B[20] => mux2:gen_mux:20:U.b
B[21] => mux2:gen_mux:21:U.b
B[22] => mux2:gen_mux:22:U.b
B[23] => mux2:gen_mux:23:U.b
B[24] => mux2:gen_mux:24:U.b
B[25] => mux2:gen_mux:25:U.b
B[26] => mux2:gen_mux:26:U.b
B[27] => mux2:gen_mux:27:U.b
B[28] => mux2:gen_mux:28:U.b
B[29] => mux2:gen_mux:29:U.b
B[30] => mux2:gen_mux:30:U.b
B[31] => mux2:gen_mux:31:U.b
sel => mux2:gen_mux:31:U.sel
sel => mux2:gen_mux:30:U.sel
sel => mux2:gen_mux:29:U.sel
sel => mux2:gen_mux:28:U.sel
sel => mux2:gen_mux:27:U.sel
sel => mux2:gen_mux:26:U.sel
sel => mux2:gen_mux:25:U.sel
sel => mux2:gen_mux:24:U.sel
sel => mux2:gen_mux:23:U.sel
sel => mux2:gen_mux:22:U.sel
sel => mux2:gen_mux:21:U.sel
sel => mux2:gen_mux:20:U.sel
sel => mux2:gen_mux:19:U.sel
sel => mux2:gen_mux:18:U.sel
sel => mux2:gen_mux:17:U.sel
sel => mux2:gen_mux:16:U.sel
sel => mux2:gen_mux:15:U.sel
sel => mux2:gen_mux:14:U.sel
sel => mux2:gen_mux:13:U.sel
sel => mux2:gen_mux:12:U.sel
sel => mux2:gen_mux:11:U.sel
sel => mux2:gen_mux:10:U.sel
sel => mux2:gen_mux:9:U.sel
sel => mux2:gen_mux:8:U.sel
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y
result[8] <= mux2:gen_mux:8:U.y
result[9] <= mux2:gen_mux:9:U.y
result[10] <= mux2:gen_mux:10:U.y
result[11] <= mux2:gen_mux:11:U.y
result[12] <= mux2:gen_mux:12:U.y
result[13] <= mux2:gen_mux:13:U.y
result[14] <= mux2:gen_mux:14:U.y
result[15] <= mux2:gen_mux:15:U.y
result[16] <= mux2:gen_mux:16:U.y
result[17] <= mux2:gen_mux:17:U.y
result[18] <= mux2:gen_mux:18:U.y
result[19] <= mux2:gen_mux:19:U.y
result[20] <= mux2:gen_mux:20:U.y
result[21] <= mux2:gen_mux:21:U.y
result[22] <= mux2:gen_mux:22:U.y
result[23] <= mux2:gen_mux:23:U.y
result[24] <= mux2:gen_mux:24:U.y
result[25] <= mux2:gen_mux:25:U.y
result[26] <= mux2:gen_mux:26:U.y
result[27] <= mux2:gen_mux:27:U.y
result[28] <= mux2:gen_mux:28:U.y
result[29] <= mux2:gen_mux:29:U.y
result[30] <= mux2:gen_mux:30:U.y
result[31] <= mux2:gen_mux:31:U.y


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:31:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:30:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:29:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:28:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:27:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:26:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:25:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:24:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:23:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:22:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:21:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:20:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:19:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:18:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:17:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:16:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:15:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:14:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:13:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:12:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:11:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:10:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:9:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:8:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
A[8] => mux2:gen_mux:8:U.a
A[9] => mux2:gen_mux:9:U.a
A[10] => mux2:gen_mux:10:U.a
A[11] => mux2:gen_mux:11:U.a
A[12] => mux2:gen_mux:12:U.a
A[13] => mux2:gen_mux:13:U.a
A[14] => mux2:gen_mux:14:U.a
A[15] => mux2:gen_mux:15:U.a
A[16] => mux2:gen_mux:16:U.a
A[17] => mux2:gen_mux:17:U.a
A[18] => mux2:gen_mux:18:U.a
A[19] => mux2:gen_mux:19:U.a
A[20] => mux2:gen_mux:20:U.a
A[21] => mux2:gen_mux:21:U.a
A[22] => mux2:gen_mux:22:U.a
A[23] => mux2:gen_mux:23:U.a
A[24] => mux2:gen_mux:24:U.a
A[25] => mux2:gen_mux:25:U.a
A[26] => mux2:gen_mux:26:U.a
A[27] => mux2:gen_mux:27:U.a
A[28] => mux2:gen_mux:28:U.a
A[29] => mux2:gen_mux:29:U.a
A[30] => mux2:gen_mux:30:U.a
A[31] => mux2:gen_mux:31:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
B[8] => mux2:gen_mux:8:U.b
B[9] => mux2:gen_mux:9:U.b
B[10] => mux2:gen_mux:10:U.b
B[11] => mux2:gen_mux:11:U.b
B[12] => mux2:gen_mux:12:U.b
B[13] => mux2:gen_mux:13:U.b
B[14] => mux2:gen_mux:14:U.b
B[15] => mux2:gen_mux:15:U.b
B[16] => mux2:gen_mux:16:U.b
B[17] => mux2:gen_mux:17:U.b
B[18] => mux2:gen_mux:18:U.b
B[19] => mux2:gen_mux:19:U.b
B[20] => mux2:gen_mux:20:U.b
B[21] => mux2:gen_mux:21:U.b
B[22] => mux2:gen_mux:22:U.b
B[23] => mux2:gen_mux:23:U.b
B[24] => mux2:gen_mux:24:U.b
B[25] => mux2:gen_mux:25:U.b
B[26] => mux2:gen_mux:26:U.b
B[27] => mux2:gen_mux:27:U.b
B[28] => mux2:gen_mux:28:U.b
B[29] => mux2:gen_mux:29:U.b
B[30] => mux2:gen_mux:30:U.b
B[31] => mux2:gen_mux:31:U.b
sel => mux2:gen_mux:31:U.sel
sel => mux2:gen_mux:30:U.sel
sel => mux2:gen_mux:29:U.sel
sel => mux2:gen_mux:28:U.sel
sel => mux2:gen_mux:27:U.sel
sel => mux2:gen_mux:26:U.sel
sel => mux2:gen_mux:25:U.sel
sel => mux2:gen_mux:24:U.sel
sel => mux2:gen_mux:23:U.sel
sel => mux2:gen_mux:22:U.sel
sel => mux2:gen_mux:21:U.sel
sel => mux2:gen_mux:20:U.sel
sel => mux2:gen_mux:19:U.sel
sel => mux2:gen_mux:18:U.sel
sel => mux2:gen_mux:17:U.sel
sel => mux2:gen_mux:16:U.sel
sel => mux2:gen_mux:15:U.sel
sel => mux2:gen_mux:14:U.sel
sel => mux2:gen_mux:13:U.sel
sel => mux2:gen_mux:12:U.sel
sel => mux2:gen_mux:11:U.sel
sel => mux2:gen_mux:10:U.sel
sel => mux2:gen_mux:9:U.sel
sel => mux2:gen_mux:8:U.sel
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y
result[8] <= mux2:gen_mux:8:U.y
result[9] <= mux2:gen_mux:9:U.y
result[10] <= mux2:gen_mux:10:U.y
result[11] <= mux2:gen_mux:11:U.y
result[12] <= mux2:gen_mux:12:U.y
result[13] <= mux2:gen_mux:13:U.y
result[14] <= mux2:gen_mux:14:U.y
result[15] <= mux2:gen_mux:15:U.y
result[16] <= mux2:gen_mux:16:U.y
result[17] <= mux2:gen_mux:17:U.y
result[18] <= mux2:gen_mux:18:U.y
result[19] <= mux2:gen_mux:19:U.y
result[20] <= mux2:gen_mux:20:U.y
result[21] <= mux2:gen_mux:21:U.y
result[22] <= mux2:gen_mux:22:U.y
result[23] <= mux2:gen_mux:23:U.y
result[24] <= mux2:gen_mux:24:U.y
result[25] <= mux2:gen_mux:25:U.y
result[26] <= mux2:gen_mux:26:U.y
result[27] <= mux2:gen_mux:27:U.y
result[28] <= mux2:gen_mux:28:U.y
result[29] <= mux2:gen_mux:29:U.y
result[30] <= mux2:gen_mux:30:U.y
result[31] <= mux2:gen_mux:31:U.y


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:31:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:30:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:29:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:28:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:27:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:26:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:25:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:24:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:23:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:22:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:21:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:20:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:19:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:18:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:17:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:16:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:15:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:14:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:13:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:12:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:11:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:10:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:9:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:8:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst19|or32:zero_calc
in_vec[0] => or_level1[0].IN0
in_vec[1] => or_level1[0].IN1
in_vec[2] => or_level1[1].IN0
in_vec[3] => or_level1[1].IN1
in_vec[4] => or_level1[2].IN0
in_vec[5] => or_level1[2].IN1
in_vec[6] => or_level1[3].IN0
in_vec[7] => or_level1[3].IN1
in_vec[8] => or_level1[4].IN0
in_vec[9] => or_level1[4].IN1
in_vec[10] => or_level1[5].IN0
in_vec[11] => or_level1[5].IN1
in_vec[12] => or_level1[6].IN0
in_vec[13] => or_level1[6].IN1
in_vec[14] => or_level1[7].IN0
in_vec[15] => or_level1[7].IN1
in_vec[16] => or_level1[8].IN0
in_vec[17] => or_level1[8].IN1
in_vec[18] => or_level1[9].IN0
in_vec[19] => or_level1[9].IN1
in_vec[20] => or_level1[10].IN0
in_vec[21] => or_level1[10].IN1
in_vec[22] => or_level1[11].IN0
in_vec[23] => or_level1[11].IN1
in_vec[24] => or_level1[12].IN0
in_vec[25] => or_level1[12].IN1
in_vec[26] => or_level1[13].IN0
in_vec[27] => or_level1[13].IN1
in_vec[28] => or_level1[14].IN0
in_vec[29] => or_level1[14].IN1
in_vec[30] => or_level1[15].IN0
in_vec[31] => or_level1[15].IN1
out_or <= out_or.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|lpm_constant2:inst17
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]
result[16] <= lpm_constant:LPM_CONSTANT_component.result[16]
result[17] <= lpm_constant:LPM_CONSTANT_component.result[17]
result[18] <= lpm_constant:LPM_CONSTANT_component.result[18]
result[19] <= lpm_constant:LPM_CONSTANT_component.result[19]
result[20] <= lpm_constant:LPM_CONSTANT_component.result[20]
result[21] <= lpm_constant:LPM_CONSTANT_component.result[21]
result[22] <= lpm_constant:LPM_CONSTANT_component.result[22]
result[23] <= lpm_constant:LPM_CONSTANT_component.result[23]


|Lab2|lpm_constant2:inst17|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>


|Lab2|registerFile:inst22
read_reg1[0] => eightX8To8Mux:mux_read1.S[0]
read_reg1[1] => eightX8To8Mux:mux_read1.S[1]
read_reg1[2] => eightX8To8Mux:mux_read1.S[2]
read_reg1[3] => ~NO_FANOUT~
read_reg1[4] => ~NO_FANOUT~
read_reg2[0] => eightX8To8Mux:mux_read2.S[0]
read_reg2[1] => eightX8To8Mux:mux_read2.S[1]
read_reg2[2] => eightX8To8Mux:mux_read2.S[2]
read_reg2[3] => ~NO_FANOUT~
read_reg2[4] => ~NO_FANOUT~
write_reg[0] => decoder3to8:decoder.i_addr[0]
write_reg[1] => decoder3to8:decoder.i_addr[1]
write_reg[2] => decoder3to8:decoder.i_addr[2]
write_reg[3] => ~NO_FANOUT~
write_reg[4] => ~NO_FANOUT~
write_data[0] => asyncEightBitRegister:gen_registers:0:register_inst.D[0]
write_data[0] => asyncEightBitRegister:gen_registers:1:register_inst.D[0]
write_data[0] => asyncEightBitRegister:gen_registers:2:register_inst.D[0]
write_data[0] => asyncEightBitRegister:gen_registers:3:register_inst.D[0]
write_data[0] => asyncEightBitRegister:gen_registers:4:register_inst.D[0]
write_data[0] => asyncEightBitRegister:gen_registers:5:register_inst.D[0]
write_data[0] => asyncEightBitRegister:gen_registers:6:register_inst.D[0]
write_data[0] => asyncEightBitRegister:gen_registers:7:register_inst.D[0]
write_data[1] => asyncEightBitRegister:gen_registers:0:register_inst.D[1]
write_data[1] => asyncEightBitRegister:gen_registers:1:register_inst.D[1]
write_data[1] => asyncEightBitRegister:gen_registers:2:register_inst.D[1]
write_data[1] => asyncEightBitRegister:gen_registers:3:register_inst.D[1]
write_data[1] => asyncEightBitRegister:gen_registers:4:register_inst.D[1]
write_data[1] => asyncEightBitRegister:gen_registers:5:register_inst.D[1]
write_data[1] => asyncEightBitRegister:gen_registers:6:register_inst.D[1]
write_data[1] => asyncEightBitRegister:gen_registers:7:register_inst.D[1]
write_data[2] => asyncEightBitRegister:gen_registers:0:register_inst.D[2]
write_data[2] => asyncEightBitRegister:gen_registers:1:register_inst.D[2]
write_data[2] => asyncEightBitRegister:gen_registers:2:register_inst.D[2]
write_data[2] => asyncEightBitRegister:gen_registers:3:register_inst.D[2]
write_data[2] => asyncEightBitRegister:gen_registers:4:register_inst.D[2]
write_data[2] => asyncEightBitRegister:gen_registers:5:register_inst.D[2]
write_data[2] => asyncEightBitRegister:gen_registers:6:register_inst.D[2]
write_data[2] => asyncEightBitRegister:gen_registers:7:register_inst.D[2]
write_data[3] => asyncEightBitRegister:gen_registers:0:register_inst.D[3]
write_data[3] => asyncEightBitRegister:gen_registers:1:register_inst.D[3]
write_data[3] => asyncEightBitRegister:gen_registers:2:register_inst.D[3]
write_data[3] => asyncEightBitRegister:gen_registers:3:register_inst.D[3]
write_data[3] => asyncEightBitRegister:gen_registers:4:register_inst.D[3]
write_data[3] => asyncEightBitRegister:gen_registers:5:register_inst.D[3]
write_data[3] => asyncEightBitRegister:gen_registers:6:register_inst.D[3]
write_data[3] => asyncEightBitRegister:gen_registers:7:register_inst.D[3]
write_data[4] => asyncEightBitRegister:gen_registers:0:register_inst.D[4]
write_data[4] => asyncEightBitRegister:gen_registers:1:register_inst.D[4]
write_data[4] => asyncEightBitRegister:gen_registers:2:register_inst.D[4]
write_data[4] => asyncEightBitRegister:gen_registers:3:register_inst.D[4]
write_data[4] => asyncEightBitRegister:gen_registers:4:register_inst.D[4]
write_data[4] => asyncEightBitRegister:gen_registers:5:register_inst.D[4]
write_data[4] => asyncEightBitRegister:gen_registers:6:register_inst.D[4]
write_data[4] => asyncEightBitRegister:gen_registers:7:register_inst.D[4]
write_data[5] => asyncEightBitRegister:gen_registers:0:register_inst.D[5]
write_data[5] => asyncEightBitRegister:gen_registers:1:register_inst.D[5]
write_data[5] => asyncEightBitRegister:gen_registers:2:register_inst.D[5]
write_data[5] => asyncEightBitRegister:gen_registers:3:register_inst.D[5]
write_data[5] => asyncEightBitRegister:gen_registers:4:register_inst.D[5]
write_data[5] => asyncEightBitRegister:gen_registers:5:register_inst.D[5]
write_data[5] => asyncEightBitRegister:gen_registers:6:register_inst.D[5]
write_data[5] => asyncEightBitRegister:gen_registers:7:register_inst.D[5]
write_data[6] => asyncEightBitRegister:gen_registers:0:register_inst.D[6]
write_data[6] => asyncEightBitRegister:gen_registers:1:register_inst.D[6]
write_data[6] => asyncEightBitRegister:gen_registers:2:register_inst.D[6]
write_data[6] => asyncEightBitRegister:gen_registers:3:register_inst.D[6]
write_data[6] => asyncEightBitRegister:gen_registers:4:register_inst.D[6]
write_data[6] => asyncEightBitRegister:gen_registers:5:register_inst.D[6]
write_data[6] => asyncEightBitRegister:gen_registers:6:register_inst.D[6]
write_data[6] => asyncEightBitRegister:gen_registers:7:register_inst.D[6]
write_data[7] => asyncEightBitRegister:gen_registers:0:register_inst.D[7]
write_data[7] => asyncEightBitRegister:gen_registers:1:register_inst.D[7]
write_data[7] => asyncEightBitRegister:gen_registers:2:register_inst.D[7]
write_data[7] => asyncEightBitRegister:gen_registers:3:register_inst.D[7]
write_data[7] => asyncEightBitRegister:gen_registers:4:register_inst.D[7]
write_data[7] => asyncEightBitRegister:gen_registers:5:register_inst.D[7]
write_data[7] => asyncEightBitRegister:gen_registers:6:register_inst.D[7]
write_data[7] => asyncEightBitRegister:gen_registers:7:register_inst.D[7]
RegWrite => gen_registers.IN1
RegWrite => gen_registers.IN1
RegWrite => gen_registers.IN1
RegWrite => gen_registers.IN1
RegWrite => gen_registers.IN1
RegWrite => gen_registers.IN1
RegWrite => gen_registers.IN1
RegWrite => gen_registers.IN1
read_data1[0] <= eightX8To8Mux:mux_read1.O[0]
read_data1[1] <= eightX8To8Mux:mux_read1.O[1]
read_data1[2] <= eightX8To8Mux:mux_read1.O[2]
read_data1[3] <= eightX8To8Mux:mux_read1.O[3]
read_data1[4] <= eightX8To8Mux:mux_read1.O[4]
read_data1[5] <= eightX8To8Mux:mux_read1.O[5]
read_data1[6] <= eightX8To8Mux:mux_read1.O[6]
read_data1[7] <= eightX8To8Mux:mux_read1.O[7]
read_data2[0] <= eightX8To8Mux:mux_read2.O[0]
read_data2[1] <= eightX8To8Mux:mux_read2.O[1]
read_data2[2] <= eightX8To8Mux:mux_read2.O[2]
read_data2[3] <= eightX8To8Mux:mux_read2.O[3]
read_data2[4] <= eightX8To8Mux:mux_read2.O[4]
read_data2[5] <= eightX8To8Mux:mux_read2.O[5]
read_data2[6] <= eightX8To8Mux:mux_read2.O[6]
read_data2[7] <= eightX8To8Mux:mux_read2.O[7]


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst
D[0] => d_latch:latch0.D
D[1] => d_latch:latch1.D
D[2] => d_latch:latch2.D
D[3] => d_latch:latch3.D
D[4] => d_latch:latch4.D
D[5] => d_latch:latch5.D
D[6] => d_latch:latch6.D
D[7] => d_latch:latch7.D
EN => d_latch:latch0.EN
EN => d_latch:latch1.EN
EN => d_latch:latch2.EN
EN => d_latch:latch3.EN
EN => d_latch:latch4.EN
EN => d_latch:latch5.EN
EN => d_latch:latch6.EN
EN => d_latch:latch7.EN
Q[0] <= d_latch:latch0.Q
Q[1] <= d_latch:latch1.Q
Q[2] <= d_latch:latch2.Q
Q[3] <= d_latch:latch3.Q
Q[4] <= d_latch:latch4.Q
Q[5] <= d_latch:latch5.Q
Q[6] <= d_latch:latch6.Q
Q[7] <= d_latch:latch7.Q


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst|d_latch:latch0
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst|d_latch:latch1
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst|d_latch:latch2
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst|d_latch:latch3
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst|d_latch:latch4
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst|d_latch:latch5
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst|d_latch:latch6
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:0:register_inst|d_latch:latch7
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst
D[0] => d_latch:latch0.D
D[1] => d_latch:latch1.D
D[2] => d_latch:latch2.D
D[3] => d_latch:latch3.D
D[4] => d_latch:latch4.D
D[5] => d_latch:latch5.D
D[6] => d_latch:latch6.D
D[7] => d_latch:latch7.D
EN => d_latch:latch0.EN
EN => d_latch:latch1.EN
EN => d_latch:latch2.EN
EN => d_latch:latch3.EN
EN => d_latch:latch4.EN
EN => d_latch:latch5.EN
EN => d_latch:latch6.EN
EN => d_latch:latch7.EN
Q[0] <= d_latch:latch0.Q
Q[1] <= d_latch:latch1.Q
Q[2] <= d_latch:latch2.Q
Q[3] <= d_latch:latch3.Q
Q[4] <= d_latch:latch4.Q
Q[5] <= d_latch:latch5.Q
Q[6] <= d_latch:latch6.Q
Q[7] <= d_latch:latch7.Q


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst|d_latch:latch0
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst|d_latch:latch1
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst|d_latch:latch2
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst|d_latch:latch3
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst|d_latch:latch4
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst|d_latch:latch5
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst|d_latch:latch6
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:1:register_inst|d_latch:latch7
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst
D[0] => d_latch:latch0.D
D[1] => d_latch:latch1.D
D[2] => d_latch:latch2.D
D[3] => d_latch:latch3.D
D[4] => d_latch:latch4.D
D[5] => d_latch:latch5.D
D[6] => d_latch:latch6.D
D[7] => d_latch:latch7.D
EN => d_latch:latch0.EN
EN => d_latch:latch1.EN
EN => d_latch:latch2.EN
EN => d_latch:latch3.EN
EN => d_latch:latch4.EN
EN => d_latch:latch5.EN
EN => d_latch:latch6.EN
EN => d_latch:latch7.EN
Q[0] <= d_latch:latch0.Q
Q[1] <= d_latch:latch1.Q
Q[2] <= d_latch:latch2.Q
Q[3] <= d_latch:latch3.Q
Q[4] <= d_latch:latch4.Q
Q[5] <= d_latch:latch5.Q
Q[6] <= d_latch:latch6.Q
Q[7] <= d_latch:latch7.Q


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst|d_latch:latch0
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst|d_latch:latch1
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst|d_latch:latch2
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst|d_latch:latch3
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst|d_latch:latch4
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst|d_latch:latch5
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst|d_latch:latch6
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:2:register_inst|d_latch:latch7
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst
D[0] => d_latch:latch0.D
D[1] => d_latch:latch1.D
D[2] => d_latch:latch2.D
D[3] => d_latch:latch3.D
D[4] => d_latch:latch4.D
D[5] => d_latch:latch5.D
D[6] => d_latch:latch6.D
D[7] => d_latch:latch7.D
EN => d_latch:latch0.EN
EN => d_latch:latch1.EN
EN => d_latch:latch2.EN
EN => d_latch:latch3.EN
EN => d_latch:latch4.EN
EN => d_latch:latch5.EN
EN => d_latch:latch6.EN
EN => d_latch:latch7.EN
Q[0] <= d_latch:latch0.Q
Q[1] <= d_latch:latch1.Q
Q[2] <= d_latch:latch2.Q
Q[3] <= d_latch:latch3.Q
Q[4] <= d_latch:latch4.Q
Q[5] <= d_latch:latch5.Q
Q[6] <= d_latch:latch6.Q
Q[7] <= d_latch:latch7.Q


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst|d_latch:latch0
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst|d_latch:latch1
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst|d_latch:latch2
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst|d_latch:latch3
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst|d_latch:latch4
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst|d_latch:latch5
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst|d_latch:latch6
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:3:register_inst|d_latch:latch7
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst
D[0] => d_latch:latch0.D
D[1] => d_latch:latch1.D
D[2] => d_latch:latch2.D
D[3] => d_latch:latch3.D
D[4] => d_latch:latch4.D
D[5] => d_latch:latch5.D
D[6] => d_latch:latch6.D
D[7] => d_latch:latch7.D
EN => d_latch:latch0.EN
EN => d_latch:latch1.EN
EN => d_latch:latch2.EN
EN => d_latch:latch3.EN
EN => d_latch:latch4.EN
EN => d_latch:latch5.EN
EN => d_latch:latch6.EN
EN => d_latch:latch7.EN
Q[0] <= d_latch:latch0.Q
Q[1] <= d_latch:latch1.Q
Q[2] <= d_latch:latch2.Q
Q[3] <= d_latch:latch3.Q
Q[4] <= d_latch:latch4.Q
Q[5] <= d_latch:latch5.Q
Q[6] <= d_latch:latch6.Q
Q[7] <= d_latch:latch7.Q


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst|d_latch:latch0
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst|d_latch:latch1
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst|d_latch:latch2
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst|d_latch:latch3
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst|d_latch:latch4
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst|d_latch:latch5
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst|d_latch:latch6
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:4:register_inst|d_latch:latch7
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst
D[0] => d_latch:latch0.D
D[1] => d_latch:latch1.D
D[2] => d_latch:latch2.D
D[3] => d_latch:latch3.D
D[4] => d_latch:latch4.D
D[5] => d_latch:latch5.D
D[6] => d_latch:latch6.D
D[7] => d_latch:latch7.D
EN => d_latch:latch0.EN
EN => d_latch:latch1.EN
EN => d_latch:latch2.EN
EN => d_latch:latch3.EN
EN => d_latch:latch4.EN
EN => d_latch:latch5.EN
EN => d_latch:latch6.EN
EN => d_latch:latch7.EN
Q[0] <= d_latch:latch0.Q
Q[1] <= d_latch:latch1.Q
Q[2] <= d_latch:latch2.Q
Q[3] <= d_latch:latch3.Q
Q[4] <= d_latch:latch4.Q
Q[5] <= d_latch:latch5.Q
Q[6] <= d_latch:latch6.Q
Q[7] <= d_latch:latch7.Q


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst|d_latch:latch0
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst|d_latch:latch1
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst|d_latch:latch2
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst|d_latch:latch3
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst|d_latch:latch4
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst|d_latch:latch5
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst|d_latch:latch6
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:5:register_inst|d_latch:latch7
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst
D[0] => d_latch:latch0.D
D[1] => d_latch:latch1.D
D[2] => d_latch:latch2.D
D[3] => d_latch:latch3.D
D[4] => d_latch:latch4.D
D[5] => d_latch:latch5.D
D[6] => d_latch:latch6.D
D[7] => d_latch:latch7.D
EN => d_latch:latch0.EN
EN => d_latch:latch1.EN
EN => d_latch:latch2.EN
EN => d_latch:latch3.EN
EN => d_latch:latch4.EN
EN => d_latch:latch5.EN
EN => d_latch:latch6.EN
EN => d_latch:latch7.EN
Q[0] <= d_latch:latch0.Q
Q[1] <= d_latch:latch1.Q
Q[2] <= d_latch:latch2.Q
Q[3] <= d_latch:latch3.Q
Q[4] <= d_latch:latch4.Q
Q[5] <= d_latch:latch5.Q
Q[6] <= d_latch:latch6.Q
Q[7] <= d_latch:latch7.Q


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst|d_latch:latch0
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst|d_latch:latch1
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst|d_latch:latch2
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst|d_latch:latch3
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst|d_latch:latch4
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst|d_latch:latch5
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst|d_latch:latch6
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:6:register_inst|d_latch:latch7
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst
D[0] => d_latch:latch0.D
D[1] => d_latch:latch1.D
D[2] => d_latch:latch2.D
D[3] => d_latch:latch3.D
D[4] => d_latch:latch4.D
D[5] => d_latch:latch5.D
D[6] => d_latch:latch6.D
D[7] => d_latch:latch7.D
EN => d_latch:latch0.EN
EN => d_latch:latch1.EN
EN => d_latch:latch2.EN
EN => d_latch:latch3.EN
EN => d_latch:latch4.EN
EN => d_latch:latch5.EN
EN => d_latch:latch6.EN
EN => d_latch:latch7.EN
Q[0] <= d_latch:latch0.Q
Q[1] <= d_latch:latch1.Q
Q[2] <= d_latch:latch2.Q
Q[3] <= d_latch:latch3.Q
Q[4] <= d_latch:latch4.Q
Q[5] <= d_latch:latch5.Q
Q[6] <= d_latch:latch6.Q
Q[7] <= d_latch:latch7.Q


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst|d_latch:latch0
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst|d_latch:latch1
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst|d_latch:latch2
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst|d_latch:latch3
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst|d_latch:latch4
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst|d_latch:latch5
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst|d_latch:latch6
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|asyncEightBitRegister:\gen_registers:7:register_inst|d_latch:latch7
D => s.IN0
D => r.IN0
EN => s.IN1
EN => r.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1
I0[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[0]
I0[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[0]
I0[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[0]
I0[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[0]
I0[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[0]
I0[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[0]
I0[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[0]
I0[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[0]
I1[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[1]
I1[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[1]
I1[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[1]
I1[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[1]
I1[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[1]
I1[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[1]
I1[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[1]
I1[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[1]
I2[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[2]
I2[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[2]
I2[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[2]
I2[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[2]
I2[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[2]
I2[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[2]
I2[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[2]
I2[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[2]
I3[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[3]
I3[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[3]
I3[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[3]
I3[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[3]
I3[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[3]
I3[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[3]
I3[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[3]
I3[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[3]
I4[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[4]
I4[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[4]
I4[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[4]
I4[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[4]
I4[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[4]
I4[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[4]
I4[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[4]
I4[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[4]
I5[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[5]
I5[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[5]
I5[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[5]
I5[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[5]
I5[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[5]
I5[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[5]
I5[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[5]
I5[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[5]
I6[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[6]
I6[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[6]
I6[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[6]
I6[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[6]
I6[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[6]
I6[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[6]
I6[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[6]
I6[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[6]
I7[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[7]
I7[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[7]
I7[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[7]
I7[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[7]
I7[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[7]
I7[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[7]
I7[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[7]
I7[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[7]
S[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.S[0]
S[1] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.S[1]
S[2] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.S[2]
O[0] <= eightTo1Mux:gen_mux:0:block_mux:mux_inst.O
O[1] <= eightTo1Mux:gen_mux:1:block_mux:mux_inst.O
O[2] <= eightTo1Mux:gen_mux:2:block_mux:mux_inst.O
O[3] <= eightTo1Mux:gen_mux:3:block_mux:mux_inst.O
O[4] <= eightTo1Mux:gen_mux:4:block_mux:mux_inst.O
O[5] <= eightTo1Mux:gen_mux:5:block_mux:mux_inst.O
O[6] <= eightTo1Mux:gen_mux:6:block_mux:mux_inst.O
O[7] <= eightTo1Mux:gen_mux:7:block_mux:mux_inst.O


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1|eightTo1Mux:\gen_mux:0:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1|eightTo1Mux:\gen_mux:1:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1|eightTo1Mux:\gen_mux:2:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1|eightTo1Mux:\gen_mux:3:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1|eightTo1Mux:\gen_mux:4:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1|eightTo1Mux:\gen_mux:5:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1|eightTo1Mux:\gen_mux:6:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read1|eightTo1Mux:\gen_mux:7:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2
I0[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[0]
I0[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[0]
I0[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[0]
I0[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[0]
I0[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[0]
I0[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[0]
I0[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[0]
I0[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[0]
I1[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[1]
I1[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[1]
I1[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[1]
I1[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[1]
I1[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[1]
I1[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[1]
I1[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[1]
I1[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[1]
I2[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[2]
I2[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[2]
I2[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[2]
I2[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[2]
I2[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[2]
I2[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[2]
I2[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[2]
I2[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[2]
I3[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[3]
I3[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[3]
I3[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[3]
I3[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[3]
I3[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[3]
I3[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[3]
I3[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[3]
I3[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[3]
I4[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[4]
I4[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[4]
I4[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[4]
I4[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[4]
I4[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[4]
I4[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[4]
I4[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[4]
I4[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[4]
I5[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[5]
I5[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[5]
I5[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[5]
I5[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[5]
I5[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[5]
I5[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[5]
I5[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[5]
I5[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[5]
I6[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[6]
I6[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[6]
I6[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[6]
I6[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[6]
I6[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[6]
I6[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[6]
I6[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[6]
I6[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[6]
I7[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.I[7]
I7[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.I[7]
I7[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.I[7]
I7[3] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.I[7]
I7[4] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.I[7]
I7[5] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.I[7]
I7[6] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.I[7]
I7[7] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.I[7]
S[0] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.S[0]
S[0] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.S[0]
S[1] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.S[1]
S[1] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.S[1]
S[2] => eightTo1Mux:gen_mux:0:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:1:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:2:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:3:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:4:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:5:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:6:block_mux:mux_inst.S[2]
S[2] => eightTo1Mux:gen_mux:7:block_mux:mux_inst.S[2]
O[0] <= eightTo1Mux:gen_mux:0:block_mux:mux_inst.O
O[1] <= eightTo1Mux:gen_mux:1:block_mux:mux_inst.O
O[2] <= eightTo1Mux:gen_mux:2:block_mux:mux_inst.O
O[3] <= eightTo1Mux:gen_mux:3:block_mux:mux_inst.O
O[4] <= eightTo1Mux:gen_mux:4:block_mux:mux_inst.O
O[5] <= eightTo1Mux:gen_mux:5:block_mux:mux_inst.O
O[6] <= eightTo1Mux:gen_mux:6:block_mux:mux_inst.O
O[7] <= eightTo1Mux:gen_mux:7:block_mux:mux_inst.O


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2|eightTo1Mux:\gen_mux:0:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2|eightTo1Mux:\gen_mux:1:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2|eightTo1Mux:\gen_mux:2:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2|eightTo1Mux:\gen_mux:3:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2|eightTo1Mux:\gen_mux:4:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2|eightTo1Mux:\gen_mux:5:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2|eightTo1Mux:\gen_mux:6:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|eightX8To8Mux:mux_read2|eightTo1Mux:\gen_mux:7:block_mux:mux_inst
I[0] => and_out.IN0
I[1] => and_out.IN0
I[2] => and_out.IN0
I[3] => and_out.IN0
I[4] => and_out.IN0
I[5] => and_out.IN0
I[6] => and_out.IN0
I[7] => and_out.IN0
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[0] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[1] => and_out.IN1
S[2] => and_out[4].IN1
S[2] => and_out[5].IN1
S[2] => and_out[6].IN1
S[2] => and_out[7].IN1
S[2] => and_out[0].IN1
S[2] => and_out[1].IN1
S[2] => and_out[2].IN1
S[2] => and_out[3].IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registerFile:inst22|decoder3to8:decoder
i_addr[0] => Equal0.IN2
i_addr[0] => Equal1.IN2
i_addr[0] => Equal2.IN1
i_addr[0] => Equal3.IN2
i_addr[0] => Equal4.IN1
i_addr[0] => Equal5.IN2
i_addr[0] => Equal6.IN0
i_addr[0] => Equal7.IN2
i_addr[1] => Equal0.IN1
i_addr[1] => Equal1.IN1
i_addr[1] => Equal2.IN2
i_addr[1] => Equal3.IN1
i_addr[1] => Equal4.IN0
i_addr[1] => Equal5.IN0
i_addr[1] => Equal6.IN2
i_addr[1] => Equal7.IN1
i_addr[2] => Equal0.IN0
i_addr[2] => Equal1.IN0
i_addr[2] => Equal2.IN0
i_addr[2] => Equal3.IN0
i_addr[2] => Equal4.IN2
i_addr[2] => Equal5.IN1
i_addr[2] => Equal6.IN1
i_addr[2] => Equal7.IN0
o_dec[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_dec[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_dec[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
o_dec[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
o_dec[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
o_dec[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
o_dec[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
o_dec[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux2to1_8bit:inst24
i0[0] => o_data.DATAB
i0[1] => o_data.DATAB
i0[2] => o_data.DATAB
i0[3] => o_data.DATAB
i0[4] => o_data.DATAB
i0[5] => o_data.DATAB
i0[6] => o_data.DATAB
i0[7] => o_data.DATAB
i1[0] => o_data.DATAA
i1[1] => o_data.DATAA
i1[2] => o_data.DATAA
i1[3] => o_data.DATAA
i1[4] => o_data.DATAA
i1[5] => o_data.DATAA
i1[6] => o_data.DATAA
i1[7] => o_data.DATAA
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
s => o_data.OUTPUTSELECT
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|LPM_RAM_DQ:inst1
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|Lab2|LPM_RAM_DQ:inst1|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|Lab2|LPM_RAM_DQ:inst1|altram:sram|altsyncram:ram_block
wren_a => altsyncram_38a1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_38a1:auto_generated.data_a[0]
data_a[1] => altsyncram_38a1:auto_generated.data_a[1]
data_a[2] => altsyncram_38a1:auto_generated.data_a[2]
data_a[3] => altsyncram_38a1:auto_generated.data_a[3]
data_a[4] => altsyncram_38a1:auto_generated.data_a[4]
data_a[5] => altsyncram_38a1:auto_generated.data_a[5]
data_a[6] => altsyncram_38a1:auto_generated.data_a[6]
data_a[7] => altsyncram_38a1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_38a1:auto_generated.address_a[0]
address_a[1] => altsyncram_38a1:auto_generated.address_a[1]
address_a[2] => altsyncram_38a1:auto_generated.address_a[2]
address_a[3] => altsyncram_38a1:auto_generated.address_a[3]
address_a[4] => altsyncram_38a1:auto_generated.address_a[4]
address_a[5] => altsyncram_38a1:auto_generated.address_a[5]
address_a[6] => altsyncram_38a1:auto_generated.address_a[6]
address_a[7] => altsyncram_38a1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_38a1:auto_generated.clock0
clock1 => altsyncram_38a1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_38a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_38a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_38a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_38a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_38a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_38a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_38a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_38a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2|LPM_RAM_DQ:inst1|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|Lab2|mux5:inst10
sel => mux2:gen_mux:0:mux_inst.sel
sel => mux2:gen_mux:1:mux_inst.sel
sel => mux2:gen_mux:2:mux_inst.sel
sel => mux2:gen_mux:3:mux_inst.sel
sel => mux2:gen_mux:4:mux_inst.sel
a[0] => mux2:gen_mux:0:mux_inst.a
a[1] => mux2:gen_mux:1:mux_inst.a
a[2] => mux2:gen_mux:2:mux_inst.a
a[3] => mux2:gen_mux:3:mux_inst.a
a[4] => mux2:gen_mux:4:mux_inst.a
b[0] => mux2:gen_mux:0:mux_inst.b
b[1] => mux2:gen_mux:1:mux_inst.b
b[2] => mux2:gen_mux:2:mux_inst.b
b[3] => mux2:gen_mux:3:mux_inst.b
b[4] => mux2:gen_mux:4:mux_inst.b
y[0] <= mux2:gen_mux:0:mux_inst.y
y[1] <= mux2:gen_mux:1:mux_inst.y
y[2] <= mux2:gen_mux:2:mux_inst.y
y[3] <= mux2:gen_mux:3:mux_inst.y
y[4] <= mux2:gen_mux:4:mux_inst.y


|Lab2|mux5:inst10|mux2:\gen_mux:0:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux5:inst10|mux2:\gen_mux:1:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux5:inst10|mux2:\gen_mux:2:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux5:inst10|mux2:\gen_mux:3:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux5:inst10|mux2:\gen_mux:4:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALUControl:inst27
Operation[0] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Operation[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Operation[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] => inst4.IN1
ALUop[1] => inst3.IN0
ALUop[1] => inst6.IN0
ALUop[1] => inst2.IN0
func[0] => inst.IN0
func[1] => inst3.IN1
func[2] => inst7.IN0
func[3] => inst.IN1
func[4] => ~NO_FANOUT~
func[5] => ~NO_FANOUT~


|Lab2|mux32x2:inst21
sel => mux2:gen_mux:0:mux_inst.sel
sel => mux2:gen_mux:1:mux_inst.sel
sel => mux2:gen_mux:2:mux_inst.sel
sel => mux2:gen_mux:3:mux_inst.sel
sel => mux2:gen_mux:4:mux_inst.sel
sel => mux2:gen_mux:5:mux_inst.sel
sel => mux2:gen_mux:6:mux_inst.sel
sel => mux2:gen_mux:7:mux_inst.sel
sel => mux2:gen_mux:8:mux_inst.sel
sel => mux2:gen_mux:9:mux_inst.sel
sel => mux2:gen_mux:10:mux_inst.sel
sel => mux2:gen_mux:11:mux_inst.sel
sel => mux2:gen_mux:12:mux_inst.sel
sel => mux2:gen_mux:13:mux_inst.sel
sel => mux2:gen_mux:14:mux_inst.sel
sel => mux2:gen_mux:15:mux_inst.sel
sel => mux2:gen_mux:16:mux_inst.sel
sel => mux2:gen_mux:17:mux_inst.sel
sel => mux2:gen_mux:18:mux_inst.sel
sel => mux2:gen_mux:19:mux_inst.sel
sel => mux2:gen_mux:20:mux_inst.sel
sel => mux2:gen_mux:21:mux_inst.sel
sel => mux2:gen_mux:22:mux_inst.sel
sel => mux2:gen_mux:23:mux_inst.sel
sel => mux2:gen_mux:24:mux_inst.sel
sel => mux2:gen_mux:25:mux_inst.sel
sel => mux2:gen_mux:26:mux_inst.sel
sel => mux2:gen_mux:27:mux_inst.sel
sel => mux2:gen_mux:28:mux_inst.sel
sel => mux2:gen_mux:29:mux_inst.sel
sel => mux2:gen_mux:30:mux_inst.sel
sel => mux2:gen_mux:31:mux_inst.sel
a[0] => mux2:gen_mux:0:mux_inst.a
a[1] => mux2:gen_mux:1:mux_inst.a
a[2] => mux2:gen_mux:2:mux_inst.a
a[3] => mux2:gen_mux:3:mux_inst.a
a[4] => mux2:gen_mux:4:mux_inst.a
a[5] => mux2:gen_mux:5:mux_inst.a
a[6] => mux2:gen_mux:6:mux_inst.a
a[7] => mux2:gen_mux:7:mux_inst.a
a[8] => mux2:gen_mux:8:mux_inst.a
a[9] => mux2:gen_mux:9:mux_inst.a
a[10] => mux2:gen_mux:10:mux_inst.a
a[11] => mux2:gen_mux:11:mux_inst.a
a[12] => mux2:gen_mux:12:mux_inst.a
a[13] => mux2:gen_mux:13:mux_inst.a
a[14] => mux2:gen_mux:14:mux_inst.a
a[15] => mux2:gen_mux:15:mux_inst.a
a[16] => mux2:gen_mux:16:mux_inst.a
a[17] => mux2:gen_mux:17:mux_inst.a
a[18] => mux2:gen_mux:18:mux_inst.a
a[19] => mux2:gen_mux:19:mux_inst.a
a[20] => mux2:gen_mux:20:mux_inst.a
a[21] => mux2:gen_mux:21:mux_inst.a
a[22] => mux2:gen_mux:22:mux_inst.a
a[23] => mux2:gen_mux:23:mux_inst.a
a[24] => mux2:gen_mux:24:mux_inst.a
a[25] => mux2:gen_mux:25:mux_inst.a
a[26] => mux2:gen_mux:26:mux_inst.a
a[27] => mux2:gen_mux:27:mux_inst.a
a[28] => mux2:gen_mux:28:mux_inst.a
a[29] => mux2:gen_mux:29:mux_inst.a
a[30] => mux2:gen_mux:30:mux_inst.a
a[31] => mux2:gen_mux:31:mux_inst.a
b[0] => mux2:gen_mux:0:mux_inst.b
b[1] => mux2:gen_mux:1:mux_inst.b
b[2] => mux2:gen_mux:2:mux_inst.b
b[3] => mux2:gen_mux:3:mux_inst.b
b[4] => mux2:gen_mux:4:mux_inst.b
b[5] => mux2:gen_mux:5:mux_inst.b
b[6] => mux2:gen_mux:6:mux_inst.b
b[7] => mux2:gen_mux:7:mux_inst.b
b[8] => mux2:gen_mux:8:mux_inst.b
b[9] => mux2:gen_mux:9:mux_inst.b
b[10] => mux2:gen_mux:10:mux_inst.b
b[11] => mux2:gen_mux:11:mux_inst.b
b[12] => mux2:gen_mux:12:mux_inst.b
b[13] => mux2:gen_mux:13:mux_inst.b
b[14] => mux2:gen_mux:14:mux_inst.b
b[15] => mux2:gen_mux:15:mux_inst.b
b[16] => mux2:gen_mux:16:mux_inst.b
b[17] => mux2:gen_mux:17:mux_inst.b
b[18] => mux2:gen_mux:18:mux_inst.b
b[19] => mux2:gen_mux:19:mux_inst.b
b[20] => mux2:gen_mux:20:mux_inst.b
b[21] => mux2:gen_mux:21:mux_inst.b
b[22] => mux2:gen_mux:22:mux_inst.b
b[23] => mux2:gen_mux:23:mux_inst.b
b[24] => mux2:gen_mux:24:mux_inst.b
b[25] => mux2:gen_mux:25:mux_inst.b
b[26] => mux2:gen_mux:26:mux_inst.b
b[27] => mux2:gen_mux:27:mux_inst.b
b[28] => mux2:gen_mux:28:mux_inst.b
b[29] => mux2:gen_mux:29:mux_inst.b
b[30] => mux2:gen_mux:30:mux_inst.b
b[31] => mux2:gen_mux:31:mux_inst.b
y[0] <= mux2:gen_mux:0:mux_inst.y
y[1] <= mux2:gen_mux:1:mux_inst.y
y[2] <= mux2:gen_mux:2:mux_inst.y
y[3] <= mux2:gen_mux:3:mux_inst.y
y[4] <= mux2:gen_mux:4:mux_inst.y
y[5] <= mux2:gen_mux:5:mux_inst.y
y[6] <= mux2:gen_mux:6:mux_inst.y
y[7] <= mux2:gen_mux:7:mux_inst.y
y[8] <= mux2:gen_mux:8:mux_inst.y
y[9] <= mux2:gen_mux:9:mux_inst.y
y[10] <= mux2:gen_mux:10:mux_inst.y
y[11] <= mux2:gen_mux:11:mux_inst.y
y[12] <= mux2:gen_mux:12:mux_inst.y
y[13] <= mux2:gen_mux:13:mux_inst.y
y[14] <= mux2:gen_mux:14:mux_inst.y
y[15] <= mux2:gen_mux:15:mux_inst.y
y[16] <= mux2:gen_mux:16:mux_inst.y
y[17] <= mux2:gen_mux:17:mux_inst.y
y[18] <= mux2:gen_mux:18:mux_inst.y
y[19] <= mux2:gen_mux:19:mux_inst.y
y[20] <= mux2:gen_mux:20:mux_inst.y
y[21] <= mux2:gen_mux:21:mux_inst.y
y[22] <= mux2:gen_mux:22:mux_inst.y
y[23] <= mux2:gen_mux:23:mux_inst.y
y[24] <= mux2:gen_mux:24:mux_inst.y
y[25] <= mux2:gen_mux:25:mux_inst.y
y[26] <= mux2:gen_mux:26:mux_inst.y
y[27] <= mux2:gen_mux:27:mux_inst.y
y[28] <= mux2:gen_mux:28:mux_inst.y
y[29] <= mux2:gen_mux:29:mux_inst.y
y[30] <= mux2:gen_mux:30:mux_inst.y
y[31] <= mux2:gen_mux:31:mux_inst.y


|Lab2|mux32x2:inst21|mux2:\gen_mux:0:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:1:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:2:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:3:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:4:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:5:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:6:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:7:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:8:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:9:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:10:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:11:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:12:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:13:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:14:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:15:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:16:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:17:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:18:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:19:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:20:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:21:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:22:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:23:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:24:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:25:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:26:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:27:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:28:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:29:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:30:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux32x2:inst21|mux2:\gen_mux:31:mux_inst
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|lpm_constant2:inst183
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]
result[16] <= lpm_constant:LPM_CONSTANT_component.result[16]
result[17] <= lpm_constant:LPM_CONSTANT_component.result[17]
result[18] <= lpm_constant:LPM_CONSTANT_component.result[18]
result[19] <= lpm_constant:LPM_CONSTANT_component.result[19]
result[20] <= lpm_constant:LPM_CONSTANT_component.result[20]
result[21] <= lpm_constant:LPM_CONSTANT_component.result[21]
result[22] <= lpm_constant:LPM_CONSTANT_component.result[22]
result[23] <= lpm_constant:LPM_CONSTANT_component.result[23]


|Lab2|lpm_constant2:inst183|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>


|Lab2|sign_extender_16to32:inst20
input_16[0] => output_32[0].DATAIN
input_16[1] => output_32[1].DATAIN
input_16[2] => output_32[2].DATAIN
input_16[3] => output_32[3].DATAIN
input_16[4] => output_32[4].DATAIN
input_16[5] => output_32[5].DATAIN
input_16[6] => output_32[6].DATAIN
input_16[7] => output_32[7].DATAIN
input_16[8] => output_32[8].DATAIN
input_16[9] => output_32[9].DATAIN
input_16[10] => output_32[10].DATAIN
input_16[11] => output_32[11].DATAIN
input_16[12] => output_32[12].DATAIN
input_16[13] => output_32[13].DATAIN
input_16[14] => output_32[14].DATAIN
input_16[15] => output_32[16].DATAIN
input_16[15] => output_32[15].DATAIN
input_16[15] => output_32[31].DATAIN
input_16[15] => output_32[30].DATAIN
input_16[15] => output_32[29].DATAIN
input_16[15] => output_32[28].DATAIN
input_16[15] => output_32[27].DATAIN
input_16[15] => output_32[26].DATAIN
input_16[15] => output_32[25].DATAIN
input_16[15] => output_32[24].DATAIN
input_16[15] => output_32[23].DATAIN
input_16[15] => output_32[22].DATAIN
input_16[15] => output_32[21].DATAIN
input_16[15] => output_32[20].DATAIN
input_16[15] => output_32[19].DATAIN
input_16[15] => output_32[18].DATAIN
input_16[15] => output_32[17].DATAIN
output_32[0] <= input_16[0].DB_MAX_OUTPUT_PORT_TYPE
output_32[1] <= input_16[1].DB_MAX_OUTPUT_PORT_TYPE
output_32[2] <= input_16[2].DB_MAX_OUTPUT_PORT_TYPE
output_32[3] <= input_16[3].DB_MAX_OUTPUT_PORT_TYPE
output_32[4] <= input_16[4].DB_MAX_OUTPUT_PORT_TYPE
output_32[5] <= input_16[5].DB_MAX_OUTPUT_PORT_TYPE
output_32[6] <= input_16[6].DB_MAX_OUTPUT_PORT_TYPE
output_32[7] <= input_16[7].DB_MAX_OUTPUT_PORT_TYPE
output_32[8] <= input_16[8].DB_MAX_OUTPUT_PORT_TYPE
output_32[9] <= input_16[9].DB_MAX_OUTPUT_PORT_TYPE
output_32[10] <= input_16[10].DB_MAX_OUTPUT_PORT_TYPE
output_32[11] <= input_16[11].DB_MAX_OUTPUT_PORT_TYPE
output_32[12] <= input_16[12].DB_MAX_OUTPUT_PORT_TYPE
output_32[13] <= input_16[13].DB_MAX_OUTPUT_PORT_TYPE
output_32[14] <= input_16[14].DB_MAX_OUTPUT_PORT_TYPE
output_32[15] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[16] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[17] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[18] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[19] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[20] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[21] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[22] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[23] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[24] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[25] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[26] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[27] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[28] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[29] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[30] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE
output_32[31] <= input_16[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6
A[0] => and_result[0].IN0
A[0] => or_result[0].IN0
A[0] => eightBitCLA:arithmetic_unit.A[0]
A[1] => and_result[1].IN0
A[1] => or_result[1].IN0
A[1] => eightBitCLA:arithmetic_unit.A[1]
A[2] => and_result[2].IN0
A[2] => or_result[2].IN0
A[2] => eightBitCLA:arithmetic_unit.A[2]
A[3] => and_result[3].IN0
A[3] => or_result[3].IN0
A[3] => eightBitCLA:arithmetic_unit.A[3]
A[4] => and_result[4].IN0
A[4] => or_result[4].IN0
A[4] => eightBitCLA:arithmetic_unit.A[4]
A[5] => and_result[5].IN0
A[5] => or_result[5].IN0
A[5] => eightBitCLA:arithmetic_unit.A[5]
A[6] => and_result[6].IN0
A[6] => or_result[6].IN0
A[6] => eightBitCLA:arithmetic_unit.A[6]
A[7] => and_result[7].IN0
A[7] => or_result[7].IN0
A[7] => eightBitCLA:arithmetic_unit.A[7]
B[0] => and_result[0].IN1
B[0] => or_result[0].IN1
B[0] => eightBitCLA:arithmetic_unit.B[0]
B[1] => and_result[1].IN1
B[1] => or_result[1].IN1
B[1] => eightBitCLA:arithmetic_unit.B[1]
B[2] => and_result[2].IN1
B[2] => or_result[2].IN1
B[2] => eightBitCLA:arithmetic_unit.B[2]
B[3] => and_result[3].IN1
B[3] => or_result[3].IN1
B[3] => eightBitCLA:arithmetic_unit.B[3]
B[4] => and_result[4].IN1
B[4] => or_result[4].IN1
B[4] => eightBitCLA:arithmetic_unit.B[4]
B[5] => and_result[5].IN1
B[5] => or_result[5].IN1
B[5] => eightBitCLA:arithmetic_unit.B[5]
B[6] => and_result[6].IN1
B[6] => or_result[6].IN1
B[6] => eightBitCLA:arithmetic_unit.B[6]
B[7] => and_result[7].IN1
B[7] => or_result[7].IN1
B[7] => eightBitCLA:arithmetic_unit.B[7]
ALU_control[0] => to_sub_or_not_to_sub.IN0
ALU_control[0] => twoBy8To8Mux:logical_select_mux.sel
ALU_control[1] => twoBy8To8Mux:top_level_mux.sel
ALU_control[2] => to_sub_or_not_to_sub.IN1
ALU_control[2] => twoBy8To8Mux:arithmetic_select_mux.sel
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= twoBy8To8Mux:top_level_mux.result[0]
result[1] <= twoBy8To8Mux:top_level_mux.result[1]
result[2] <= twoBy8To8Mux:top_level_mux.result[2]
result[3] <= twoBy8To8Mux:top_level_mux.result[3]
result[4] <= twoBy8To8Mux:top_level_mux.result[4]
result[5] <= twoBy8To8Mux:top_level_mux.result[5]
result[6] <= twoBy8To8Mux:top_level_mux.result[6]
result[7] <= twoBy8To8Mux:top_level_mux.result[7]


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:logical_select_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|eightBitCLA:arithmetic_unit
A[0] => gn[0].IN1
A[0] => pn[0].IN1
A[0] => sum.IN1
A[1] => gn[1].IN1
A[1] => pn[1].IN1
A[1] => sum.IN1
A[2] => gn[2].IN1
A[2] => pn[2].IN1
A[2] => sum.IN1
A[3] => gn[3].IN1
A[3] => pn[3].IN1
A[3] => sum.IN1
A[4] => gn[4].IN1
A[4] => pn[4].IN1
A[4] => sum.IN1
A[5] => gn[5].IN1
A[5] => pn[5].IN1
A[5] => sum.IN1
A[6] => gn[6].IN1
A[6] => pn[6].IN1
A[6] => sum.IN1
A[7] => gn[7].IN1
A[7] => pn[7].IN1
A[7] => sum.IN1
B[0] => B_xor_sub[0].IN0
B[1] => B_xor_sub[1].IN0
B[2] => B_xor_sub[2].IN0
B[3] => B_xor_sub[3].IN0
B[4] => B_xor_sub[4].IN0
B[5] => B_xor_sub[5].IN0
B[6] => B_xor_sub[6].IN0
B[7] => B_xor_sub[7].IN0
sub => B_xor_sub[0].IN1
sub => B_xor_sub[1].IN1
sub => B_xor_sub[2].IN1
sub => B_xor_sub[3].IN1
sub => B_xor_sub[4].IN1
sub => B_xor_sub[5].IN1
sub => B_xor_sub[6].IN1
sub => B_xor_sub[7].IN1
sub => cn.IN1
sub => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cn.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:arithmetic_select_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|eightBitALU:inst6|twoBy8To8Mux:top_level_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|lpm_constant0:inst7
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]


|Lab2|lpm_constant0:inst7|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|Lab2|lpm_constant1:inst8
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]


|Lab2|lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Lab2|thirtyTwoBitALU:inst30
A[0] => and_result[0].IN0
A[0] => or_result[0].IN0
A[0] => thirtyTwoBitCLA:arithmetic_unit.A[0]
A[1] => and_result[1].IN0
A[1] => or_result[1].IN0
A[1] => thirtyTwoBitCLA:arithmetic_unit.A[1]
A[2] => and_result[2].IN0
A[2] => or_result[2].IN0
A[2] => thirtyTwoBitCLA:arithmetic_unit.A[2]
A[3] => and_result[3].IN0
A[3] => or_result[3].IN0
A[3] => thirtyTwoBitCLA:arithmetic_unit.A[3]
A[4] => and_result[4].IN0
A[4] => or_result[4].IN0
A[4] => thirtyTwoBitCLA:arithmetic_unit.A[4]
A[5] => and_result[5].IN0
A[5] => or_result[5].IN0
A[5] => thirtyTwoBitCLA:arithmetic_unit.A[5]
A[6] => and_result[6].IN0
A[6] => or_result[6].IN0
A[6] => thirtyTwoBitCLA:arithmetic_unit.A[6]
A[7] => and_result[7].IN0
A[7] => or_result[7].IN0
A[7] => thirtyTwoBitCLA:arithmetic_unit.A[7]
A[8] => and_result[8].IN0
A[8] => or_result[8].IN0
A[8] => thirtyTwoBitCLA:arithmetic_unit.A[8]
A[9] => and_result[9].IN0
A[9] => or_result[9].IN0
A[9] => thirtyTwoBitCLA:arithmetic_unit.A[9]
A[10] => and_result[10].IN0
A[10] => or_result[10].IN0
A[10] => thirtyTwoBitCLA:arithmetic_unit.A[10]
A[11] => and_result[11].IN0
A[11] => or_result[11].IN0
A[11] => thirtyTwoBitCLA:arithmetic_unit.A[11]
A[12] => and_result[12].IN0
A[12] => or_result[12].IN0
A[12] => thirtyTwoBitCLA:arithmetic_unit.A[12]
A[13] => and_result[13].IN0
A[13] => or_result[13].IN0
A[13] => thirtyTwoBitCLA:arithmetic_unit.A[13]
A[14] => and_result[14].IN0
A[14] => or_result[14].IN0
A[14] => thirtyTwoBitCLA:arithmetic_unit.A[14]
A[15] => and_result[15].IN0
A[15] => or_result[15].IN0
A[15] => thirtyTwoBitCLA:arithmetic_unit.A[15]
A[16] => and_result[16].IN0
A[16] => or_result[16].IN0
A[16] => thirtyTwoBitCLA:arithmetic_unit.A[16]
A[17] => and_result[17].IN0
A[17] => or_result[17].IN0
A[17] => thirtyTwoBitCLA:arithmetic_unit.A[17]
A[18] => and_result[18].IN0
A[18] => or_result[18].IN0
A[18] => thirtyTwoBitCLA:arithmetic_unit.A[18]
A[19] => and_result[19].IN0
A[19] => or_result[19].IN0
A[19] => thirtyTwoBitCLA:arithmetic_unit.A[19]
A[20] => and_result[20].IN0
A[20] => or_result[20].IN0
A[20] => thirtyTwoBitCLA:arithmetic_unit.A[20]
A[21] => and_result[21].IN0
A[21] => or_result[21].IN0
A[21] => thirtyTwoBitCLA:arithmetic_unit.A[21]
A[22] => and_result[22].IN0
A[22] => or_result[22].IN0
A[22] => thirtyTwoBitCLA:arithmetic_unit.A[22]
A[23] => and_result[23].IN0
A[23] => or_result[23].IN0
A[23] => thirtyTwoBitCLA:arithmetic_unit.A[23]
A[24] => and_result[24].IN0
A[24] => or_result[24].IN0
A[24] => thirtyTwoBitCLA:arithmetic_unit.A[24]
A[25] => and_result[25].IN0
A[25] => or_result[25].IN0
A[25] => thirtyTwoBitCLA:arithmetic_unit.A[25]
A[26] => and_result[26].IN0
A[26] => or_result[26].IN0
A[26] => thirtyTwoBitCLA:arithmetic_unit.A[26]
A[27] => and_result[27].IN0
A[27] => or_result[27].IN0
A[27] => thirtyTwoBitCLA:arithmetic_unit.A[27]
A[28] => and_result[28].IN0
A[28] => or_result[28].IN0
A[28] => thirtyTwoBitCLA:arithmetic_unit.A[28]
A[29] => and_result[29].IN0
A[29] => or_result[29].IN0
A[29] => thirtyTwoBitCLA:arithmetic_unit.A[29]
A[30] => and_result[30].IN0
A[30] => or_result[30].IN0
A[30] => thirtyTwoBitCLA:arithmetic_unit.A[30]
A[31] => and_result[31].IN0
A[31] => or_result[31].IN0
A[31] => thirtyTwoBitCLA:arithmetic_unit.A[31]
B[0] => and_result[0].IN1
B[0] => or_result[0].IN1
B[0] => thirtyTwoBitCLA:arithmetic_unit.B[0]
B[1] => and_result[1].IN1
B[1] => or_result[1].IN1
B[1] => thirtyTwoBitCLA:arithmetic_unit.B[1]
B[2] => and_result[2].IN1
B[2] => or_result[2].IN1
B[2] => thirtyTwoBitCLA:arithmetic_unit.B[2]
B[3] => and_result[3].IN1
B[3] => or_result[3].IN1
B[3] => thirtyTwoBitCLA:arithmetic_unit.B[3]
B[4] => and_result[4].IN1
B[4] => or_result[4].IN1
B[4] => thirtyTwoBitCLA:arithmetic_unit.B[4]
B[5] => and_result[5].IN1
B[5] => or_result[5].IN1
B[5] => thirtyTwoBitCLA:arithmetic_unit.B[5]
B[6] => and_result[6].IN1
B[6] => or_result[6].IN1
B[6] => thirtyTwoBitCLA:arithmetic_unit.B[6]
B[7] => and_result[7].IN1
B[7] => or_result[7].IN1
B[7] => thirtyTwoBitCLA:arithmetic_unit.B[7]
B[8] => and_result[8].IN1
B[8] => or_result[8].IN1
B[8] => thirtyTwoBitCLA:arithmetic_unit.B[8]
B[9] => and_result[9].IN1
B[9] => or_result[9].IN1
B[9] => thirtyTwoBitCLA:arithmetic_unit.B[9]
B[10] => and_result[10].IN1
B[10] => or_result[10].IN1
B[10] => thirtyTwoBitCLA:arithmetic_unit.B[10]
B[11] => and_result[11].IN1
B[11] => or_result[11].IN1
B[11] => thirtyTwoBitCLA:arithmetic_unit.B[11]
B[12] => and_result[12].IN1
B[12] => or_result[12].IN1
B[12] => thirtyTwoBitCLA:arithmetic_unit.B[12]
B[13] => and_result[13].IN1
B[13] => or_result[13].IN1
B[13] => thirtyTwoBitCLA:arithmetic_unit.B[13]
B[14] => and_result[14].IN1
B[14] => or_result[14].IN1
B[14] => thirtyTwoBitCLA:arithmetic_unit.B[14]
B[15] => and_result[15].IN1
B[15] => or_result[15].IN1
B[15] => thirtyTwoBitCLA:arithmetic_unit.B[15]
B[16] => and_result[16].IN1
B[16] => or_result[16].IN1
B[16] => thirtyTwoBitCLA:arithmetic_unit.B[16]
B[17] => and_result[17].IN1
B[17] => or_result[17].IN1
B[17] => thirtyTwoBitCLA:arithmetic_unit.B[17]
B[18] => and_result[18].IN1
B[18] => or_result[18].IN1
B[18] => thirtyTwoBitCLA:arithmetic_unit.B[18]
B[19] => and_result[19].IN1
B[19] => or_result[19].IN1
B[19] => thirtyTwoBitCLA:arithmetic_unit.B[19]
B[20] => and_result[20].IN1
B[20] => or_result[20].IN1
B[20] => thirtyTwoBitCLA:arithmetic_unit.B[20]
B[21] => and_result[21].IN1
B[21] => or_result[21].IN1
B[21] => thirtyTwoBitCLA:arithmetic_unit.B[21]
B[22] => and_result[22].IN1
B[22] => or_result[22].IN1
B[22] => thirtyTwoBitCLA:arithmetic_unit.B[22]
B[23] => and_result[23].IN1
B[23] => or_result[23].IN1
B[23] => thirtyTwoBitCLA:arithmetic_unit.B[23]
B[24] => and_result[24].IN1
B[24] => or_result[24].IN1
B[24] => thirtyTwoBitCLA:arithmetic_unit.B[24]
B[25] => and_result[25].IN1
B[25] => or_result[25].IN1
B[25] => thirtyTwoBitCLA:arithmetic_unit.B[25]
B[26] => and_result[26].IN1
B[26] => or_result[26].IN1
B[26] => thirtyTwoBitCLA:arithmetic_unit.B[26]
B[27] => and_result[27].IN1
B[27] => or_result[27].IN1
B[27] => thirtyTwoBitCLA:arithmetic_unit.B[27]
B[28] => and_result[28].IN1
B[28] => or_result[28].IN1
B[28] => thirtyTwoBitCLA:arithmetic_unit.B[28]
B[29] => and_result[29].IN1
B[29] => or_result[29].IN1
B[29] => thirtyTwoBitCLA:arithmetic_unit.B[29]
B[30] => and_result[30].IN1
B[30] => or_result[30].IN1
B[30] => thirtyTwoBitCLA:arithmetic_unit.B[30]
B[31] => and_result[31].IN1
B[31] => or_result[31].IN1
B[31] => thirtyTwoBitCLA:arithmetic_unit.B[31]
ALU_control[0] => arithmetic_sel.IN0
ALU_control[0] => twoBy32To32Mux:logical_select_mux.sel
ALU_control[1] => arithmetic_sel.IN1
ALU_control[1] => twoBy32To32Mux:top_level_mux.sel
ALU_control[2] => thirtyTwoBitCLA:arithmetic_unit.sub
zero <= or32:zero_calc.out_or
result[0] <= twoBy32To32Mux:top_level_mux.result[0]
result[1] <= twoBy32To32Mux:top_level_mux.result[1]
result[2] <= twoBy32To32Mux:top_level_mux.result[2]
result[3] <= twoBy32To32Mux:top_level_mux.result[3]
result[4] <= twoBy32To32Mux:top_level_mux.result[4]
result[5] <= twoBy32To32Mux:top_level_mux.result[5]
result[6] <= twoBy32To32Mux:top_level_mux.result[6]
result[7] <= twoBy32To32Mux:top_level_mux.result[7]
result[8] <= twoBy32To32Mux:top_level_mux.result[8]
result[9] <= twoBy32To32Mux:top_level_mux.result[9]
result[10] <= twoBy32To32Mux:top_level_mux.result[10]
result[11] <= twoBy32To32Mux:top_level_mux.result[11]
result[12] <= twoBy32To32Mux:top_level_mux.result[12]
result[13] <= twoBy32To32Mux:top_level_mux.result[13]
result[14] <= twoBy32To32Mux:top_level_mux.result[14]
result[15] <= twoBy32To32Mux:top_level_mux.result[15]
result[16] <= twoBy32To32Mux:top_level_mux.result[16]
result[17] <= twoBy32To32Mux:top_level_mux.result[17]
result[18] <= twoBy32To32Mux:top_level_mux.result[18]
result[19] <= twoBy32To32Mux:top_level_mux.result[19]
result[20] <= twoBy32To32Mux:top_level_mux.result[20]
result[21] <= twoBy32To32Mux:top_level_mux.result[21]
result[22] <= twoBy32To32Mux:top_level_mux.result[22]
result[23] <= twoBy32To32Mux:top_level_mux.result[23]
result[24] <= twoBy32To32Mux:top_level_mux.result[24]
result[25] <= twoBy32To32Mux:top_level_mux.result[25]
result[26] <= twoBy32To32Mux:top_level_mux.result[26]
result[27] <= twoBy32To32Mux:top_level_mux.result[27]
result[28] <= twoBy32To32Mux:top_level_mux.result[28]
result[29] <= twoBy32To32Mux:top_level_mux.result[29]
result[30] <= twoBy32To32Mux:top_level_mux.result[30]
result[31] <= twoBy32To32Mux:top_level_mux.result[31]
result8[0] <= twoBy32To32Mux:top_level_mux.result[0]
result8[1] <= twoBy32To32Mux:top_level_mux.result[1]
result8[2] <= twoBy32To32Mux:top_level_mux.result[2]
result8[3] <= twoBy32To32Mux:top_level_mux.result[3]
result8[4] <= twoBy32To32Mux:top_level_mux.result[4]
result8[5] <= twoBy32To32Mux:top_level_mux.result[5]
result8[6] <= twoBy32To32Mux:top_level_mux.result[6]
result8[7] <= twoBy32To32Mux:top_level_mux.result[7]


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
A[8] => mux2:gen_mux:8:U.a
A[9] => mux2:gen_mux:9:U.a
A[10] => mux2:gen_mux:10:U.a
A[11] => mux2:gen_mux:11:U.a
A[12] => mux2:gen_mux:12:U.a
A[13] => mux2:gen_mux:13:U.a
A[14] => mux2:gen_mux:14:U.a
A[15] => mux2:gen_mux:15:U.a
A[16] => mux2:gen_mux:16:U.a
A[17] => mux2:gen_mux:17:U.a
A[18] => mux2:gen_mux:18:U.a
A[19] => mux2:gen_mux:19:U.a
A[20] => mux2:gen_mux:20:U.a
A[21] => mux2:gen_mux:21:U.a
A[22] => mux2:gen_mux:22:U.a
A[23] => mux2:gen_mux:23:U.a
A[24] => mux2:gen_mux:24:U.a
A[25] => mux2:gen_mux:25:U.a
A[26] => mux2:gen_mux:26:U.a
A[27] => mux2:gen_mux:27:U.a
A[28] => mux2:gen_mux:28:U.a
A[29] => mux2:gen_mux:29:U.a
A[30] => mux2:gen_mux:30:U.a
A[31] => mux2:gen_mux:31:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
B[8] => mux2:gen_mux:8:U.b
B[9] => mux2:gen_mux:9:U.b
B[10] => mux2:gen_mux:10:U.b
B[11] => mux2:gen_mux:11:U.b
B[12] => mux2:gen_mux:12:U.b
B[13] => mux2:gen_mux:13:U.b
B[14] => mux2:gen_mux:14:U.b
B[15] => mux2:gen_mux:15:U.b
B[16] => mux2:gen_mux:16:U.b
B[17] => mux2:gen_mux:17:U.b
B[18] => mux2:gen_mux:18:U.b
B[19] => mux2:gen_mux:19:U.b
B[20] => mux2:gen_mux:20:U.b
B[21] => mux2:gen_mux:21:U.b
B[22] => mux2:gen_mux:22:U.b
B[23] => mux2:gen_mux:23:U.b
B[24] => mux2:gen_mux:24:U.b
B[25] => mux2:gen_mux:25:U.b
B[26] => mux2:gen_mux:26:U.b
B[27] => mux2:gen_mux:27:U.b
B[28] => mux2:gen_mux:28:U.b
B[29] => mux2:gen_mux:29:U.b
B[30] => mux2:gen_mux:30:U.b
B[31] => mux2:gen_mux:31:U.b
sel => mux2:gen_mux:31:U.sel
sel => mux2:gen_mux:30:U.sel
sel => mux2:gen_mux:29:U.sel
sel => mux2:gen_mux:28:U.sel
sel => mux2:gen_mux:27:U.sel
sel => mux2:gen_mux:26:U.sel
sel => mux2:gen_mux:25:U.sel
sel => mux2:gen_mux:24:U.sel
sel => mux2:gen_mux:23:U.sel
sel => mux2:gen_mux:22:U.sel
sel => mux2:gen_mux:21:U.sel
sel => mux2:gen_mux:20:U.sel
sel => mux2:gen_mux:19:U.sel
sel => mux2:gen_mux:18:U.sel
sel => mux2:gen_mux:17:U.sel
sel => mux2:gen_mux:16:U.sel
sel => mux2:gen_mux:15:U.sel
sel => mux2:gen_mux:14:U.sel
sel => mux2:gen_mux:13:U.sel
sel => mux2:gen_mux:12:U.sel
sel => mux2:gen_mux:11:U.sel
sel => mux2:gen_mux:10:U.sel
sel => mux2:gen_mux:9:U.sel
sel => mux2:gen_mux:8:U.sel
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y
result[8] <= mux2:gen_mux:8:U.y
result[9] <= mux2:gen_mux:9:U.y
result[10] <= mux2:gen_mux:10:U.y
result[11] <= mux2:gen_mux:11:U.y
result[12] <= mux2:gen_mux:12:U.y
result[13] <= mux2:gen_mux:13:U.y
result[14] <= mux2:gen_mux:14:U.y
result[15] <= mux2:gen_mux:15:U.y
result[16] <= mux2:gen_mux:16:U.y
result[17] <= mux2:gen_mux:17:U.y
result[18] <= mux2:gen_mux:18:U.y
result[19] <= mux2:gen_mux:19:U.y
result[20] <= mux2:gen_mux:20:U.y
result[21] <= mux2:gen_mux:21:U.y
result[22] <= mux2:gen_mux:22:U.y
result[23] <= mux2:gen_mux:23:U.y
result[24] <= mux2:gen_mux:24:U.y
result[25] <= mux2:gen_mux:25:U.y
result[26] <= mux2:gen_mux:26:U.y
result[27] <= mux2:gen_mux:27:U.y
result[28] <= mux2:gen_mux:28:U.y
result[29] <= mux2:gen_mux:29:U.y
result[30] <= mux2:gen_mux:30:U.y
result[31] <= mux2:gen_mux:31:U.y


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:31:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:30:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:29:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:28:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:27:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:26:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:25:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:24:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:23:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:22:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:21:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:20:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:19:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:18:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:17:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:16:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:15:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:14:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:13:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:12:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:11:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:10:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:9:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:8:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|thirtyTwoBitCLA:arithmetic_unit
A[0] => gn[0].IN1
A[0] => pn[0].IN1
A[0] => sum.IN1
A[1] => gn[1].IN1
A[1] => pn[1].IN1
A[1] => sum.IN1
A[2] => gn[2].IN1
A[2] => pn[2].IN1
A[2] => sum.IN1
A[3] => gn[3].IN1
A[3] => pn[3].IN1
A[3] => sum.IN1
A[4] => gn[4].IN1
A[4] => pn[4].IN1
A[4] => sum.IN1
A[5] => gn[5].IN1
A[5] => pn[5].IN1
A[5] => sum.IN1
A[6] => gn[6].IN1
A[6] => pn[6].IN1
A[6] => sum.IN1
A[7] => gn[7].IN1
A[7] => pn[7].IN1
A[7] => sum.IN1
A[8] => gn[8].IN1
A[8] => pn[8].IN1
A[8] => sum.IN1
A[9] => gn[9].IN1
A[9] => pn[9].IN1
A[9] => sum.IN1
A[10] => gn[10].IN1
A[10] => pn[10].IN1
A[10] => sum.IN1
A[11] => gn[11].IN1
A[11] => pn[11].IN1
A[11] => sum.IN1
A[12] => gn[12].IN1
A[12] => pn[12].IN1
A[12] => sum.IN1
A[13] => gn[13].IN1
A[13] => pn[13].IN1
A[13] => sum.IN1
A[14] => gn[14].IN1
A[14] => pn[14].IN1
A[14] => sum.IN1
A[15] => gn[15].IN1
A[15] => pn[15].IN1
A[15] => sum.IN1
A[16] => gn[16].IN1
A[16] => pn[16].IN1
A[16] => sum.IN1
A[17] => gn[17].IN1
A[17] => pn[17].IN1
A[17] => sum.IN1
A[18] => gn[18].IN1
A[18] => pn[18].IN1
A[18] => sum.IN1
A[19] => gn[19].IN1
A[19] => pn[19].IN1
A[19] => sum.IN1
A[20] => gn[20].IN1
A[20] => pn[20].IN1
A[20] => sum.IN1
A[21] => gn[21].IN1
A[21] => pn[21].IN1
A[21] => sum.IN1
A[22] => gn[22].IN1
A[22] => pn[22].IN1
A[22] => sum.IN1
A[23] => gn[23].IN1
A[23] => pn[23].IN1
A[23] => sum.IN1
A[24] => gn[24].IN1
A[24] => pn[24].IN1
A[24] => sum.IN1
A[25] => gn[25].IN1
A[25] => pn[25].IN1
A[25] => sum.IN1
A[26] => gn[26].IN1
A[26] => pn[26].IN1
A[26] => sum.IN1
A[27] => gn[27].IN1
A[27] => pn[27].IN1
A[27] => sum.IN1
A[28] => gn[28].IN1
A[28] => pn[28].IN1
A[28] => sum.IN1
A[29] => gn[29].IN1
A[29] => pn[29].IN1
A[29] => sum.IN1
A[30] => gn[30].IN1
A[30] => pn[30].IN1
A[30] => sum.IN1
A[31] => gn[31].IN1
A[31] => pn[31].IN1
A[31] => sum.IN1
B[0] => B_xor_sub[0].IN0
B[1] => B_xor_sub[1].IN0
B[2] => B_xor_sub[2].IN0
B[3] => B_xor_sub[3].IN0
B[4] => B_xor_sub[4].IN0
B[5] => B_xor_sub[5].IN0
B[6] => B_xor_sub[6].IN0
B[7] => B_xor_sub[7].IN0
B[8] => B_xor_sub[8].IN0
B[9] => B_xor_sub[9].IN0
B[10] => B_xor_sub[10].IN0
B[11] => B_xor_sub[11].IN0
B[12] => B_xor_sub[12].IN0
B[13] => B_xor_sub[13].IN0
B[14] => B_xor_sub[14].IN0
B[15] => B_xor_sub[15].IN0
B[16] => B_xor_sub[16].IN0
B[17] => B_xor_sub[17].IN0
B[18] => B_xor_sub[18].IN0
B[19] => B_xor_sub[19].IN0
B[20] => B_xor_sub[20].IN0
B[21] => B_xor_sub[21].IN0
B[22] => B_xor_sub[22].IN0
B[23] => B_xor_sub[23].IN0
B[24] => B_xor_sub[24].IN0
B[25] => B_xor_sub[25].IN0
B[26] => B_xor_sub[26].IN0
B[27] => B_xor_sub[27].IN0
B[28] => B_xor_sub[28].IN0
B[29] => B_xor_sub[29].IN0
B[30] => B_xor_sub[30].IN0
B[31] => B_xor_sub[31].IN0
sub => B_xor_sub[0].IN1
sub => B_xor_sub[1].IN1
sub => B_xor_sub[2].IN1
sub => B_xor_sub[3].IN1
sub => B_xor_sub[4].IN1
sub => B_xor_sub[5].IN1
sub => B_xor_sub[6].IN1
sub => B_xor_sub[7].IN1
sub => B_xor_sub[8].IN1
sub => B_xor_sub[9].IN1
sub => B_xor_sub[10].IN1
sub => B_xor_sub[11].IN1
sub => B_xor_sub[12].IN1
sub => B_xor_sub[13].IN1
sub => B_xor_sub[14].IN1
sub => B_xor_sub[15].IN1
sub => B_xor_sub[16].IN1
sub => B_xor_sub[17].IN1
sub => B_xor_sub[18].IN1
sub => B_xor_sub[19].IN1
sub => B_xor_sub[20].IN1
sub => B_xor_sub[21].IN1
sub => B_xor_sub[22].IN1
sub => B_xor_sub[23].IN1
sub => B_xor_sub[24].IN1
sub => B_xor_sub[25].IN1
sub => B_xor_sub[26].IN1
sub => B_xor_sub[27].IN1
sub => B_xor_sub[28].IN1
sub => B_xor_sub[29].IN1
sub => B_xor_sub[30].IN1
sub => B_xor_sub[31].IN1
sub => cn.IN1
sub => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cn.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
A[8] => mux2:gen_mux:8:U.a
A[9] => mux2:gen_mux:9:U.a
A[10] => mux2:gen_mux:10:U.a
A[11] => mux2:gen_mux:11:U.a
A[12] => mux2:gen_mux:12:U.a
A[13] => mux2:gen_mux:13:U.a
A[14] => mux2:gen_mux:14:U.a
A[15] => mux2:gen_mux:15:U.a
A[16] => mux2:gen_mux:16:U.a
A[17] => mux2:gen_mux:17:U.a
A[18] => mux2:gen_mux:18:U.a
A[19] => mux2:gen_mux:19:U.a
A[20] => mux2:gen_mux:20:U.a
A[21] => mux2:gen_mux:21:U.a
A[22] => mux2:gen_mux:22:U.a
A[23] => mux2:gen_mux:23:U.a
A[24] => mux2:gen_mux:24:U.a
A[25] => mux2:gen_mux:25:U.a
A[26] => mux2:gen_mux:26:U.a
A[27] => mux2:gen_mux:27:U.a
A[28] => mux2:gen_mux:28:U.a
A[29] => mux2:gen_mux:29:U.a
A[30] => mux2:gen_mux:30:U.a
A[31] => mux2:gen_mux:31:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
B[8] => mux2:gen_mux:8:U.b
B[9] => mux2:gen_mux:9:U.b
B[10] => mux2:gen_mux:10:U.b
B[11] => mux2:gen_mux:11:U.b
B[12] => mux2:gen_mux:12:U.b
B[13] => mux2:gen_mux:13:U.b
B[14] => mux2:gen_mux:14:U.b
B[15] => mux2:gen_mux:15:U.b
B[16] => mux2:gen_mux:16:U.b
B[17] => mux2:gen_mux:17:U.b
B[18] => mux2:gen_mux:18:U.b
B[19] => mux2:gen_mux:19:U.b
B[20] => mux2:gen_mux:20:U.b
B[21] => mux2:gen_mux:21:U.b
B[22] => mux2:gen_mux:22:U.b
B[23] => mux2:gen_mux:23:U.b
B[24] => mux2:gen_mux:24:U.b
B[25] => mux2:gen_mux:25:U.b
B[26] => mux2:gen_mux:26:U.b
B[27] => mux2:gen_mux:27:U.b
B[28] => mux2:gen_mux:28:U.b
B[29] => mux2:gen_mux:29:U.b
B[30] => mux2:gen_mux:30:U.b
B[31] => mux2:gen_mux:31:U.b
sel => mux2:gen_mux:31:U.sel
sel => mux2:gen_mux:30:U.sel
sel => mux2:gen_mux:29:U.sel
sel => mux2:gen_mux:28:U.sel
sel => mux2:gen_mux:27:U.sel
sel => mux2:gen_mux:26:U.sel
sel => mux2:gen_mux:25:U.sel
sel => mux2:gen_mux:24:U.sel
sel => mux2:gen_mux:23:U.sel
sel => mux2:gen_mux:22:U.sel
sel => mux2:gen_mux:21:U.sel
sel => mux2:gen_mux:20:U.sel
sel => mux2:gen_mux:19:U.sel
sel => mux2:gen_mux:18:U.sel
sel => mux2:gen_mux:17:U.sel
sel => mux2:gen_mux:16:U.sel
sel => mux2:gen_mux:15:U.sel
sel => mux2:gen_mux:14:U.sel
sel => mux2:gen_mux:13:U.sel
sel => mux2:gen_mux:12:U.sel
sel => mux2:gen_mux:11:U.sel
sel => mux2:gen_mux:10:U.sel
sel => mux2:gen_mux:9:U.sel
sel => mux2:gen_mux:8:U.sel
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y
result[8] <= mux2:gen_mux:8:U.y
result[9] <= mux2:gen_mux:9:U.y
result[10] <= mux2:gen_mux:10:U.y
result[11] <= mux2:gen_mux:11:U.y
result[12] <= mux2:gen_mux:12:U.y
result[13] <= mux2:gen_mux:13:U.y
result[14] <= mux2:gen_mux:14:U.y
result[15] <= mux2:gen_mux:15:U.y
result[16] <= mux2:gen_mux:16:U.y
result[17] <= mux2:gen_mux:17:U.y
result[18] <= mux2:gen_mux:18:U.y
result[19] <= mux2:gen_mux:19:U.y
result[20] <= mux2:gen_mux:20:U.y
result[21] <= mux2:gen_mux:21:U.y
result[22] <= mux2:gen_mux:22:U.y
result[23] <= mux2:gen_mux:23:U.y
result[24] <= mux2:gen_mux:24:U.y
result[25] <= mux2:gen_mux:25:U.y
result[26] <= mux2:gen_mux:26:U.y
result[27] <= mux2:gen_mux:27:U.y
result[28] <= mux2:gen_mux:28:U.y
result[29] <= mux2:gen_mux:29:U.y
result[30] <= mux2:gen_mux:30:U.y
result[31] <= mux2:gen_mux:31:U.y


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:31:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:30:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:29:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:28:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:27:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:26:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:25:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:24:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:23:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:22:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:21:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:20:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:19:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:18:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:17:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:16:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:15:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:14:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:13:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:12:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:11:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:10:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:9:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:8:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:arithmetic_select_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux
A[0] => mux2:gen_mux:0:U.a
A[1] => mux2:gen_mux:1:U.a
A[2] => mux2:gen_mux:2:U.a
A[3] => mux2:gen_mux:3:U.a
A[4] => mux2:gen_mux:4:U.a
A[5] => mux2:gen_mux:5:U.a
A[6] => mux2:gen_mux:6:U.a
A[7] => mux2:gen_mux:7:U.a
A[8] => mux2:gen_mux:8:U.a
A[9] => mux2:gen_mux:9:U.a
A[10] => mux2:gen_mux:10:U.a
A[11] => mux2:gen_mux:11:U.a
A[12] => mux2:gen_mux:12:U.a
A[13] => mux2:gen_mux:13:U.a
A[14] => mux2:gen_mux:14:U.a
A[15] => mux2:gen_mux:15:U.a
A[16] => mux2:gen_mux:16:U.a
A[17] => mux2:gen_mux:17:U.a
A[18] => mux2:gen_mux:18:U.a
A[19] => mux2:gen_mux:19:U.a
A[20] => mux2:gen_mux:20:U.a
A[21] => mux2:gen_mux:21:U.a
A[22] => mux2:gen_mux:22:U.a
A[23] => mux2:gen_mux:23:U.a
A[24] => mux2:gen_mux:24:U.a
A[25] => mux2:gen_mux:25:U.a
A[26] => mux2:gen_mux:26:U.a
A[27] => mux2:gen_mux:27:U.a
A[28] => mux2:gen_mux:28:U.a
A[29] => mux2:gen_mux:29:U.a
A[30] => mux2:gen_mux:30:U.a
A[31] => mux2:gen_mux:31:U.a
B[0] => mux2:gen_mux:0:U.b
B[1] => mux2:gen_mux:1:U.b
B[2] => mux2:gen_mux:2:U.b
B[3] => mux2:gen_mux:3:U.b
B[4] => mux2:gen_mux:4:U.b
B[5] => mux2:gen_mux:5:U.b
B[6] => mux2:gen_mux:6:U.b
B[7] => mux2:gen_mux:7:U.b
B[8] => mux2:gen_mux:8:U.b
B[9] => mux2:gen_mux:9:U.b
B[10] => mux2:gen_mux:10:U.b
B[11] => mux2:gen_mux:11:U.b
B[12] => mux2:gen_mux:12:U.b
B[13] => mux2:gen_mux:13:U.b
B[14] => mux2:gen_mux:14:U.b
B[15] => mux2:gen_mux:15:U.b
B[16] => mux2:gen_mux:16:U.b
B[17] => mux2:gen_mux:17:U.b
B[18] => mux2:gen_mux:18:U.b
B[19] => mux2:gen_mux:19:U.b
B[20] => mux2:gen_mux:20:U.b
B[21] => mux2:gen_mux:21:U.b
B[22] => mux2:gen_mux:22:U.b
B[23] => mux2:gen_mux:23:U.b
B[24] => mux2:gen_mux:24:U.b
B[25] => mux2:gen_mux:25:U.b
B[26] => mux2:gen_mux:26:U.b
B[27] => mux2:gen_mux:27:U.b
B[28] => mux2:gen_mux:28:U.b
B[29] => mux2:gen_mux:29:U.b
B[30] => mux2:gen_mux:30:U.b
B[31] => mux2:gen_mux:31:U.b
sel => mux2:gen_mux:31:U.sel
sel => mux2:gen_mux:30:U.sel
sel => mux2:gen_mux:29:U.sel
sel => mux2:gen_mux:28:U.sel
sel => mux2:gen_mux:27:U.sel
sel => mux2:gen_mux:26:U.sel
sel => mux2:gen_mux:25:U.sel
sel => mux2:gen_mux:24:U.sel
sel => mux2:gen_mux:23:U.sel
sel => mux2:gen_mux:22:U.sel
sel => mux2:gen_mux:21:U.sel
sel => mux2:gen_mux:20:U.sel
sel => mux2:gen_mux:19:U.sel
sel => mux2:gen_mux:18:U.sel
sel => mux2:gen_mux:17:U.sel
sel => mux2:gen_mux:16:U.sel
sel => mux2:gen_mux:15:U.sel
sel => mux2:gen_mux:14:U.sel
sel => mux2:gen_mux:13:U.sel
sel => mux2:gen_mux:12:U.sel
sel => mux2:gen_mux:11:U.sel
sel => mux2:gen_mux:10:U.sel
sel => mux2:gen_mux:9:U.sel
sel => mux2:gen_mux:8:U.sel
sel => mux2:gen_mux:7:U.sel
sel => mux2:gen_mux:6:U.sel
sel => mux2:gen_mux:5:U.sel
sel => mux2:gen_mux:4:U.sel
sel => mux2:gen_mux:3:U.sel
sel => mux2:gen_mux:2:U.sel
sel => mux2:gen_mux:1:U.sel
sel => mux2:gen_mux:0:U.sel
result[0] <= mux2:gen_mux:0:U.y
result[1] <= mux2:gen_mux:1:U.y
result[2] <= mux2:gen_mux:2:U.y
result[3] <= mux2:gen_mux:3:U.y
result[4] <= mux2:gen_mux:4:U.y
result[5] <= mux2:gen_mux:5:U.y
result[6] <= mux2:gen_mux:6:U.y
result[7] <= mux2:gen_mux:7:U.y
result[8] <= mux2:gen_mux:8:U.y
result[9] <= mux2:gen_mux:9:U.y
result[10] <= mux2:gen_mux:10:U.y
result[11] <= mux2:gen_mux:11:U.y
result[12] <= mux2:gen_mux:12:U.y
result[13] <= mux2:gen_mux:13:U.y
result[14] <= mux2:gen_mux:14:U.y
result[15] <= mux2:gen_mux:15:U.y
result[16] <= mux2:gen_mux:16:U.y
result[17] <= mux2:gen_mux:17:U.y
result[18] <= mux2:gen_mux:18:U.y
result[19] <= mux2:gen_mux:19:U.y
result[20] <= mux2:gen_mux:20:U.y
result[21] <= mux2:gen_mux:21:U.y
result[22] <= mux2:gen_mux:22:U.y
result[23] <= mux2:gen_mux:23:U.y
result[24] <= mux2:gen_mux:24:U.y
result[25] <= mux2:gen_mux:25:U.y
result[26] <= mux2:gen_mux:26:U.y
result[27] <= mux2:gen_mux:27:U.y
result[28] <= mux2:gen_mux:28:U.y
result[29] <= mux2:gen_mux:29:U.y
result[30] <= mux2:gen_mux:30:U.y
result[31] <= mux2:gen_mux:31:U.y


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:31:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:30:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:29:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:28:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:27:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:26:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:25:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:24:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:23:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:22:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:21:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:20:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:19:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:18:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:17:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:16:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:15:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:14:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:13:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:12:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:11:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:10:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:9:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:8:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:7:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:6:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:5:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:4:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:3:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:2:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:1:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:0:U
sel => y.IN0
sel => y.IN0
a => y.IN1
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|thirtyTwoBitALU:inst30|or32:zero_calc
in_vec[0] => or_level1[0].IN0
in_vec[1] => or_level1[0].IN1
in_vec[2] => or_level1[1].IN0
in_vec[3] => or_level1[1].IN1
in_vec[4] => or_level1[2].IN0
in_vec[5] => or_level1[2].IN1
in_vec[6] => or_level1[3].IN0
in_vec[7] => or_level1[3].IN1
in_vec[8] => or_level1[4].IN0
in_vec[9] => or_level1[4].IN1
in_vec[10] => or_level1[5].IN0
in_vec[11] => or_level1[5].IN1
in_vec[12] => or_level1[6].IN0
in_vec[13] => or_level1[6].IN1
in_vec[14] => or_level1[7].IN0
in_vec[15] => or_level1[7].IN1
in_vec[16] => or_level1[8].IN0
in_vec[17] => or_level1[8].IN1
in_vec[18] => or_level1[9].IN0
in_vec[19] => or_level1[9].IN1
in_vec[20] => or_level1[10].IN0
in_vec[21] => or_level1[10].IN1
in_vec[22] => or_level1[11].IN0
in_vec[23] => or_level1[11].IN1
in_vec[24] => or_level1[12].IN0
in_vec[25] => or_level1[12].IN1
in_vec[26] => or_level1[13].IN0
in_vec[27] => or_level1[13].IN1
in_vec[28] => or_level1[14].IN0
in_vec[29] => or_level1[14].IN1
in_vec[30] => or_level1[15].IN0
in_vec[31] => or_level1[15].IN1
out_or <= out_or.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|shift_left_2:inst28
din[0] => dout[2].DATAIN
din[1] => dout[3].DATAIN
din[2] => dout[4].DATAIN
din[3] => dout[5].DATAIN
din[4] => dout[6].DATAIN
din[5] => dout[7].DATAIN
din[6] => dout[8].DATAIN
din[7] => dout[9].DATAIN
din[8] => dout[10].DATAIN
din[9] => dout[11].DATAIN
din[10] => dout[12].DATAIN
din[11] => dout[13].DATAIN
din[12] => dout[14].DATAIN
din[13] => dout[15].DATAIN
din[14] => dout[16].DATAIN
din[15] => dout[17].DATAIN
din[16] => dout[18].DATAIN
din[17] => dout[19].DATAIN
din[18] => dout[20].DATAIN
din[19] => dout[21].DATAIN
din[20] => dout[22].DATAIN
din[21] => dout[23].DATAIN
din[22] => dout[24].DATAIN
din[23] => dout[25].DATAIN
din[24] => dout[26].DATAIN
din[25] => dout[27].DATAIN
din[26] => dout[28].DATAIN
din[27] => dout[29].DATAIN
din[28] => dout[30].DATAIN
din[29] => dout[31].DATAIN
din[30] => ~NO_FANOUT~
din[31] => ~NO_FANOUT~
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= din[22].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= din[23].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= din[24].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= din[25].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= din[26].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= din[27].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= din[28].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= din[29].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|lpm_constant3:inst29
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]


|Lab2|lpm_constant3:inst29|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>


|Lab2|lpm_constant2:inst184
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]
result[16] <= lpm_constant:LPM_CONSTANT_component.result[16]
result[17] <= lpm_constant:LPM_CONSTANT_component.result[17]
result[18] <= lpm_constant:LPM_CONSTANT_component.result[18]
result[19] <= lpm_constant:LPM_CONSTANT_component.result[19]
result[20] <= lpm_constant:LPM_CONSTANT_component.result[20]
result[21] <= lpm_constant:LPM_CONSTANT_component.result[21]
result[22] <= lpm_constant:LPM_CONSTANT_component.result[22]
result[23] <= lpm_constant:LPM_CONSTANT_component.result[23]


|Lab2|lpm_constant2:inst184|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>


|Lab2|shift_left_2_26_to_28:inst2
din[0] => dout[2].DATAIN
din[1] => dout[3].DATAIN
din[2] => dout[4].DATAIN
din[3] => dout[5].DATAIN
din[4] => dout[6].DATAIN
din[5] => dout[7].DATAIN
din[6] => dout[8].DATAIN
din[7] => dout[9].DATAIN
din[8] => dout[10].DATAIN
din[9] => dout[11].DATAIN
din[10] => dout[12].DATAIN
din[11] => dout[13].DATAIN
din[12] => dout[14].DATAIN
din[13] => dout[15].DATAIN
din[14] => dout[16].DATAIN
din[15] => dout[17].DATAIN
din[16] => dout[18].DATAIN
din[17] => dout[19].DATAIN
din[18] => dout[20].DATAIN
din[19] => dout[21].DATAIN
din[20] => dout[22].DATAIN
din[21] => dout[23].DATAIN
din[22] => dout[24].DATAIN
din[23] => dout[25].DATAIN
din[24] => dout[26].DATAIN
din[25] => dout[27].DATAIN
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= din[22].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= din[23].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= din[24].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= din[25].DB_MAX_OUTPUT_PORT_TYPE


