
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Mon Oct  6 12:33:44 2025
Host:		ee-mill1 (x86_64 w/Linux 3.10.0-1160.81.1.0.1.el7.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz 30720KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (773 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_verilog OUTPUTS/lfsr4_synth.v
<CMD> set init_top_cell lfsr4
<CMD> set init_lef_file {  /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/lef/tcbn65lpbwp7t_9lmT2.lef  /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tphn65lpnv2od3_sl_200b/mt_2/9lm/lef/tphn65lpnv2od3_sl_9lm.lef  /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tpbn65v_200b/wb/9m/9M_6X2Z/lef/tpbn65v_9lm.lef  }
<CMD> set init_mmmc_file SRC/mmmc_timing.tcl
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> init_design
#% Begin Load MMMC data ... (date=10/06 12:35:44, mem=437.9M)
#% End Load MMMC data ... (date=10/06 12:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=438.0M, current mem=438.0M)
tsmc65_rc_corner_typ

Loading LEF file /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/lef/tcbn65lpbwp7t_9lmT2.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tphn65lpnv2od3_sl_200b/mt_2/9lm/lef/tphn65lpnv2od3_sl_9lm.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tphn65lpnv2od3_sl_200b/mt_2/9lm/lef/tphn65lpnv2od3_sl_9lm.lef at line 20669.

Loading LEF file /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tpbn65v_200b/wb/9m/9M_6X2Z/lef/tpbn65v_9lm.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tpbn65v_200b/wb/9m/9M_6X2Z/lef/tpbn65v_9lm.lef at line 575.
**WARN: (IMPLF-200):	Pin 'AVSS' in macro 'PVSS3AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AVSS' in macro 'PVSS3A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPST' in macro 'PVSS2CDG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'VSS' in macro 'PVSS2AC' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'PVSS2AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'VSS' in macro 'PVSS2A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'PVSS2A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AIO' in macro 'PDB3AC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AIO' in macro 'PDB3A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSESD' in macro 'PCLAMPAC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSESD' in macro 'PCLAMPA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSESD' in macro 'PCLAMP2ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSESD' in macro 'PCLAMP1ANA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNABWP7T' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Oct  6 12:35:45 2025
viaInitial ends at Mon Oct  6 12:35:45 2025
Loading view definition file from SRC/mmmc_timing.tcl
Reading libs_typ timing library '/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D2BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D0BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D1BWP7T' is not defined in the library. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'DCAPBWP7T'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8BWP7T'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64BWP7T'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4BWP7T'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32BWP7T'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16BWP7T'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNABWP7T'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib)
Read 565 cells in library 'tcbn65lpbwp7twc' 
Reading libs_typ timing library '/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3CDG'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3AC'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3A'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2CDG'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2ANA'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2AC'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2A'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1CDG'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1ANA'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD3AC'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD3A'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2CDG'. The cell will only be used for analysis. (File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 60 cells in library 'tphn65lpnv2od3_sltc' 
Reading libs_typ timing library '/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc1.lib' ...
Read 60 cells in library 'tphn65lpnv2od3_sltc1' 
Reading libs_typ timing library '/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc2.lib' ...
Read 60 cells in library 'tphn65lpnv2od3_sltc2' 
Reading libs_typ timing library '/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc3.lib' ...
Read 60 cells in library 'tphn65lpnv2od3_sltc3' 
Reading libs_typ timing library '/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn65lpnv2od3_sl_200b/tphn65lpnv2od3_sltc4.lib' ...
Read 60 cells in library 'tphn65lpnv2od3_sltc4' 
*** End library_loading (cpu=0.03min, real=0.02min, mem=33.0M, fe_cpu=0.41min, fe_real=2.03min, fe_mem=613.8M) ***
#% Begin Load netlist data ... (date=10/06 12:35:46, mem=465.1M)
*** Begin netlist parsing (mem=613.8M) ***
Pin 'VSS' of cell 'PVSS3CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'PVSS1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 625 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'OUTPUTS/lfsr4_synth.v'

*** Memory Usage v#1 (Current mem = 613.828M, initial mem = 251.484M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=613.8M) ***
#% End Load netlist data ... (date=10/06 12:35:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=476.6M, current mem=476.6M)
Set top cell to lfsr4.
**WARN: (IMPTS-282):	Cell 'PCLAMPAC' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMP1ANA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMPAC' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMP1ANA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMPAC' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMP1ANA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMPAC' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMP1ANA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMPAC' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'PCLAMP1ANA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
Hooked 865 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lfsr4 ...
*** Netlist is unique.
** info: there are 681 modules.
** info: there are 6 stdCell insts.

*** Memory Usage v#1 (Current mem = 659.254M, initial mem = 251.484M) ***
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'dcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcoreExt7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/techfiles/captable/cln65lp_1p09m+alrdl_top2_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: functional_typ
    RC-Corner Name        : tsmc65_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/techfiles/captable/cln65lp_1p09m+alrdl_top2_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'OUTPUTS/lfsr4_synth.sdc' ...
Current (total cpu=0:00:25.1, real=0:02:03, peak res=638.0M, current mem=634.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File OUTPUTS/lfsr4_synth.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File OUTPUTS/lfsr4_synth.sdc, Line 10).

lfsr4
INFO (CTE): Reading of timing constraints file OUTPUTS/lfsr4_synth.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=649.7M, current mem=649.7M)
Current (total cpu=0:00:25.1, real=0:02:03, peak res=649.7M, current mem=649.7M)
Total number of combinational cells: 394
Total number of sequential cells: 164
Total number of tristate cells: 7
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD0BWP7T BUFFD10BWP7T BUFFD12BWP7T BUFFD1BWP7T BUFFD2BWP7T BUFFD1P5BWP7T BUFFD2P5BWP7T CKBD0BWP7T BUFFD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T CKBD10BWP7T CKBD12BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T DEL005BWP7T
Total number of usable buffers: 22
List of unusable buffers: GBUFFD1BWP7T GBUFFD3BWP7T GBUFFD2BWP7T GBUFFD8BWP7T
Total number of unusable buffers: 4
List of usable inverters: CKND0BWP7T CKND10BWP7T CKND12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T INVD0BWP7T INVD10BWP7T INVD12BWP7T INVD1BWP7T INVD2BWP7T INVD1P5BWP7T INVD3BWP7T INVD2P5BWP7T INVD4BWP7T INVD5BWP7T INVD6BWP7T INVD8BWP7T
Total number of usable inverters: 21
List of unusable inverters: GINVD2BWP7T GINVD1BWP7T GINVD3BWP7T GINVD8BWP7T
Total number of unusable inverters: 4
List of identified usable delay cells: DEL015BWP7T DEL01BWP7T DEL02BWP7T DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           15  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           5  The techSite '%s' has no related standar...
WARNING   IMPTS-282           10  Cell '%s' is not a level shifter cell bu...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 74 warning(s), 0 error(s)

<CMD> floorPlan -r 0.1 0.6 5 5 5 5
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD -all -override
<CMD> globalNetConnect VDD -type tiehi -pin VDD -all -override
<CMD> globalNetConnect VSS -type tielo -pin VSS -all -override
<CMD> addRing -width 1 -spacing 0.5 -offset 0.5 -layer {top M1 bottom M1 left M2 right M2} -center 1 -nets {VSS VDD}
#% Begin addRing (date=10/06 12:35:47, mem=673.5M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=10/06 12:35:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.3M, current mem=675.3M)
<CMD> sroute -nets {VSS VDD} -allowJogging true -allowLayerChange true -blockPin useLef -connect {blockPin padPin padRing corePin floatingStripe}
#% Begin sroute (date=10/06 12:35:47, mem=675.3M)
*** Begin SPECIAL ROUTE on Mon Oct  6 12:35:47 2025 ***
SPECIAL ROUTE ran on directory: /home/rg1322/VLSI/VLSI_Lab_1
SPECIAL ROUTE ran on machine: ee-mill1 (Linux 3.10.0-1160.81.1.0.1.el7.x86_64 Xeon 3.14Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1706.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 591 macros, 6 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 logical pins
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 8 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 4
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 2
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1720.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 6 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        6       |       NA       |
|  VIA1  |        4       |        0       |
+--------+----------------+----------------+
#% End sroute (date=10/06 12:35:48, total cpu=0:00:00.2, real=0:00:01.0, peak res=698.2M, current mem=698.2M)
<CMD> addWellTap -cell TAPCELLBWP7T -prefix welltap -cellInterval 60 -checkerBoard
skipRow option will be disabled when checkerBoard is set
Estimated cell power/ground rail width = 0.240 um
For 2 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 2 well-taps <TAPCELLBWP7T> cells (prefix welltap).
<CMD> timeDesign -prePlace -expandedViews -outDir ./REPORTS/prePlace -prefix prePlace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
AAE DB initialization (MEM=882.312 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=882.312)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 8
End delay calculation. (MEM=976.746 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=965.207 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:26.0 mem=965.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.384  |  0.384  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+
|functional_typ      |  0.384  |  0.384  |  0.871  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |    8    |    4    |    4    |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./REPORTS/prePlace
Total CPU time: 0.52 sec
Total Real time: 0.0 sec
Total Memory Usage: 902.132812 Mbytes
<CMD> setPlaceMode -place_global_place_io_pins true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_place_io_pins true
**INFO: user set opt options
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 2 physical insts as they were marked preplaced.
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8 (2 fixed + 6 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=8 #term=27 #term/net=3.38, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 0.0230 (mm), area = 0.0000 (mm^2)
Average module density = 0.660.
Density for the design = 0.660.
       = stdcell_area 109 sites (31 um^2) / alloc_area 165 sites (46 um^2).
Pin Density = 0.07418.
            = total # of pins 27 / total area 364.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 898.1M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 898.1M
Iteration  3: Total net bbox = 1.818e+01 (1.72e+01 9.28e-01)
              Est.  stn bbox = 1.877e+01 (1.78e+01 9.63e-01)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 996.2M
Iteration  4: Total net bbox = 9.278e+01 (9.26e+01 1.70e-01)
              Est.  stn bbox = 9.647e+01 (9.63e+01 1.78e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 996.2M
Iteration  5: Total net bbox = 9.278e+01 (9.26e+01 1.70e-01)
              Est.  stn bbox = 9.647e+01 (9.63e+01 1.78e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 996.2M
Iteration  6: Total net bbox = 1.259e+02 (9.14e+01 3.45e+01)
              Est.  stn bbox = 1.323e+02 (9.69e+01 3.54e+01)
              cpu = 0:00:01.4 real = 0:00:03.0 mem = 996.2M
Finished Global Placement (cpu=0:00:01.4, real=0:00:03.0, mem=996.2M)
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=996.2M)
SKP cleared!
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:27.6 mem=996.2M) ***
Total net bbox length = 1.311e+02 (9.663e+01 3.451e+01) (ext = 5.050e+01)
Move report: Detail placement moves 5 insts, mean move: 0.67 um, max move: 2.42 um
	Max move on inst (sreg_reg[4]): (30.56, 4.94) --> (28.20, 5.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 996.2MB
Summary Report:
Instances move: 5 (out of 6 movable)
Instances flipped: 1
Mean displacement: 0.67 um
Max displacement: 2.42 um (Instance: sreg_reg[4]) (30.56, 4.943) -> (28.2, 5)
	Length: 24 sites, height: 1 rows, site name: core7T, cell type: DFCNQD1BWP7T
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.125e+02 (7.672e+01 3.580e+01) (ext = 4.650e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 996.2MB
*** Finished refinePlace (0:00:27.6 mem=996.2M) ***
*** Finished Initial Placement (cpu=0:00:01.5, real=0:00:03.0, mem=996.2M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.120000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 964.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 3.760000e+01um, number of vias: 28
[NR-eGR]     M3  (3H) length: 7.580000e+01um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.134000e+02um, number of vias: 49
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.890000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 964.9M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 964.9M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 769.4M, totSessionCpu=0:00:30 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 972.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.120000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 3.760000e+01um, number of vias: 28
[NR-eGR]     M3  (3H) length: 7.580000e+01um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.134000e+02um, number of vias: 49
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.890000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 972.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 972.875M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=976.641)
Total number of fetched objects 8
End delay calculation. (MEM=1056.47 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1056.47 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:30.8 mem=1056.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.331  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 809.3M, totSessionCpu=0:00:31 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1010.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1010.8M) ***
The useful skew maximum allowed delay is: 0.2
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 19 candidate Buffer cells
*info: There are 20 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Active setup views:
 functional_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------+---------+-----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|    End Point    |
+--------+--------+----------+------------+--------+--------------+---------+-----------------+
|   0.000|   0.000|    61.93%|   0:00:00.0| 1119.7M|functional_typ|       NA| NA              |
+--------+--------+----------+------------+--------+--------------+---------+-----------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1119.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1119.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.120000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1078.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  4: Total net bbox = 1.108e+02 (7.66e+01 3.42e+01)
              Est.  stn bbox = 1.161e+02 (8.11e+01 3.51e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1130.2M
Iteration  5: Total net bbox = 1.297e+02 (9.55e+01 3.42e+01)
              Est.  stn bbox = 1.363e+02 (1.01e+02 3.51e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1130.2M
Iteration  6: Total net bbox = 1.233e+02 (8.80e+01 3.53e+01)
              Est.  stn bbox = 1.288e+02 (9.27e+01 3.61e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1130.2M
Iteration  7: Total net bbox = 1.251e+02 (9.08e+01 3.44e+01)
              Est.  stn bbox = 1.307e+02 (9.55e+01 3.52e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1130.2M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1130.2M)
SKP cleared!

*** Starting refinePlace (0:00:37.9 mem=1114.2M) ***
Total net bbox length = 1.244e+02 (8.856e+01 3.583e+01) (ext = 4.568e+01)
Move report: Detail placement moves 6 insts, mean move: 0.05 um, max move: 0.09 um
	Max move on inst (sreg_reg[2]): (7.32, 4.99) --> (7.40, 5.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1114.2MB
Summary Report:
Instances move: 6 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.05 um
Max displacement: 0.09 um (Instance: sreg_reg[2]) (7.3185, 4.989) -> (7.4, 5)
	Length: 24 sites, height: 1 rows, site name: core7T, cell type: DFCNQD1BWP7T
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1114.2MB
*** Finished refinePlace (0:00:37.9 mem=1114.2M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.148000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1114.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 3.780000e+01um, number of vias: 31
[NR-eGR]     M3  (3H) length: 7.820000e+01um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.160000e+02um, number of vias: 52
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.890000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1109.3M

*** Finished incrementalPlace (cpu=0:00:04.0, real=0:00:04.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1109.3M)
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1109.305M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 850.2M, totSessionCpu=0:00:38 **
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1112.57)
Total number of fetched objects 8
End delay calculation. (MEM=1177.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1177.41 CPU=0:00:00.1 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.93%|        -|   0.000|   0.000|   0:00:00.0| 1212.5M|
|    61.93%|        0|   0.000|   0.000|   0:00:00.0| 1212.5M|
|    61.93%|        0|   0.000|   0.000|   0:00:00.0| 1212.5M|
|    61.93%|        0|   0.000|   0.000|   0:00:00.0| 1212.5M|
|    61.93%|        0|   0.000|   0.000|   0:00:00.0| 1212.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.93
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:39.2 mem=1212.5M) ***
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1212.5MB
Summary Report:
Instances move: 0 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1212.5MB
*** Finished refinePlace (0:00:39.2 mem=1212.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1212.5M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1212.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1139.25M, totSessionCpu=0:00:39).

Active setup views:
 functional_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1121.852M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.148000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1121.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1119.85)
Total number of fetched objects 8
End delay calculation. (MEM=1183.68 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1183.68 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:39.6 mem=1183.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 884.8M, totSessionCpu=0:00:40 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.329  |  0.329  |  0.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 889.8M, totSessionCpu=0:00:40 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:14, real = 0:00:16, mem = 1060.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> setTieHiLoMode -maxFanout 10 -maxDistance 50
<CMD> addTieHiLo -cell {TIEHBWP7T TIELBWP7T}
Options: Max Distance = 50.000 microns, Max Fan-out = 10.
INFO: Total Number of Tie Cells (TIEHBWP7T) placed: 0  
INFO: Total Number of Tie Cells (TIELBWP7T) placed: 0  
<CMD> timeDesign -preCTS -outDir REPORTS/preCTS -prefix preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1060.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.329  |  0.329  |  0.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir REPORTS/preCTS
Total CPU time: 0.07 sec
Total Real time: 0.0 sec
Total Memory Usage: 1060.773438 Mbytes
<CMD> set_ccopt_property buffer_cells {CKBD0BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T CKBD10BWP7T CKBD12BWP7T}
<CMD> set_ccopt_property inverter_cells {CKND0BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T}
<CMD> set_ccopt_property target_max_trans 130ps
<CMD> set_ccopt_property target_skew 200ps
<CMD> set_ccopt_property max_fanout 20
<CMD> setOptMode -usefulSkew true
setAnalysisMode -usefulSkew already set.
<CMD> setOptMode -usefulSkewCCOpt extreme
<CMD> create_ccopt_clock_tree_spec -file REPORTS/ctsspec.tcl
Creating clock tree spec for modes (timing configs): CONSTRAINTS
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: REPORTS/ctsspec.tcl
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 4 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner corner_typ -early -clock_tree clk 0.050
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner corner_typ -late -clock_tree clk 0.050
<CMD> set_ccopt_property clock_period -pin clk 1
<CMD> create_ccopt_skew_group -name clk/CONSTRAINTS -sources clk -auto_sinks
The skew group clk/CONSTRAINTS was created. It contains 4 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/CONSTRAINTS true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/CONSTRAINTS clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CONSTRAINTS CONSTRAINTS
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/CONSTRAINTS {corner_typ corner_typ}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -check_prerequisites
#% Begin ccopt_design (date=10/06 12:36:05, mem=804.3M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort extreme.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1050.6M, init mem=1050.6M)
*info: Placed = 8              (Fixed = 2)
*info: Unplaced = 0           
Placement Density:61.93%(31/49)
Placement Density (including fixed std cells):63.19%(32/51)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1050.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cluster_when_starting_skewing: 1 (default: false)
inverter_cells is set for at least one key
mini_not_full_band_size_factor: 0 (default: 100)
preferred_extra_space is set for at least one key
r2r_iterations: 5 (default: 1)
route_type is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
  Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
  Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 50.960um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner corner_typ:setup, late and power domain auto-default:
  Slew time target (leaf):    0.130ns
  Slew time target (trunk):   0.130ns
  Slew time target (top):     0.130ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.101ns
  Buffer max distance: 394.188um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=394.188um, saturatedSlew=0.112ns, speed=2674.274um per ns, cellArea=16.337um^2 per 1000um}
  Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=349.725um, saturatedSlew=0.112ns, speed=3169.235um per ns, cellArea=12.810um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=222.482um, saturatedSlew=0.117ns, speed=961.461um per ns, cellArea=37.756um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CONSTRAINTS:
  Sources:                     pin clk
  Total number of sinks:       4
  Delay constrained sinks:     4
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_typ:setup.late:
  Skew target:                 0.200ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/CONSTRAINTS with 4 clock sinks.

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.018    0.027    false
M2-M3    VIA23_1cut      1.500    0.013    0.020    false
M3-M4    VIA34_1cut      1.500    0.013    0.020    false
M4-M5    VIA45_1cut      1.500    0.013    0.020    false
M5-M6    VIA56_1cut      1.500    0.013    0.020    false
M6-M7    VIA67_1cut      1.500    0.013    0.019    false
M7-M8    VIA78_1cut      0.220    0.065    0.014    false
M8-M9    VIA89_1cut      0.220    0.055    0.012    false
M9-AP    VIA9AP_1cut     0.041    1.765    0.072    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:01.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:01.3)
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
*** Message Summary: 3 warning(s), 0 error(s)

#% End ccopt_design (date=10/06 12:36:06, total cpu=0:00:01.4, real=0:00:01.0, peak res=811.7M, current mem=811.7M)
<CMD> ccopt_design
#% Begin ccopt_design (date=10/06 12:36:06, mem=811.7M)
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort extreme.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1088.8M, init mem=1088.8M)
*info: Placed = 8              (Fixed = 2)
*info: Unplaced = 0           
Placement Density:61.93%(31/49)
Placement Density (including fixed std cells):63.19%(32/51)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1088.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cluster_when_starting_skewing: 1 (default: false)
inverter_cells is set for at least one key
mini_not_full_band_size_factor: 0 (default: 100)
preferred_extra_space is set for at least one key
r2r_iterations: 5 (default: 1)
route_type is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
  Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
  Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 50.960um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner corner_typ:setup, late and power domain auto-default:
  Slew time target (leaf):    0.130ns
  Slew time target (trunk):   0.130ns
  Slew time target (top):     0.130ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.101ns
  Buffer max distance: 394.188um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=394.188um, saturatedSlew=0.112ns, speed=2674.274um per ns, cellArea=16.337um^2 per 1000um}
  Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=349.725um, saturatedSlew=0.112ns, speed=3169.235um per ns, cellArea=12.810um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=222.482um, saturatedSlew=0.117ns, speed=961.461um per ns, cellArea=37.756um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CONSTRAINTS:
  Sources:                     pin clk
  Total number of sinks:       4
  Delay constrained sinks:     4
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_typ:setup.late:
  Skew target:                 0.200ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/CONSTRAINTS with 4 clock sinks.

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.018    0.027    false
M2-M3    VIA23_1cut      1.500    0.013    0.020    false
M3-M4    VIA34_1cut      1.500    0.013    0.020    false
M4-M5    VIA45_1cut      1.500    0.013    0.020    false
M5-M6    VIA56_1cut      1.500    0.013    0.020    false
M6-M7    VIA67_1cut      1.500    0.013    0.019    false
M7-M8    VIA78_1cut      0.220    0.065    0.014    false
M8-M9    VIA89_1cut      0.220    0.055    0.012    false
M9-AP    VIA9AP_1cut     0.041    1.765    0.072    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:01.2 real=0:00:01.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.2 real=0:00:01.2)
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_cppr_branch_pin_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Running CCOpt...
External - optDesign -ccopt...
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 817.2M, totSessionCpu=0:00:44 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1053.2M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1051.16)
Total number of fetched objects 8
End delay calculation. (MEM=1114.99 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1114.99 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:43.7 mem=1115.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.329  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 825.4M, totSessionCpu=0:00:44 **
** INFO : this run is activating 'allEndPoints' option
** INFO : the automation is 'placeOptPostCts'
CCOptHook: Starting clustering and global balancing
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cluster_when_starting_skewing: 1 (default: false)
keep_test_enables_connected_throughout_icts: true (default: false)
manage_local_overskew: true (default: false)
reduce_clock_tree_power_after_constraint_analysis: true (default: false)
skip_reclustering_to_reduce_power: true (default: false)
skip_reducing_total_underdelay: false (default: true)
inverter_cells is set for at least one key
mini_not_full_band_size_factor: 0 (default: 100)
preferred_extra_space is set for at least one key
r2r_iterations: 5 (default: 1)
route_type is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
try_harder_to_minimize_skew is set for at least one key
useful_skew_implement_move_sinks_up_into_windows: false (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  try_harder_to_minimize_skew: 2 (default: 3)
For power domain auto-default:
  Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
  Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
  Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 50.960um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner corner_typ:setup, late and power domain auto-default:
  Slew time target (leaf):    0.130ns
  Slew time target (trunk):   0.130ns
  Slew time target (top):     0.130ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.101ns
  Buffer max distance: 394.188um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=394.188um, saturatedSlew=0.112ns, speed=2674.274um per ns, cellArea=16.337um^2 per 1000um}
  Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=349.725um, saturatedSlew=0.112ns, speed=3169.235um per ns, cellArea=12.810um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=222.482um, saturatedSlew=0.117ns, speed=961.461um per ns, cellArea=37.756um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CONSTRAINTS:
  Sources:                     pin clk
  Total number of sinks:       4
  Delay constrained sinks:     4
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_typ:setup.late:
  Skew target:                 0.200ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/CONSTRAINTS with 4 clock sinks.

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.018    0.027    false
M2-M3    VIA23_1cut      1.500    0.013    0.020    false
M3-M4    VIA34_1cut      1.500    0.013    0.020    false
M4-M5    VIA45_1cut      1.500    0.013    0.020    false
M5-M6    VIA56_1cut      1.500    0.013    0.020    false
M6-M7    VIA67_1cut      1.500    0.013    0.019    false
M7-M8    VIA78_1cut      0.220    0.065    0.014    false
M8-M9    VIA89_1cut      0.220    0.055    0.012    false
M9-AP    VIA9AP_1cut     0.041    1.765    0.072    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
CCOpt configuration status: all checks passed.
Using cell based legalization.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Validating CTS configuration...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Using cell based legalization.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/CONSTRAINTS with 4 clock sinks.
No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Clock tree timing engine global stage delay update for corner_typ:setup.late...
Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Using cell based legalization.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:00:45.2 mem=1083.3M) ***
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1083.3MB
Summary Report:
Instances move: 0 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1083.3MB
*** Finished refinePlace (0:00:45.2 mem=1083.3M) ***
    Moved 0, flipped 0 and cell swapped 0 of 4 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for corner_typ:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Primary reporting skew group after 'Clustering':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1043.129M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for corner_typ:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Primary reporting skew group After congestion update:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation...
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Routing...
  Routing unrouted datapath nets connected to clock instances...
    Routed 0 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1046.184M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for corner_typ:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Primary reporting skew group after routing clock trees:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  CCOpt::Phase::Routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf       18.900
  Total      18.900
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.002    0.002    0.005
  Total    0.002    0.002    0.005
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    4      0.002     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.130       1       0.004       0.000      0.004    0.004    {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_typ:setup.late    clk/CONSTRAINTS    0.000     0.000     0.000       0.200         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_typ:setup.late    clk/CONSTRAINTS    0.000     0.000     0.000       0.200         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Validating CTS configuration...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/CONSTRAINTS with 4 clock sinks.
No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Leaving CCOpt scope - trialRoute...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=8  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.660000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 2.940050e+01um, number of vias: 30
[NR-eGR]     M3  (3H) length: 5.190050e+01um, number of vias: 10
[NR-eGR]     M4  (4V) length: 6.599500e+00um, number of vias: 8
[NR-eGR]     M5  (5H) length: 2.629950e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.142000e+02um, number of vias: 69
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1094.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Leaving CCOpt scope - trialRoute done. (took cpu=0:00:02.0 real=0:00:02.0)
Clock tree timing engine global stage delay update for corner_typ:setup.late...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 14 variables and 25 constraints; tolerance 1
Using cell based legalization.
Best achievable insertion delay respecting ccopt_initial skew groups is 0.000ns, targetting a maximum insertion delay of 0.000ns
Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 13 variables and 23 constraints; tolerance 1
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1088.824M)
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1090.83)
Total number of fetched objects 8
End delay calculation. (MEM=1154.66 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1154.66 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: clk, View: functional_typ, Ideal Latency: 0, Propagated Latency: 0.0002
	 Executing: set_clock_latency -source -early -max -rise -0.0002 [get_pins clk]
	Clock: clk, View: functional_typ, Ideal Latency: 0, Propagated Latency: 0.0002
	 Executing: set_clock_latency -source -late -max -rise -0.0002 [get_pins clk]
	Clock: clk, View: functional_typ, Ideal Latency: 0, Propagated Latency: 0.000199974
	 Executing: set_clock_latency -source -early -max -fall -0.000199974 [get_pins clk]
	Clock: clk, View: functional_typ, Ideal Latency: 0, Propagated Latency: 0.000199974
	 Executing: set_clock_latency -source -late -max -fall -0.000199974 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns

Skew group insertion delays
===========================

-------------------------------------------------------------------------------------
Timing Corner            Skew Group         Min ID    Max ID    Avg ID    Std.Dev. ID
                                            (ns)      (ns)      (ns)      (ns)
-------------------------------------------------------------------------------------
corner_typ:setup.late    clk/CONSTRAINTS    0.000     0.000     0.000        0.000
-------------------------------------------------------------------------------------

CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:06.0
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1045.14)
Total number of fetched objects 8
End delay calculation. (MEM=1108.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1108.96 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:48.0 mem=1109.0M)

------------------------------------------------------------
     Summary (cpu=0.07min real=0.08min mem=1047.1M)                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.330  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 829.7M, totSessionCpu=0:00:48 **
*** Starting optimizing excluded clock nets MEM= 1061.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1061.3M) ***
*** Starting optimizing excluded clock nets MEM= 1061.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1061.3M) ***
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------+---------+-----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|    End Point    |
+--------+--------+----------+------------+--------+--------------+---------+-----------------+
|   0.000|   0.000|    61.93%|   0:00:00.0| 1245.0M|functional_typ|       NA| NA              |
+--------+--------+----------+------------+--------+--------------+---------+-----------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1245.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1245.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD1P5BWP7T DEL005BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T BUFFD8BWP7T CKBD10BWP7T BUFFD10BWP7T BUFFD12BWP7T CKBD12BWP7T 
Number of usable buffer cells above: 19
Reclaim Optimization WNS Slack 0.082  TNS Slack 0.000 Density 61.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.93%|        -|   0.082|   0.000|   0:00:00.0| 1172.9M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1192.0M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1192.0M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1192.0M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1192.0M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1192.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.082  TNS Slack 0.000 Density 61.93
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:00:50.5 mem=1192.0M) ***
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Density distribution unevenness ratio = 19.407%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1192.0MB
Summary Report:
Instances move: 0 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1192.0MB
*** Finished refinePlace (0:00:50.5 mem=1192.0M) ***
Ripped up 0 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1137.79M, totSessionCpu=0:00:50).
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=8  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.660000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 2.940050e+01um, number of vias: 30
[NR-eGR]     M3  (3H) length: 5.190050e+01um, number of vias: 10
[NR-eGR]     M4  (4V) length: 6.599500e+00um, number of vias: 8
[NR-eGR]     M5  (5H) length: 2.629950e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.142000e+02um, number of vias: 69
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1121.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1121.652M)
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1119.65)
Total number of fetched objects 8
End delay calculation. (MEM=1183.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1183.48 CPU=0:00:00.1 REAL=0:00:00.0)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
CCOptHook: Starting main GigaOpt + CCOpt optimization
CCOptHook: Finished main GigaOpt + CCOpt optimization
CCOptHook: Starting implementation
Enabling path groups and categories...
Enabling path groups and categories done.
No fragment mode clusters, so recalculating windows now
Clock DAG stats before implementation:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
Clock DAG net violations before implementation: none
Clock DAG primary half-corner transition distribution before implementation:
  Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 4 {Worst: 0.000ns; Total: 0.001ns}}
CCOptDebug: Before implementation: reg2reg* WNS 0.330ns TNS 0.000ns; HEPG WNS 0.330ns TNS 0.000ns; all paths WNS 0.330ns TNS 0.000ns; Real time 0:00:10.0
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o sreg_reg[3]
| |     .../CP @+0.000ns constraint=(-0.000ns,+0.001ns) chosen=(-0.000ns,+0.001ns)
| |            location=(13.500,5.900) slew=(launch: 0.004ns, capture: 0.004ns)
| |   slack 0.330ns .../Q -> .../D (distance: 26.000um)
| |                 delays=(launch: 0.000ns, datapath: 0.650ns, capture: 0.000ns, adjust: 0.980ns)
| |                 launch/capture clock clk in analysis view functional_typ
| |                 path group reg2reg
| o sreg_reg[1]
| |     .../CP @+0.000ns constraint=(-0.000ns,+0.001ns) chosen=(-0.000ns,+0.001ns)
| |            location=(23.900,5.900) slew=(launch: 0.004ns, capture: 0.004ns)
| |   slack 0.609ns .../Q -> .../D (distance: 8.600um)
| |                 delays=(launch: 0.000ns, datapath: 0.371ns, capture: 0.000ns, adjust: 0.980ns)
| |                 launch/capture clock clk in analysis view functional_typ
| |                 path group reg2reg
| o sreg_reg[2]
| |     .../CP @+0.000ns constraint=(-0.000ns,+0.001ns) chosen=(-0.000ns,+0.001ns)
| |            location=(12.100,5.900) slew=(launch: 0.004ns, capture: 0.004ns)
| |   slack 0.557ns .../Q -> .../D (distance: 7.200um)
| |                 delays=(launch: 0.000ns, datapath: 0.423ns, capture: 0.000ns, adjust: 0.980ns)
| |                 launch/capture clock clk in analysis view functional_typ
| |                 path group reg2reg
`-o sreg_reg[3]
  |     .../CP @+0.000ns constraint=(-0.000ns,+0.001ns) chosen=(-0.000ns,+0.001ns)
  |            location=(13.500,5.900) slew=(launch: 0.004ns, capture: 0.004ns)
  |   *WNS* 0.330ns .../Q -> .../D (distance: 26.000um)
  |                 delays=(launch: 0.000ns, datapath: 0.650ns, capture: 0.000ns, adjust: 0.980ns)
  |                 launch/capture clock clk in analysis view functional_typ
  |                 path group reg2reg
,-o sreg_reg[1]
| |     .../CP @+0.000ns constraint=(-0.000ns,+0.001ns) chosen=(-0.000ns,+0.001ns)
| |            location=(23.900,5.900) slew=(launch: 0.004ns, capture: 0.004ns)
| |   slack 0.609ns .../Q -> .../D (distance: 8.600um)
| |                 delays=(launch: 0.000ns, datapath: 0.371ns, capture: 0.000ns, adjust: 0.980ns)
| |                 launch/capture clock clk in analysis view functional_typ
| |                 path group reg2reg
| o sreg_reg[2]
| |     .../CP @+0.000ns constraint=(-0.000ns,+0.001ns) chosen=(-0.000ns,+0.001ns)
| |            location=(12.100,5.900) slew=(launch: 0.004ns, capture: 0.004ns)
| |   slack 0.557ns .../Q -> .../D (distance: 7.200um)
| |                 delays=(launch: 0.000ns, datapath: 0.423ns, capture: 0.000ns, adjust: 0.980ns)
| |                 launch/capture clock clk in analysis view functional_typ
| |                 path group reg2reg
| o sreg_reg[3]
| |     .../CP @+0.000ns constraint=(-0.000ns,+0.001ns) chosen=(-0.000ns,+0.001ns)
| |            location=(13.500,5.900) slew=(launch: 0.004ns, capture: 0.004ns)
| |   slack 0.330ns .../Q -> .../D (distance: 26.000um)
| |                 delays=(launch: 0.000ns, datapath: 0.650ns, capture: 0.000ns, adjust: 0.980ns)
| |                 launch/capture clock clk in analysis view functional_typ
| |                 path group reg2reg
`-o sreg_reg[1]

Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1113.63)
Total number of fetched objects 8
End delay calculation. (MEM=1177.46 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1177.46 CPU=0:00:00.1 REAL=0:00:00.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.1 real=0:00:00.1)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.

Useful skew: advancing
======================

Found 0 advances (0.000% of 4 clock tree sinks)

Useful skew: delaying
=====================

Found 0 delays (0.000% of 4 clock tree sinks)

All clock gates may be sized in the implementation step.
Implementing clock schedule...
  Preparing To Balance...
  Using cell based legalization.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for corner_typ:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before legalizing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
  Clock DAG net violations before legalizing clock trees: none
  Clock DAG primary half-corner transition distribution before legalizing clock trees:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
  Legalizing clock trees...
  
  Clock tree legalization - Histogram:
  ====================================
  
  --------------------------------
  Movement (um)    Number of cells
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Clock tree legalization - There are no Movements:
  =================================================
  
  ---------------------------------------------
  Movement (um)    Desired     Achieved    Node
                   location    location    
  ---------------------------------------------
    (empty table)
  ---------------------------------------------
  
  Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation...
  Stage::Balancing...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1111.621M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for corner_typ:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.002pF fall=0.002pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing total underdelay...
    Total underdelay before: (ns=0, nn=0, ts=0, tn=0)
    Moving gates: ...20% ...40% ...60% ...80% ...100% 
    Total underdelay after: (ns=0, nn=0, ts=0, tn=0)
    Clock DAG stats after 'Reducing total underdelay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Reducing total underdelay': none
    Clock DAG primary half-corner transition distribution after 'Reducing total underdelay':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing total underdelay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.005pF fall=0.005pF), of which (rise=0.002pF fall=0.002pF) is wire, and (rise=0.002pF fall=0.002pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:51.4 mem=1149.8M) ***
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1149.8MB
Summary Report:
Instances move: 0 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1149.8MB
*** Finished refinePlace (0:00:51.4 mem=1149.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 4 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:     9 (unrouted=2, trialRouted=7, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 72 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=72 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8  numIgnoredNets=7
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.820000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 2.940050e+01um, number of vias: 30
[NR-eGR]     M3  (3H) length: 5.190050e+01um, number of vias: 10
[NR-eGR]     M4  (4V) length: 6.599500e+00um, number of vias: 8
[NR-eGR]     M5  (5H) length: 2.629950e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.142000e+02um, number of vias: 69
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.890000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 4
[NR-eGR]     M2  (2V) length: 0.000000e+00um, number of vias: 5
[NR-eGR]     M3  (3H) length: 1.340000e+01um, number of vias: 2
[NR-eGR]     M4  (4V) length: 5.500000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.890000e+01um, number of vias: 11
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.890000e+01um, number of vias: 11
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1109.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:     9 (unrouted=2, trialRouted=7, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1109.613M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Detected clock skew data from CCOPT
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for corner_typ:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        No valid skewGroupMode. Not removing long paths
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=18.900um, total=18.900um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:51.6 mem=1149.8M) ***
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1149.8MB
Summary Report:
Instances move: 0 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1149.8MB
*** Finished refinePlace (0:00:51.6 mem=1149.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 4 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:     9 (unrouted=2, trialRouted=7, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 72 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=72 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8  numIgnoredNets=7
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.820000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 2.940050e+01um, number of vias: 30
[NR-eGR]     M3  (3H) length: 5.190050e+01um, number of vias: 10
[NR-eGR]     M4  (4V) length: 6.599500e+00um, number of vias: 8
[NR-eGR]     M5  (5H) length: 2.629950e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.142000e+02um, number of vias: 69
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.890000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 4
[NR-eGR]     M2  (2V) length: 0.000000e+00um, number of vias: 5
[NR-eGR]     M3  (3H) length: 1.340000e+01um, number of vias: 2
[NR-eGR]     M4  (4V) length: 5.500000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.890000e+01um, number of vias: 11
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.890000e+01um, number of vias: 11
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1109.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/.rgfjHMgCi
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=10/06 12:36:16, mem=878.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Oct  6 12:36:16 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon Oct  6 12:36:16 2025
#
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.09000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.09000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.10000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.10000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.00000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.00000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.080] has 1 net.
#Voltage range [0.000 - 1.080] has 8 nets.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.12 (MB), peak = 925.49 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Mon Oct  6 12:36:16 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.20 (MB)
#Total memory = 885.26 (MB)
#Peak memory = 925.49 (MB)
#
#
#Start global routing on Mon Oct  6 12:36:16 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Oct  6 12:36:16 2025
#
#Start routing resource analysis on Mon Oct  6 12:36:16 2025
#
#Routing resource analysis is done on Mon Oct  6 12:36:16 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H          29          28          60     0.00%
#  M2             V         207          25          60     0.00%
#  M3             H          57           0          60     0.00%
#  M4             V         232           0          60     0.00%
#  M5             H          57           0          60     0.00%
#  M6             V         232           0          60     0.00%
#  M7             H          57           0          60     0.00%
#  M8             V          57           0          60     0.00%
#  M9             H          13           0          60     0.00%
#  AP             V           7           0          60    53.33%
#  --------------------------------------------------------------
#  Total                    948       5.97%         600     5.33%
#
#  1 nets (10.00%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Oct  6 12:36:16 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.43 (MB), peak = 925.49 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.44 (MB), peak = 925.49 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00026
#Reroute: 0.00013
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.28 (MB), peak = 925.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.34 (MB), peak = 925.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 7 (skipped).
#Total number of nets in the design = 10.
#
#7 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               7  
#------------------------------------------------
#        Total                  1               7  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  AP            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 18 um.
#Total half perimeter of net bounding box = 20 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 12 um.
#Total wire length on LAYER M4 = 6 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 11
#Up-Via Summary (total 11):
#           
#-----------------------
# M1                  4
# M2                  4
# M3                  3
#-----------------------
#                    11 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 19.6
#Average of max src_to_sink distance for priority net 19.6
#Average of ave src_to_sink distance for priority net 14.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.62 (MB)
#Total memory = 886.89 (MB)
#Peak memory = 925.49 (MB)
#
#Finished global routing on Mon Oct  6 12:36:16 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.49 (MB), peak = 925.49 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 19 um.
#Total half perimeter of net bounding box = 20 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 12 um.
#Total wire length on LAYER M4 = 4 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 11
#Up-Via Summary (total 11):
#           
#-----------------------
# M1                  4
# M2                  4
# M3                  3
#-----------------------
#                    11 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.38 (MB), peak = 925.49 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.54 (MB)
#Total memory = 887.58 (MB)
#Peak memory = 925.49 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 915.21 (MB), peak = 925.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 19 um.
#Total half perimeter of net bounding box = 20 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 13 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 11
#Up-Via Summary (total 11):
#           
#-----------------------
# M1                  4
# M2                  5
# M3                  2
#-----------------------
#                    11 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.43 (MB)
#Total memory = 891.01 (MB)
#Peak memory = 925.49 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.43 (MB)
#Total memory = 891.01 (MB)
#Peak memory = 925.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 23.65 (MB)
#Total memory = 901.88 (MB)
#Peak memory = 925.49 (MB)
#Number of warnings = 37
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct  6 12:36:17 2025
#
% End globalDetailRoute (date=10/06 12:36:17, total cpu=0:00:00.9, real=0:00:01.0, peak res=901.5M, current mem=901.5M)
        NanoRoute done. (took cpu=0:00:00.9 real=0:00:00.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       14.000      16.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            1
       0.000      1.000            0
      -------------------------------------
      
Set FIXED routing status on 1 net(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:     9 (unrouted=9, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=8  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.660000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1129.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 2.940050e+01um, number of vias: 30
[NR-eGR]     M3  (3H) length: 5.190050e+01um, number of vias: 10
[NR-eGR]     M4  (4V) length: 6.299500e+00um, number of vias: 8
[NR-eGR]     M5  (5H) length: 2.629950e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.139000e+02um, number of vias: 69
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1129.6M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:     9 (unrouted=2, trialRouted=7, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1129.598M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for corner_typ:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.600um, total=18.600um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
  CCOpt::Phase::Routing done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
    
    Detected clock skew data from CCOPT
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.600um, total=18.600um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.600um, total=18.600um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=18.600um, total=18.600um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:     9 (unrouted=2, trialRouted=7, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for corner_typ:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.600um, total=18.600um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf       18.600
  Total      18.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.002    0.002    0.005
  Total    0.002    0.002    0.005
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    4      0.002     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.130       1       0.004       0.000      0.004    0.004    {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Window Outage Statistics {Sinks: 4; Under-delay Violations: 0; Over-delay Violations: 0}
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Implementing clock schedule done.

Implementation violations summary
=================================

Potential slack lost in implementation : 0.000ns


Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Connecting clock gate test enables...
Connecting clock gate test enables done.
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_cppr_branch_pin_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1167.76)
Total number of fetched objects 8
End delay calculation. (MEM=1183.89 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1183.89 CPU=0:00:00.0 REAL=0:00:00.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
CCOptDebug: After implementation: reg2reg* WNS 0.330ns TNS 0.000ns; HEPG WNS 0.330ns TNS 0.000ns; all paths WNS 0.330ns TNS 0.000ns; Real time 0:00:11.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Info: Done creating the CCOpt slew target map.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD1P5BWP7T DEL005BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T BUFFD8BWP7T CKBD10BWP7T BUFFD10BWP7T BUFFD12BWP7T CKBD12BWP7T 
Number of usable buffer cells above: 19
Reclaim Optimization WNS Slack 0.055  TNS Slack 0.000 Density 61.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.93%|        -|   0.055|   0.000|   0:00:00.0| 1186.8M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1205.9M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1205.9M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1205.9M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1205.9M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1205.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.055  TNS Slack 0.000 Density 61.93
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:53.9 mem=1205.9M) ***
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1205.9MB
Summary Report:
Instances move: 0 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1205.9MB
*** Finished refinePlace (0:00:53.9 mem=1205.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1205.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1205.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1151.76M, totSessionCpu=0:00:54).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=8  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.660000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 2.940050e+01um, number of vias: 30
[NR-eGR]     M3  (3H) length: 5.190050e+01um, number of vias: 10
[NR-eGR]     M4  (4V) length: 6.299500e+00um, number of vias: 8
[NR-eGR]     M5  (5H) length: 2.629950e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.139000e+02um, number of vias: 69
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1135.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1135.621M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1133.62)
Total number of fetched objects 8
End delay calculation. (MEM=1197.45 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1197.45 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  61.93|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  61.93| 0:00:00.0|  1216.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1216.5M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

GigaOpt + CCOpt summary information
===================================

--------------------------------------------------------------------------------------------------------------
Label                    reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS    All TNS    Real time
--------------------------------------------------------------------------------------------------------------
After initial cluster         -              -            -           -           -          -       0:00:06.0
Before implementation      0.330ns        0.000ns      0.330ns     0.000ns     0.330ns    0.000ns    0:00:10.0
After implementation       0.330ns        0.000ns      0.330ns     0.000ns     0.330ns    0.000ns    0:00:11.0
--------------------------------------------------------------------------------------------------------------

**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_cppr_branch_pin_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.

Active setup views:
 functional_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1133.613M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1133.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=8  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.660000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1133.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1133.62)
Total number of fetched objects 8
End delay calculation. (MEM=1197.45 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1197.45 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:54.6 mem=1197.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 943.2M, totSessionCpu=0:00:55 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.330  |  0.330  |  0.777  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 945.1M, totSessionCpu=0:00:55 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
External - optDesign -ccopt done. (took cpu=0:00:12.9 real=0:00:12.9)
Running CCOpt done.
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_cppr_branch_pin_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Set place::cacheFPlanSiteMark to 0
Runtime done. (took cpu=0:00:15.5 real=0:00:15.5)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          9  The version of the capacitance table fil...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
*** Message Summary: 28 warning(s), 0 error(s)

#% End ccopt_design (date=10/06 12:36:20, total cpu=0:00:13.4, real=0:00:14.0, peak res=948.2M, current mem=945.2M)
<CMD> optDesign -postCTS -setup -hold -outDir REPORTS/postCTSOptTiming
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 879.1M, totSessionCpu=0:00:56 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1083.7M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.330  |  0.330  |  0.777  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 939.8M, totSessionCpu=0:00:56 **
** INFO : this run is activating 'allEndPoints' option
** INFO : the automation is 'placeOptPostCts'
*** Starting optimizing excluded clock nets MEM= 1140.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1140.6M) ***
*** Starting optimizing excluded clock nets MEM= 1140.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1140.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------+---------+-----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|    End Point    |
+--------+--------+----------+------------+--------+--------------+---------+-----------------+
|   0.000|   0.000|    61.93%|   0:00:00.0| 1185.7M|functional_typ|       NA| NA              |
+--------+--------+----------+------------+--------+--------------+---------+-----------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1185.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1185.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD1P5BWP7T DEL005BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T BUFFD8BWP7T CKBD10BWP7T BUFFD10BWP7T BUFFD12BWP7T CKBD12BWP7T 
Number of usable buffer cells above: 19
Reclaim Optimization WNS Slack 0.082  TNS Slack 0.000 Density 61.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.93%|        -|   0.082|   0.000|   0:00:00.0| 1183.7M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1202.8M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1202.8M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1202.8M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1202.8M|
|    61.93%|        0|   0.082|   0.000|   0:00:00.0| 1202.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.082  TNS Slack 0.000 Density 61.93
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:00:59.3 mem=1202.8M) ***
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Density distribution unevenness ratio = 19.407%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.8MB
Summary Report:
Instances move: 0 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.8MB
*** Finished refinePlace (0:00:59.3 mem=1202.8M) ***
Ripped up 0 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1148.62M, totSessionCpu=0:00:59).
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=8  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.660000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 2.940050e+01um, number of vias: 30
[NR-eGR]     M3  (3H) length: 5.190050e+01um, number of vias: 10
[NR-eGR]     M4  (4V) length: 6.299500e+00um, number of vias: 8
[NR-eGR]     M5  (5H) length: 2.629950e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.139000e+02um, number of vias: 69
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1132.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1132.480M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1132.49)
Total number of fetched objects 8
End delay calculation. (MEM=1196.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1196.32 CPU=0:00:00.1 REAL=0:00:00.0)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD1P5BWP7T DEL005BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T BUFFD8BWP7T CKBD10BWP7T BUFFD10BWP7T BUFFD12BWP7T CKBD12BWP7T 
Number of usable buffer cells above: 19
Reclaim Optimization WNS Slack 0.055  TNS Slack 0.000 Density 61.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.93%|        -|   0.055|   0.000|   0:00:00.0| 1183.7M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1202.8M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1202.8M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1202.8M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1202.8M|
|    61.93%|        0|   0.055|   0.000|   0:00:00.0| 1202.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.055  TNS Slack 0.000 Density 61.93
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:01 mem=1202.8M) ***
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.8MB
Summary Report:
Instances move: 0 (out of 6 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.820e+01 3.480e+01) (ext = 4.200e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.8MB
*** Finished refinePlace (0:01:01 mem=1202.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1202.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1202.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1148.62M, totSessionCpu=0:01:01).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=8  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.660000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 21
[NR-eGR]     M2  (2V) length: 2.940050e+01um, number of vias: 30
[NR-eGR]     M3  (3H) length: 5.190050e+01um, number of vias: 10
[NR-eGR]     M4  (4V) length: 6.299500e+00um, number of vias: 8
[NR-eGR]     M5  (5H) length: 2.629950e+01um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.139000e+02um, number of vias: 69
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1132.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1132.480M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1132.49)
Total number of fetched objects 8
End delay calculation. (MEM=1196.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1196.32 CPU=0:00:00.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  61.93|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  61.93| 0:00:00.0|  1215.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1215.4M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 functional_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'lfsr4' of instances=8 and nets=10 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1132.480M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1132.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=8  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 7 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.660000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1132.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:01 mem=1132.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0.488281)
Total number of fetched objects 8
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)

Active hold views:
 functional_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
Done building hold timer [26 node(s), 52 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1132.49)
Total number of fetched objects 8
End delay calculation. (MEM=1196.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1196.32 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:02 mem=1196.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:02 mem=1196.3M ***
Restoring Auto Hold Views:  functional_typ
Restoring Active Hold Views:  functional_typ 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 62.5 ps, libStdDelay = 26.3 ps, minBufSize = 4480000 (4.0)
*Info: worst delay setup view: functional_typ

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ
Hold  views included:
 functional_typ

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.330  |  0.330  |  0.777  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.084  |  0.237  | -0.084  |
|           TNS (ns):| -0.251  |  0.000  | -0.251  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 951.6M, totSessionCpu=0:01:04 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:04 mem=1167.7M density=61.932% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.084|    -0.25|       3|          0|       0(     0)|    61.93%|   0:00:00.0|  1177.7M|
|   1|  -0.084|    -0.25|       3|          0|       0(     0)|    61.93%|   0:00:00.0|  1196.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.084|    -0.25|       3|          0|       0(     0)|    61.93%|   0:00:00.0|  1196.8M|
|   1|   0.002|     0.00|       0|          1|       0(     0)|    64.20%|   0:00:00.0|  1215.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:04 mem=1223.9M density=64.205% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'CKBD0BWP7T' used

*** Starting refinePlace (0:01:04 mem=1239.9M) ***
Total net bbox length = 1.130e+02 (7.780e+01 3.520e+01) (ext = 4.140e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1239.9MB
Summary Report:
Instances move: 0 (out of 7 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+02 (7.780e+01 3.520e+01) (ext = 4.140e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1239.9MB
*** Finished refinePlace (0:01:04 mem=1239.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1239.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1239.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:01:04 mem=1239.9M density=64.205%) ***
**INFO: total 5 insts, 0 nets marked don't touch
**INFO: total 5 insts, 0 nets marked don't touch DB property
**INFO: total 5 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 22.222%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0137
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 22.222%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0137)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 functional_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 16 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=9  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.520000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1148.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir REPORTS/postCTSOptTiming
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 926.1M, totSessionCpu=0:01:04 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0.472656)
Total number of fetched objects 9
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1124.47)
Total number of fetched objects 9
End delay calculation. (MEM=1188.3 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1188.3 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:04 mem=1188.3M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 
Hold  views included:
 functional_typ

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.330  |  0.330  |  0.690  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.237  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.205%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 950.5M, totSessionCpu=0:01:04 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> timeDesign -postCTS -expandedViews -outDir REPORTS/postCTS -prefix postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1078.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.330  |  0.330  |  0.690  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+
|functional_typ      |  0.330  |  0.330  |  0.690  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.205%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir REPORTS/postCTS
Total CPU time: 0.08 sec
Total Real time: 1.0 sec
Total Memory Usage: 1076.097656 Mbytes
<CMD> report_ccopt_clock_trees -file REPORTS/postCTS/clock_trees.rpt
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for corner_typ:setup.early...
Clock tree timing engine global stage delay update for corner_typ:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for corner_typ:setup.late...
Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for corner_typ:hold.early...
Clock tree timing engine global stage delay update for corner_typ:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for corner_typ:hold.late...
Clock tree timing engine global stage delay update for corner_typ:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_skew_groups -file REPORTS/postCTS/skew_groups.rpt
Clock tree timing engine global stage delay update for corner_typ:setup.early...
Clock tree timing engine global stage delay update for corner_typ:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for corner_typ:setup.late...
Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for corner_typ:hold.early...
Clock tree timing engine global stage delay update for corner_typ:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for corner_typ:hold.late...
Clock tree timing engine global stage delay update for corner_typ:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> routeDesign
#% Begin routeDesign (date=10/06 12:36:31, mem=880.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.22 (MB), peak = 962.11 (MB)
#tsmc65_rc_corner_typ has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1114.3M, init mem=1114.3M)
*info: Placed = 9              (Fixed = 2)
*info: Unplaced = 0           
Placement Density:64.20%(32/49)
Placement Density (including fixed std cells):65.38%(33/51)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1114.3M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1114.3M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#Start route 1 clock nets...
% Begin globalDetailRoute (date=10/06 12:36:31, mem=880.3M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Oct  6 12:36:31 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon Oct  6 12:36:32 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.080] has 1 net.
#Voltage range [0.000 - 1.080] has 9 nets.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.68 (MB), peak = 962.11 (MB)
#Merging special wires...
#
#Finished routing data preparation on Mon Oct  6 12:36:32 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.98 (MB)
#Total memory = 881.68 (MB)
#Peak memory = 962.11 (MB)
#
#
#Start global routing on Mon Oct  6 12:36:32 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.99 (MB)
#Total memory = 881.69 (MB)
#Peak memory = 962.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#1 out of 9 instances (11.1%) need to be verified(marked ipoed), dirty area = 0.2%.
#25.9% of the total area is being checked for drcs
#25.9% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.81 (MB), peak = 962.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 19 um.
#Total half perimeter of net bounding box = 20 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 13 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 11
#Up-Via Summary (total 11):
#           
#-----------------------
# M1                  4
# M2                  5
# M3                  2
#-----------------------
#                    11 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.11 (MB)
#Total memory = 881.80 (MB)
#Peak memory = 962.11 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.11 (MB)
#Total memory = 881.80 (MB)
#Peak memory = 962.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -13.11 (MB)
#Total memory = 867.17 (MB)
#Peak memory = 962.11 (MB)
#Number of warnings = 2
#Total number of warnings = 45
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct  6 12:36:32 2025
#
% End globalDetailRoute (date=10/06 12:36:32, total cpu=0:00:00.8, real=0:00:01.0, peak res=880.3M, current mem=857.9M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=10/06 12:36:32, mem=857.9M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Oct  6 12:36:32 2025
#
#Generating timing data, please wait...
#9 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 9
End delay calculation. (MEM=1136.13 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 867.12 (MB), peak = 962.11 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#Start reading timing information from file .timing_file_10481.tif.gz ...
#Read in timing information for 6 ports, 7 instances from timing file .timing_file_10481.tif.gz.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon Oct  6 12:36:33 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.080] has 1 net.
#Voltage range [0.000 - 1.080] has 9 nets.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.93 (MB), peak = 962.11 (MB)
#Merging special wires...
#
#Finished routing data preparation on Mon Oct  6 12:36:33 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.31 (MB)
#Total memory = 861.17 (MB)
#Peak memory = 962.11 (MB)
#
#
#Start global routing on Mon Oct  6 12:36:33 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Oct  6 12:36:33 2025
#
#Start routing resource analysis on Mon Oct  6 12:36:33 2025
#
#Routing resource analysis is done on Mon Oct  6 12:36:33 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H          29          28          60     0.00%
#  M2             V         207          25          60     0.00%
#  M3             H          57           0          60     0.00%
#  M4             V         232           0          60     0.00%
#  M5             H          57           0          60     0.00%
#  M6             V         232           0          60     0.00%
#  M7             H          57           0          60     0.00%
#  M8             V          57           0          60     0.00%
#  M9             H          13           0          60     0.00%
#  AP             V           7           0          60    53.33%
#  --------------------------------------------------------------
#  Total                    948       5.97%         600     5.33%
#
#  1 nets (9.09%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Oct  6 12:36:33 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.22 (MB), peak = 962.11 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.22 (MB), peak = 962.11 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00034
#Reroute: 0.00005
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.59 (MB), peak = 962.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.59 (MB), peak = 962.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 9.
#Total number of nets in the design = 11.
#
#8 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               8  
#-----------------------------
#        Total               8  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               8  
#------------------------------------------------
#        Total                  1               8  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  AP            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] |    M9(H)   |          0.00 |          0.00 |
[hotspot] |    AP(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 107 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 18 um.
#Total wire length on LAYER M2 = 28 um.
#Total wire length on LAYER M3 = 55 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 50
#Up-Via Summary (total 50):
#           
#-----------------------
# M1                 30
# M2                 18
# M3                  2
#-----------------------
#                    50 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.23 (MB)
#Total memory = 862.40 (MB)
#Peak memory = 962.11 (MB)
#
#Finished global routing on Mon Oct  6 12:36:33 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.16 (MB), peak = 962.11 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1            18.56 	  0.00%  	  0.00% 	  0.00%
# M2            28.60 	  0.00%  	  0.00% 	  0.00%
# M3            42.70 	  0.00%  	  0.00% 	  0.00%
# M4             0.00 	  0.00%  	  0.00% 	  0.00%
# M5             0.00 	  0.00%  	  0.00% 	  0.00%
# M6             0.00 	  0.00%  	  0.00% 	  0.00%
# M7             0.00 	  0.00%  	  0.00% 	  0.00%
# M8             0.00 	  0.00%  	  0.00% 	  0.00%
# M9             0.00 	  0.00%  	  0.00% 	  0.00%
# AP             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          89.86  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 119 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 24 um.
#Total wire length on LAYER M2 = 29 um.
#Total wire length on LAYER M3 = 61 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 50
#Up-Via Summary (total 50):
#           
#-----------------------
# M1                 30
# M2                 18
# M3                  2
#-----------------------
#                    50 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.72 (MB), peak = 962.11 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.04 (MB)
#Total memory = 862.90 (MB)
#Peak memory = 962.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.79 (MB), peak = 962.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 116 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 66 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Up-Via Summary (total 45):
#           
#-----------------------
# M1                 23
# M2                 20
# M3                  2
#-----------------------
#                    45 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.88 (MB)
#Total memory = 865.78 (MB)
#Peak memory = 962.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 872.78 (MB), peak = 962.11 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 116 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 66 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Up-Via Summary (total 45):
#           
#-----------------------
# M1                 23
# M2                 20
# M3                  2
#-----------------------
#                    45 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 116 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 66 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Up-Via Summary (total 45):
#           
#-----------------------
# M1                 23
# M2                 20
# M3                  2
#-----------------------
#                    45 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#98.36% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.29 (MB), peak = 962.11 (MB)
#CELL_VIEW lfsr4,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 116 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 66 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Total number of multi-cut vias = 31 ( 68.9%)
#Total number of single cut vias = 14 ( 31.1%)
#Up-Via Summary (total 45):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                14 ( 60.9%)         9 ( 39.1%)         23
# M2                 0 (  0.0%)        20 (100.0%)         20
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   14 ( 31.1%)        31 ( 68.9%)         45 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.79 (MB), peak = 962.11 (MB)
#CELL_VIEW lfsr4,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Oct  6 12:36:35 2025
#
#
#Start Post Route Wire Spread.
#Done with 3 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 117 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 67 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Total number of multi-cut vias = 31 ( 68.9%)
#Total number of single cut vias = 14 ( 31.1%)
#Up-Via Summary (total 45):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                14 ( 60.9%)         9 ( 39.1%)         23
# M2                 0 (  0.0%)        20 (100.0%)         20
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   14 ( 31.1%)        31 ( 68.9%)         45 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.54 (MB), peak = 962.11 (MB)
#CELL_VIEW lfsr4,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.85 (MB), peak = 962.11 (MB)
#CELL_VIEW lfsr4,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 117 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 67 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Total number of multi-cut vias = 31 ( 68.9%)
#Total number of single cut vias = 14 ( 31.1%)
#Up-Via Summary (total 45):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                14 ( 60.9%)         9 ( 39.1%)         23
# M2                 0 (  0.0%)        20 (100.0%)         20
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   14 ( 31.1%)        31 ( 68.9%)         45 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.83 (MB)
#Total memory = 872.73 (MB)
#Peak memory = 962.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 10.82 (MB)
#Total memory = 868.75 (MB)
#Peak memory = 962.11 (MB)
#Number of warnings = 1
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct  6 12:36:35 2025
#
% End globalDetailRoute (date=10/06 12:36:35, total cpu=0:00:02.3, real=0:00:03.0, peak res=868.5M, current mem=868.5M)
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 868.47 (MB), peak = 962.11 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 3 warning(s), 0 error(s)

#% End routeDesign (date=10/06 12:36:35, total cpu=0:00:03.2, real=0:00:04.0, peak res=880.3M, current mem=868.5M)
<CMD> setAnalysisMode -analysisType onChipVariation -skew true -clockPropagation sdcControl
<CMD> optDesign -postRoute -setup
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 883.5M, totSessionCpu=0:01:08 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 681 library cell signatures
#Created 11 NETS and 0 SPECIALNETS signatures
#Created 9 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.55 (MB), peak = 962.11 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.70 (MB), peak = 962.11 (MB)
Begin checking placement ... (start mem=1089.4M, init mem=1089.4M)
*info: Placed = 9              (Fixed = 2)
*info: Unplaced = 0           
Placement Density:64.20%(32/49)
Placement Density (including fixed std cells):65.38%(33/51)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1089.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'lfsr4' of instances=9 and nets=11 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: tsmc65_rc_corner_typ
extractDetailRC Option : -outfile /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/lfsr4_10481_641blv.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1081.4M)
Extracted 12.1212% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 22.7273% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 31.8182% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 42.4242% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 53.0303% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 62.1212% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 72.7273% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 81.8182% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 92.4242% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1141.4M)
Number of Extracted Resistors     : 122
Number of Extracted Ground Cap.   : 120
Number of Extracted Coupling Cap. : 104
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: tsmc65_rc_corner_typ
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1093.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1109.414M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 9
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1107.41)
Total number of fetched objects 9
AAE_INFO-618: Total number of nets in the design is 11,  72.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1171.25 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1171.25 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1171.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1171.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1103.61)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 9. 
Total number of fetched objects 9
AAE_INFO-618: Total number of nets in the design is 11,  9.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1109.76 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1109.76 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:09 mem=1109.8M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.653  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.205%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 878.9M, totSessionCpu=0:01:09 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    10 (unrouted=2, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Removing CTS place status from clock tree and sinks.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    cluster_when_starting_skewing: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    inverter_cells is set for at least one key
    mini_not_full_band_size_factor: 0 (default: 100)
    preferred_extra_space is set for at least one key
    r2r_iterations: 5 (default: 1)
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_insertion_delay_wire is set for at least one key
    target_max_trans is set for at least one key
    target_max_trans_sdc is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
      Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
      Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 50.960um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner corner_typ:setup, late and power domain auto-default:
      Slew time target (leaf):    0.130ns
      Slew time target (trunk):   0.130ns
      Slew time target (top):     0.130ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.101ns
      Buffer max distance: 394.188um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=394.188um, saturatedSlew=0.112ns, speed=2674.274um per ns, cellArea=16.337um^2 per 1000um}
      Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=349.725um, saturatedSlew=0.112ns, speed=3169.235um per ns, cellArea=12.810um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=corner_typ:setup.late, optimalDrivingDistance=222.482um, saturatedSlew=0.117ns, speed=961.461um per ns, cellArea=37.756um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CONSTRAINTS:
      Sources:                     pin clk
      Total number of sinks:       4
      Delay constrained sinks:     4
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner corner_typ:setup.late:
      Skew target:                 0.200ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew group is skew_group clk/CONSTRAINTS with 4 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_1cut     1.500    0.015    0.022    false
    M2-M3    VIA23_1cut     1.500    0.013    0.020    false
    M3-M4    VIA34_1cut     1.500    0.013    0.020    false
    M4-M5    VIA45_1cut     1.500    0.013    0.020    false
    M5-M6    VIA56_1cut     1.500    0.013    0.020    false
    M6-M7    VIA67_1cut     1.500    0.013    0.019    false
    M7-M8    VIA78_1cut     0.220    0.065    0.014    false
    M8-M9    VIA89_1cut     0.220    0.055    0.012    false
    M9-AP    VIA9AP_1cut    0.041    1.765    0.072    false
    ---------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
    CCOpt configuration status: all checks passed.
    CCOpt has not previously been run
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
  Clock tree timing engine global stage delay update for corner_typ:setup.late...
  Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.600um, total=18.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Primary reporting skew group PRO initial state:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary PRO initial state:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.600um, total=18.600um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Primary reporting skew group PRO after DRV fixing:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary PRO after DRV fixing:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for corner_typ:setup.late...
  Clock tree timing engine global stage delay update for corner_typ:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=4, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=18.600um, total=18.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.130ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.078ns, 0 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
  Primary reporting skew group PRO final:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary PRO final:
    skew_group clk/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.200], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    10 (unrouted=2, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.2 real=0:00:01.2)
**INFO: Start fixing DRV (Mem = 1096.41M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.31|     0.00|       0|       0|       0|  64.20|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.31|     0.00|       0|       0|       0|  64.20| 0:00:00.0|  1265.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1265.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 970.3M, totSessionCpu=0:01:13 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1176.68M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.03min mem=1176.7M)                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.653  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.205%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 970.3M, totSessionCpu=0:01:13 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 970.4M, totSessionCpu=0:01:13 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1167.14M, totSessionCpu=0:01:13).
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 970.5M, totSessionCpu=0:01:13 **

Default Rule : ""
Non Default Rules :
Worst Slack : 0.310 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.310 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.653  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.205%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 900.3M, totSessionCpu=0:01:13 **
*** Starting refinePlace (0:01:13 mem=1110.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1110.9MB
Summary Report:
Instances move: 0 (out of 7 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1110.9MB
*** Finished refinePlace (0:01:13 mem=1110.9M) ***
Density distribution unevenness ratio = 0.000%
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Mon Oct  6 12:36:41 2025
#
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation on Mon Oct  6 12:36:41 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.080] has 1 net.
#Voltage range [0.000 - 1.080] has 9 nets.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.02 (MB), peak = 970.59 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Oct  6 12:36:41 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.86 (MB)
#Total memory = 900.02 (MB)
#Peak memory = 970.59 (MB)
#
#
#Start global routing on Mon Oct  6 12:36:41 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.86 (MB)
#Total memory = 900.02 (MB)
#Peak memory = 970.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.16 (MB), peak = 970.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 117 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 67 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Total number of multi-cut vias = 31 ( 68.9%)
#Total number of single cut vias = 14 ( 31.1%)
#Up-Via Summary (total 45):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                14 ( 60.9%)         9 ( 39.1%)         23
# M2                 0 (  0.0%)        20 (100.0%)         20
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   14 ( 31.1%)        31 ( 68.9%)         45 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.11 (MB)
#Total memory = 900.13 (MB)
#Peak memory = 970.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 902.19 (MB), peak = 970.59 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 117 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 67 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Total number of multi-cut vias = 31 ( 68.9%)
#Total number of single cut vias = 14 ( 31.1%)
#Up-Via Summary (total 45):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                14 ( 60.9%)         9 ( 39.1%)         23
# M2                 0 (  0.0%)        20 (100.0%)         20
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   14 ( 31.1%)        31 ( 68.9%)         45 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 117 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 67 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Total number of multi-cut vias = 31 ( 68.9%)
#Total number of single cut vias = 14 ( 31.1%)
#Up-Via Summary (total 45):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                14 ( 60.9%)         9 ( 39.1%)         23
# M2                 0 (  0.0%)        20 (100.0%)         20
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   14 ( 31.1%)        31 ( 68.9%)         45 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Oct  6 12:36:43 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 117 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 67 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Total number of multi-cut vias = 31 ( 68.9%)
#Total number of single cut vias = 14 ( 31.1%)
#Up-Via Summary (total 45):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                14 ( 60.9%)         9 ( 39.1%)         23
# M2                 0 (  0.0%)        20 (100.0%)         20
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   14 ( 31.1%)        31 ( 68.9%)         45 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.71 (MB), peak = 970.59 (MB)
#CELL_VIEW lfsr4,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 117 um.
#Total half perimeter of net bounding box = 120 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 67 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 45
#Total number of multi-cut vias = 31 ( 68.9%)
#Total number of single cut vias = 14 ( 31.1%)
#Up-Via Summary (total 45):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                14 ( 60.9%)         9 ( 39.1%)         23
# M2                 0 (  0.0%)        20 (100.0%)         20
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   14 ( 31.1%)        31 ( 68.9%)         45 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.13 (MB)
#Total memory = 899.89 (MB)
#Peak memory = 970.59 (MB)
#Updating routing design signature
#Created 681 library cell signatures
#Created 11 NETS and 0 SPECIALNETS signatures
#Created 9 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.89 (MB), peak = 970.59 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.89 (MB), peak = 970.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.94 (MB)
#Total memory = 899.41 (MB)
#Peak memory = 970.59 (MB)
#Number of warnings = 1
#Total number of warnings = 48
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct  6 12:36:43 2025
#
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 899.4M, totSessionCpu=0:01:15 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'lfsr4' of instances=9 and nets=11 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: tsmc65_rc_corner_typ
extractDetailRC Option : -outfile /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/lfsr4_10481_641blv.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1112.7M)
Extracted 12.1212% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 22.7273% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 31.8182% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 42.4242% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 53.0303% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 62.1212% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 72.7273% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 81.8182% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 92.4242% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1164.7M)
Number of Extracted Resistors     : 122
Number of Extracted Ground Cap.   : 120
Number of Extracted Coupling Cap. : 104
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: tsmc65_rc_corner_typ
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1140.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1141.406M)
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 868.1M, totSessionCpu=0:01:15 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1089.2)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 9
AAE_INFO-618: Total number of nets in the design is 11,  72.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1153.04 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1153.04 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1153.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1153.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1115.39)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 9. 
Total number of fetched objects 9
AAE_INFO-618: Total number of nets in the design is 11,  9.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1121.55 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1121.55 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:16 mem=1121.5M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.653  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.205%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 897.4M, totSessionCpu=0:01:16 **
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 897.4M, totSessionCpu=0:01:16 **
Executing marking Critical Nets1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 897.4M, totSessionCpu=0:01:16 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1083.39M, totSessionCpu=0:01:16).
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 897.4M, totSessionCpu=0:01:16 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 897.5M, totSessionCpu=0:01:16 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.653  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.205%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 897.5M, totSessionCpu=0:01:16 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 904.8M, totSessionCpu=0:01:17 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 681 library cell signatures
#Created 11 NETS and 0 SPECIALNETS signatures
#Created 9 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 904.83 (MB), peak = 970.59 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 904.83 (MB), peak = 970.59 (MB)
Begin checking placement ... (start mem=1099.4M, init mem=1099.4M)
*info: Placed = 9              (Fixed = 2)
*info: Unplaced = 0           
Placement Density:64.20%(32/49)
Placement Density (including fixed std cells):65.38%(33/51)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1099.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'lfsr4' of instances=9 and nets=11 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: tsmc65_rc_corner_typ
extractDetailRC Option : -outfile /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/lfsr4_10481_641blv.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1089.4M)
Extracted 12.1212% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 22.7273% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 31.8182% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 42.4242% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 53.0303% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 62.1212% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 72.7273% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 81.8182% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 92.4242% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1149.4M)
Number of Extracted Resistors     : 122
Number of Extracted Ground Cap.   : 120
Number of Extracted Coupling Cap. : 104
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: tsmc65_rc_corner_typ
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1117.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1133.383M)
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:17 mem=1111.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 9
AAE_INFO-618: Total number of nets in the design is 11,  72.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9
AAE_INFO-618: Total number of nets in the design is 11,  9.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)

Active hold views:
 functional_typ
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/coe_eosdata_kBD2yE/functional_typ.twf, for view: functional_typ 
	 Dumping view 0 functional_typ 
Done building hold timer [28 node(s), 34 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:01.0 (0.7), mem = 0.0M

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1109.18)
Total number of fetched objects 9
AAE_INFO-618: Total number of nets in the design is 11,  72.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1173.02 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1173.02 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1173.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1173.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1123.37)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 9. 
Total number of fetched objects 9
AAE_INFO-618: Total number of nets in the design is 11,  9.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1129.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1129.52 CPU=0:00:00.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:19 mem=1129.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:01:19 mem=1129.5M ***
Setting latch borrow mode to budget during optimization.
Restoring Auto Hold Views:  functional_typ
Restoring Active Hold Views:  functional_typ 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/coe_eosdata_kBD2yE/functional_typ.twf 
	 Loading view 0 functional_typ 

*Info: minBufDelay = 62.5 ps, libStdDelay = 26.3 ps, minBufSize = 4480000 (4.0)
*Info: worst delay setup view: functional_typ

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ
Hold  views included:
 functional_typ

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.653  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  |  0.240  | -0.002  |
|           TNS (ns):| -0.005  |  0.000  | -0.005  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.205%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 908.8M, totSessionCpu=0:01:20 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:02.9 real=0:00:04.0 totSessionCpu=0:01:20 mem=1260.8M density=64.205% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.002|    -0.00|       3|          0|       0(     0)|    64.20%|   0:00:00.0|  1260.8M|
|   1|  -0.002|    -0.00|       3|          0|       0(     0)|    64.20%|   0:00:00.0|  1260.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.002|    -0.00|       3|          0|       0(     0)|    64.20%|   0:00:00.0|  1260.8M|
|   1|   0.081|     0.00|       0|          1|       0(     0)|    66.48%|   0:00:00.0|  1262.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:02.9 real=0:00:04.0 totSessionCpu=0:01:20 mem=1262.8M density=66.477% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFFD1BWP7T' used

*** Finish Post Route Hold Fixing (cpu=0:00:02.9 real=0:00:04.0 totSessionCpu=0:01:20 mem=1262.8M density=66.477%) ***
**INFO: total 1 insts, 0 nets marked don't touch
**INFO: total 1 insts, 0 nets marked don't touch DB property
**INFO: total 1 insts, 0 nets unmarked don't touch

*** Starting refinePlace (0:01:20 mem=1243.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1243.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1243.7MB
*** Finished refinePlace (0:01:20 mem=1243.7M) ***
Density distribution unevenness ratio = 0.000%

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.560  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.477%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 981.5M, totSessionCpu=0:01:21 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Mon Oct  6 12:36:51 2025
#
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Loading the last recorded routing design signature
#Created 1 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1
#  Total number of placement changes (moved instances are counted twice) = 1
#Start routing data preparation on Mon Oct  6 12:36:51 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.080] has 1 net.
#Voltage range [0.000 - 1.080] has 10 nets.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.27 (MB), peak = 1014.84 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 12.40000 5.70000 ) on M1 for NET rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#1 routed nets are extracted.
#    1 (8.33%) extracted nets are partially routed.
#8 routed net(s) are imported.
#1 (8.33%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Oct  6 12:36:51 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.87 (MB)
#Total memory = 981.27 (MB)
#Peak memory = 1014.84 (MB)
#
#
#Start global routing on Mon Oct  6 12:36:51 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Mon Oct  6 12:36:51 2025
#
#Start routing resource analysis on Mon Oct  6 12:36:51 2025
#
#Routing resource analysis is done on Mon Oct  6 12:36:51 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H          29          28          60     0.00%
#  M2             V         207          25          60     0.00%
#  M3             H          57           0          60     0.00%
#  M4             V         232           0          60     0.00%
#  M5             H          57           0          60     0.00%
#  M6             V         232           0          60     0.00%
#  M7             H          57           0          60     0.00%
#  M8             V          57           0          60     0.00%
#  M9             H          13           0          60     0.00%
#  AP             V           7           0          60    53.33%
#  --------------------------------------------------------------
#  Total                    948       5.97%         600     5.33%
#
#  1 nets (8.33%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Oct  6 12:36:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.33 (MB), peak = 1014.84 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.33 (MB), peak = 1014.84 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00021
#Reroute: 0.00007
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.74 (MB), peak = 1014.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.74 (MB), peak = 1014.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 10.
#Total number of nets in the design = 12.
#
#2 routable nets have only global wires.
#8 routable nets have only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               2  
#-----------------------------
#        Total               2  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               9  
#------------------------------------------------
#        Total                  1               9  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  AP            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 129 um.
#Total half perimeter of net bounding box = 133 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 79 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 51
#Total number of multi-cut vias = 31 ( 60.8%)
#Total number of single cut vias = 20 ( 39.2%)
#Up-Via Summary (total 51):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                16 ( 64.0%)         9 ( 36.0%)         25
# M2                 4 ( 16.7%)        20 ( 83.3%)         24
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   20 ( 39.2%)        31 ( 60.8%)         51 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.68 (MB)
#Total memory = 981.99 (MB)
#Peak memory = 1014.84 (MB)
#
#Finished global routing on Mon Oct  6 12:36:51 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.74 (MB), peak = 1014.84 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 133 um.
#Total half perimeter of net bounding box = 133 um.
#Total wire length on LAYER M1 = 10 um.
#Total wire length on LAYER M2 = 38 um.
#Total wire length on LAYER M3 = 80 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 51
#Total number of multi-cut vias = 31 ( 60.8%)
#Total number of single cut vias = 20 ( 39.2%)
#Up-Via Summary (total 51):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                16 ( 64.0%)         9 ( 36.0%)         25
# M2                 4 ( 16.7%)        20 ( 83.3%)         24
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   20 ( 39.2%)        31 ( 60.8%)         51 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.00 (MB), peak = 1014.84 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.77 (MB)
#Total memory = 982.17 (MB)
#Peak memory = 1014.84 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 50.0% required routing.
#   number of violations = 0
#1 out of 10 instances (10.0%) need to be verified(marked ipoed), dirty area = 0.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.78 (MB), peak = 1014.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 131 um.
#Total half perimeter of net bounding box = 133 um.
#Total wire length on LAYER M1 = 16 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 74 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 51
#Total number of multi-cut vias = 31 ( 60.8%)
#Total number of single cut vias = 20 ( 39.2%)
#Up-Via Summary (total 51):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                18 ( 66.7%)         9 ( 33.3%)         27
# M2                 2 (  9.1%)        20 ( 90.9%)         22
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   20 ( 39.2%)        31 ( 60.8%)         51 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.69 (MB)
#Total memory = 982.86 (MB)
#Peak memory = 1014.84 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 984.98 (MB), peak = 1014.84 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 131 um.
#Total half perimeter of net bounding box = 133 um.
#Total wire length on LAYER M1 = 16 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 74 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 51
#Total number of multi-cut vias = 31 ( 60.8%)
#Total number of single cut vias = 20 ( 39.2%)
#Up-Via Summary (total 51):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                18 ( 66.7%)         9 ( 33.3%)         27
# M2                 2 (  9.1%)        20 ( 90.9%)         22
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   20 ( 39.2%)        31 ( 60.8%)         51 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 131 um.
#Total half perimeter of net bounding box = 133 um.
#Total wire length on LAYER M1 = 16 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 74 um.
#Total wire length on LAYER M4 = 5 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 51
#Total number of multi-cut vias = 31 ( 60.8%)
#Total number of single cut vias = 20 ( 39.2%)
#Up-Via Summary (total 51):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                18 ( 66.7%)         9 ( 33.3%)         27
# M2                 2 (  9.1%)        20 ( 90.9%)         22
# M3                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   20 ( 39.2%)        31 ( 60.8%)         51 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.23 (MB)
#Total memory = 985.40 (MB)
#Peak memory = 1014.84 (MB)
#Updating routing design signature
#Created 681 library cell signatures
#Created 12 NETS and 0 SPECIALNETS signatures
#Created 10 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.40 (MB), peak = 1014.84 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.40 (MB), peak = 1014.84 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -21.72 (MB)
#Total memory = 959.75 (MB)
#Peak memory = 1014.84 (MB)
#Number of warnings = 1
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Oct  6 12:36:52 2025
#
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 948.9M, totSessionCpu=0:01:22 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'lfsr4' of instances=10 and nets=12 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: tsmc65_rc_corner_typ
extractDetailRC Option : -outfile /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/lfsr4_10481_641blv.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1152.3M)
Extracted 11.5942% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 21.7391% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 31.8841% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 42.029% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 52.1739% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 62.3188% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 72.4638% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 82.6087% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 92.7536% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1204.3M)
Number of Extracted Resistors     : 132
Number of Extracted Ground Cap.   : 130
Number of Extracted Coupling Cap. : 116
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: tsmc65_rc_corner_typ
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1180.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1188.328M)
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 950.3M, totSessionCpu=0:01:22 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1158.84)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  75.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1222.68 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1222.68 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1222.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1222.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1185.03)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 10. 
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1191.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1191.18 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:23 mem=1191.2M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.557  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.477%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 978.2M, totSessionCpu=0:01:23 **
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 978.2M, totSessionCpu=0:01:23 **
GigaOpt: LEF-safe recovery is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 978.2M, totSessionCpu=0:01:23 **
Checking setup slack degradation ...
**INFO: DRV recovery is disabled in current flow
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1153.02M, totSessionCpu=0:01:23).
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 978.2M, totSessionCpu=0:01:23 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 978.2M, totSessionCpu=0:01:23 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  75.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 
Hold  views included:
 functional_typ

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.557  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.091  |  0.240  |  0.091  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.477%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:09, mem = 978.3M, totSessionCpu=0:01:23 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> addFiller -cell {FILL1BWP7T FILL2BWP7T FILL4BWP7T FILL8BWP7T FILL16BWP7T FILL32BWP7T FILL64BWP7T} -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64BWP7T / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL32BWP7T / prefix FILLER).
*INFO:   Added 1 filler inst  (cell FILL16BWP7T / prefix FILLER).
*INFO:   Added 1 filler inst  (cell FILL8BWP7T / prefix FILLER).
*INFO:   Added 5 filler insts (cell FILL4BWP7T / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILL2BWP7T / prefix FILLER).
*INFO:   Added 3 filler insts (cell FILL1BWP7T / prefix FILLER).
*INFO: Total 16 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 16 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Oct  6 12:36:55 2025

Design Name: lfsr4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (46.4000, 11.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Oct  6 12:36:55 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verify_drc -limit 100000
#-limit 100000                           # int, default=100000, user setting
 *** Starting Verify DRC (MEM: 1153.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 46.400 11.400} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> timeDesign -postRoute -expandedViews -outDir REPORTS/postRoute -prefix postRoute
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'lfsr4' of instances=26 and nets=12 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: tsmc65_rc_corner_typ
extractDetailRC Option : -outfile /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/lfsr4_10481_641blv.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1096.8M)
Extracted 11.5942% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 21.7391% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 31.8841% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 42.029% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 52.1739% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 62.3188% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 72.4638% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 82.6087% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 92.7536% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1156.8M)
Number of Extracted Resistors     : 132
Number of Extracted Ground Cap.   : 130
Number of Extracted Coupling Cap. : 116
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: tsmc65_rc_corner_typ
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1140.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1144.766M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1120.56)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  75.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1184.4 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1184.4 CPU=0:00:00.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1184.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1184.4M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1120.75)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 10. 
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1126.91 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1126.91 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 functional_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.310  |  0.557  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    8    |    4    |    4    |
+--------------------+---------+---------+---------+
|functional_typ      |  0.310  |  0.310  |  0.557  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |    8    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.477%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir REPORTS/postRoute
Total CPU time: 0.94 sec
Total Real time: 3.0 sec
Total Memory Usage: 1088.75 Mbytes
Reset AAE Options
<CMD> saveDesign ./SAVES/lfsr4_done.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/06 12:36:58, mem=898.6M)
% Begin Save ccopt configuration ... (date=10/06 12:36:58, mem=898.6M)
% End Save ccopt configuration ... (date=10/06 12:36:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.7M, current mem=899.7M)
% Begin Save netlist data ... (date=10/06 12:36:58, mem=899.7M)
Writing Binary DB to ./SAVES/lfsr4_done.enc.dat.tmp/lfsr4.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/06 12:36:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.8M, current mem=899.8M)
Saving congestion map file ./SAVES/lfsr4_done.enc.dat.tmp/lfsr4.route.congmap.gz ...
% Begin Save AAE data ... (date=10/06 12:36:58, mem=900.3M)
Saving AAE Data ...
% End Save AAE data ... (date=10/06 12:36:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.4M, current mem=900.4M)
% Begin Save clock tree data ... (date=10/06 12:36:58, mem=906.5M)
% End Save clock tree data ... (date=10/06 12:36:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.5M, current mem=906.5M)
Saving preference file ./SAVES/lfsr4_done.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/06 12:36:58, mem=906.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/06 12:36:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.8M, current mem=906.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/06 12:36:58, mem=906.9M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=10/06 12:36:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
% Begin Save routing data ... (date=10/06 12:36:58, mem=906.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1094.8M) ***
% End Save routing data ... (date=10/06 12:36:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=907.9M, current mem=907.9M)
Saving property file ./SAVES/lfsr4_done.enc.dat.tmp/lfsr4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1094.8M) ***
#Saving pin access data to file ./SAVES/lfsr4_done.enc.dat.tmp/lfsr4.apa ...
#
% Begin Save power constraints data ... (date=10/06 12:36:58, mem=908.3M)
% End Save power constraints data ... (date=10/06 12:36:58, total cpu=0:00:00.0, real=0:00:01.0, peak res=908.4M, current mem=908.4M)
tsmc65_rc_corner_typ
Generated self-contained design lfsr4_done.enc.dat.tmp
#% End save design ... (date=10/06 12:36:59, total cpu=0:00:00.4, real=0:00:01.0, peak res=910.3M, current mem=910.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveNetlist OUTPUTS/lfsr4_soc.v
Writing Netlist "OUTPUTS/lfsr4_soc.v" ...
<CMD> write_sdf OUTPUTS/${DESIGN}.sdf 
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1092.78)
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  75.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1180.55 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1180.55 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1180.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1180.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1134.86)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 10. 
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1141.01 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1141.01 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> write_lef_abstract OUTPUTS/lfsr4.lef -stripePin
<CMD> do_extract_model OUTPUTS/${DESIGN}.lib  -view functional_typ
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: lfsr4
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1132.94)
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  75.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1173.01 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1173.01 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1173.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1173.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1134.86)
Glitch Analysis: View functional_typ -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View functional_typ -- Total Number of Nets Analyzed = 10. 
Total number of fetched objects 10
AAE_INFO-618: Total number of nets in the design is 12,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1141.01 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1141.01 CPU=0:00:00.0 REAL=0:00:00.0)
TAMODEL Cpu User Time =    0.2 sec
TAMODEL Memory Usage  =   19.1 MB
<CMD> extractRC -outfile lfsr4.cap
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'lfsr4' of instances=26 and nets=12 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design lfsr4.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: tsmc65_rc_corner_typ
extractDetailRC Option : -outfile /tmp/innovus_temp_10481_ee-mill1_rg1322_QTYZ2a/lfsr4_10481_641blv.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1107.8M)
Extracted 11.5942% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 21.7391% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 31.8841% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 42.029% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 52.1739% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 62.3188% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 72.4638% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 82.6087% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 92.7536% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1167.8M)
Number of Extracted Resistors     : 132
Number of Extracted Ground Cap.   : 130
Number of Extracted Coupling Cap. : 116
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: tsmc65_rc_corner_typ
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1151.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1159.828M)
<CMD> rcOut -spef OUTPUTS/lfsr4.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1159.8M)
<CMD> fit
child process exited abnormally

--------------------------------------------------------------------------------
Exiting Innovus on Mon Oct  6 14:16:18 2025
  Total CPU time:     0:10:49
  Total real time:    1:42:35
  Peak memory (main): 942.32MB


*** Memory Usage v#1 (Current mem = 1127.289M, initial mem = 251.484M) ***
*** Message Summary: 142 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:10:36, real=1:42:34, mem=1127.3M) ---
