Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7f86ddaa7dcb48e1a124265f2a770a98 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_3_behav xil_defaultlib.sim_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/ETERNITY/hw/hw.srcs/sources_1/new/car.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timediv
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.digital
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.sim_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_3_behav
