

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_output_layer_1'
================================================================
* Date:           Fri May 30 21:43:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1749|     1749|  13.992 us|  13.992 us|  1749|  1749|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                              |                                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                           Instance                                           |                                       Module                                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159  |matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s  |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_output_layer_loop1     |     1734|     1734|       578|          -|          -|     3|        no|
        | + matrix_vector_product_with_bias_output_layer_loop1_1  |      576|      576|         9|          -|          -|    64|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      62|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      205|     162|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     156|    -|
|Register             |        -|     -|      356|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      561|     380|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159  |matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s  |        0|   0|  205|  162|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                         |                                                                                   |        0|   0|  205|  162|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_242_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln102_fu_257_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln96_fu_210_p2    |         +|   0|  0|   9|           2|           1|
    |icmp_ln100_fu_236_p2  |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln96_fu_204_p2   |      icmp|   0|  0|   9|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  62|          26|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |activations12_0_fu_72  |   9|          2|   64|        128|
    |activations2_0_fu_68   |   9|          2|   64|        128|
    |activations_0_fu_76    |   9|          2|   64|        128|
    |add113_reg_147         |   9|          2|   64|        128|
    |ap_NS_fsm              |  65|         14|    1|         14|
    |grp_fu_171_ce          |   9|          2|    1|          2|
    |grp_fu_171_p0          |  14|          3|   64|        192|
    |grp_fu_171_p1          |  14|          3|   64|        192|
    |i_13_reg_136           |   9|          2|    7|         14|
    |j_fu_64                |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 156|         34|  395|        930|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                   | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |activations12_0_fu_72                                                                                      |  64|   0|   64|          0|
    |activations2_0_fu_68                                                                                       |  64|   0|   64|          0|
    |activations_0_fu_76                                                                                        |  64|   0|   64|          0|
    |add113_reg_147                                                                                             |  64|   0|   64|          0|
    |add_ln100_reg_399                                                                                          |   7|   0|    7|          0|
    |add_ln96_reg_371                                                                                           |   2|   0|    2|          0|
    |ap_CS_fsm                                                                                                  |  13|   0|   13|          0|
    |grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |i_13_reg_136                                                                                               |   7|   0|    7|          0|
    |j_6_reg_364                                                                                                |   2|   0|    2|          0|
    |j_fu_64                                                                                                    |   2|   0|    2|          0|
    |mul8_reg_424                                                                                               |  64|   0|   64|          0|
    |tmp_s_reg_376                                                                                              |   2|   0|    8|          6|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                      | 356|   0|  362|          6|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_0                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_1                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_2                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_din0           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_din1           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_opcode         |  out|    2|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_dout0          |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_ce             |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_1006_p_din0          |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_1006_p_din1          |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_1006_p_dout0         |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_1006_p_ce            |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|biases3_address0            |  out|    2|   ap_memory|                                         biases3|         array|
|biases3_ce0                 |  out|    1|   ap_memory|                                         biases3|         array|
|biases3_q0                  |   in|   64|   ap_memory|                                         biases3|         array|
|weights3_address0           |  out|    8|   ap_memory|                                        weights3|         array|
|weights3_ce0                |  out|    1|   ap_memory|                                        weights3|         array|
|weights3_q0                 |   in|   64|   ap_memory|                                        weights3|         array|
|p_read                      |   in|   64|     ap_none|                                          p_read|        scalar|
|p_read1                     |   in|   64|     ap_none|                                         p_read1|        scalar|
|p_read2                     |   in|   64|     ap_none|                                         p_read2|        scalar|
|input_activations_address0  |  out|    6|   ap_memory|                               input_activations|         array|
|input_activations_ce0       |  out|    1|   ap_memory|                               input_activations|         array|
|input_activations_q0        |   in|   64|   ap_memory|                               input_activations|         array|
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/backprop/backprop.c:94]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%activations2_0 = alloca i32 1"   --->   Operation 15 'alloca' 'activations2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%activations12_0 = alloca i32 1"   --->   Operation 16 'alloca' 'activations12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%activations_0 = alloca i32 1"   --->   Operation 17 'alloca' 'activations_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2"   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read14 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1"   --->   Operation 19 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_5 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read"   --->   Operation 20 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%activations2_2_loc = alloca i64 1"   --->   Operation 21 'alloca' 'activations2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activations12_2_loc = alloca i64 1"   --->   Operation 22 'alloca' 'activations12_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%activations_2_loc = alloca i64 1"   --->   Operation 23 'alloca' 'activations_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %p_read_5, i64 %activations_0"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %p_read14, i64 %activations12_0"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %p_read_4, i64 %activations2_0"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln94 = store i2 0, i2 %j" [data/benchmarks/backprop/backprop.c:94]   --->   Operation 29 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln96 = br void %matrix_vector_product_with_bias_output_layer_loop1_1" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 30 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_6 = load i2 %j" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 31 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.43ns)   --->   "%icmp_ln96 = icmp_eq  i2 %j_6, i2 3" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 32 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.43ns)   --->   "%add_ln96 = add i2 %j_6, i2 1" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 33 'add' 'add_ln96' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %matrix_vector_product_with_bias_output_layer_loop1_1.split, void %for.inc.i.preheader" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 34 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:97]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [data/benchmarks/backprop/backprop.c:104]   --->   Operation 36 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %j_6, i6 0" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln100 = br void %for.inc" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 38 'br' 'br_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%activations2_0_load = load i64 %activations2_0"   --->   Operation 39 'load' 'activations2_0_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%activations12_0_load = load i64 %activations12_0"   --->   Operation 40 'load' 'activations12_0_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%activations_0_load = load i64 %activations_0"   --->   Operation 41 'load' 'activations_0_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.38ns)   --->   "%call_ln0 = call void @matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_, i64 %activations_0_load, i64 %activations12_0_load, i64 %activations2_0_load, i64 %biases3, i64 %activations_2_loc, i64 %activations12_2_loc, i64 %activations2_2_loc"   --->   Operation 42 'call' 'call_ln0' <Predicate = (icmp_ln96)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i_13 = phi i7 %add_ln100, void %for.inc.split, i7 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 43 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 44 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%icmp_ln100 = icmp_eq  i7 %i_13, i7 64" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 45 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln100 = add i7 %i_13, i7 1" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 46 'add' 'add_ln100' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.split, void %for.inc12" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 47 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i7 %i_13" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 48 'zext' 'zext_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i7 %i_13" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 49 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln102 = add i8 %zext_ln100_1, i8 %tmp_s" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 50 'add' 'add_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %add_ln102" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 51 'zext' 'zext_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln102" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 52 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 53 'load' 'weights3_load' <Predicate = (!icmp_ln100)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input_activations_addr = getelementptr i64 %input_activations, i64 0, i64 %zext_ln100" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 54 'getelementptr' 'input_activations_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 55 'load' 'input_activations_load' <Predicate = (!icmp_ln100)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/1] (0.66ns)   --->   "%switch_ln102 = switch i2 %j_6, void %branch5, i2 0, void %for.inc12.for.inc129_crit_edge, i2 1, void %branch4" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 56 'switch' 'switch_ln102' <Predicate = (icmp_ln100)> <Delay = 0.66>
ST_3 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln102 = store i64 %add113, i64 %activations12_0" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 57 'store' 'store_ln102' <Predicate = (icmp_ln100 & j_6 == 1)> <Delay = 0.38>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc129" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 58 'br' 'br_ln102' <Predicate = (icmp_ln100 & j_6 == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln102 = store i64 %add113, i64 %activations_0" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 59 'store' 'store_ln102' <Predicate = (icmp_ln100 & j_6 == 0)> <Delay = 0.38>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc129" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 60 'br' 'br_ln102' <Predicate = (icmp_ln100 & j_6 == 0)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln102 = store i64 %add113, i64 %activations2_0" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 61 'store' 'store_ln102' <Predicate = (icmp_ln100 & j_6 != 0 & j_6 != 1)> <Delay = 0.38>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc129" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 62 'br' 'br_ln102' <Predicate = (icmp_ln100 & j_6 != 0 & j_6 != 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln94 = store i2 %add_ln96, i2 %j" [data/benchmarks/backprop/backprop.c:94]   --->   Operation 63 'store' 'store_ln94' <Predicate = (icmp_ln100)> <Delay = 0.38>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln96 = br void %matrix_vector_product_with_bias_output_layer_loop1_1" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 64 'br' 'br_ln96' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 65 [1/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 65 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i64 %weights3_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 66 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 67 'load' 'input_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 68 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln102, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 68 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 69 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln102, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 69 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 70 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln102, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 70 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 71 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln102, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 71 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 72 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 72 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 73 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 73 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 74 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 74 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:101]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/backprop/backprop.c:103]   --->   Operation 76 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 77 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 78 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_, i64 %activations_0_load, i64 %activations12_0_load, i64 %activations2_0_load, i64 %biases3, i64 %activations_2_loc, i64 %activations12_2_loc, i64 %activations2_2_loc"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%activations_2_loc_load = load i64 %activations_2_loc"   --->   Operation 80 'load' 'activations_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%activations12_2_loc_load = load i64 %activations12_2_loc"   --->   Operation 81 'load' 'activations12_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%activations2_2_loc_load = load i64 %activations2_2_loc"   --->   Operation 82 'load' 'activations2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%mrv = insertvalue i192 <undef>, i64 %activations_2_loc_load" [data/benchmarks/backprop/backprop.c:106]   --->   Operation 83 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i192 %mrv, i64 %activations12_2_loc_load" [data/benchmarks/backprop/backprop.c:106]   --->   Operation 84 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i192 %mrv_1, i64 %activations2_2_loc_load" [data/benchmarks/backprop/backprop.c:106]   --->   Operation 85 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln106 = ret i192 %mrv_2" [data/benchmarks/backprop/backprop.c:106]   --->   Operation 86 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 01111111111100]
activations2_0           (alloca           ) [ 01111111111100]
activations12_0          (alloca           ) [ 01111111111100]
activations_0            (alloca           ) [ 01111111111100]
p_read_4                 (read             ) [ 00000000000000]
p_read14                 (read             ) [ 00000000000000]
p_read_5                 (read             ) [ 00000000000000]
activations2_2_loc       (alloca           ) [ 00111111111111]
activations12_2_loc      (alloca           ) [ 00111111111111]
activations_2_loc        (alloca           ) [ 00111111111111]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
store_ln0                (store            ) [ 00000000000000]
store_ln0                (store            ) [ 00000000000000]
store_ln0                (store            ) [ 00000000000000]
store_ln94               (store            ) [ 00000000000000]
br_ln96                  (br               ) [ 00000000000000]
j_6                      (load             ) [ 00011111111100]
icmp_ln96                (icmp             ) [ 00111111111100]
add_ln96                 (add              ) [ 00011111111100]
br_ln96                  (br               ) [ 00000000000000]
speclooptripcount_ln97   (speclooptripcount) [ 00000000000000]
specloopname_ln104       (specloopname     ) [ 00000000000000]
tmp_s                    (bitconcatenate   ) [ 00011111111100]
br_ln100                 (br               ) [ 00111111111100]
activations2_0_load      (load             ) [ 00000000000010]
activations12_0_load     (load             ) [ 00000000000010]
activations_0_load       (load             ) [ 00000000000010]
i_13                     (phi              ) [ 00010000000000]
add113                   (phi              ) [ 00011111111100]
icmp_ln100               (icmp             ) [ 00111111111100]
add_ln100                (add              ) [ 00111111111100]
br_ln100                 (br               ) [ 00000000000000]
zext_ln100               (zext             ) [ 00000000000000]
zext_ln100_1             (zext             ) [ 00000000000000]
add_ln102                (add              ) [ 00000000000000]
zext_ln102               (zext             ) [ 00000000000000]
weights3_addr            (getelementptr    ) [ 00001000000000]
input_activations_addr   (getelementptr    ) [ 00001000000000]
switch_ln102             (switch           ) [ 00000000000000]
store_ln102              (store            ) [ 00000000000000]
br_ln102                 (br               ) [ 00000000000000]
store_ln102              (store            ) [ 00000000000000]
br_ln102                 (br               ) [ 00000000000000]
store_ln102              (store            ) [ 00000000000000]
br_ln102                 (br               ) [ 00000000000000]
store_ln94               (store            ) [ 00000000000000]
br_ln96                  (br               ) [ 00000000000000]
weights3_load            (load             ) [ 00000000000000]
bitcast_ln102            (bitcast          ) [ 00000111000000]
input_activations_load   (load             ) [ 00000111000000]
mul8                     (dmul             ) [ 00000000111100]
speclooptripcount_ln101  (speclooptripcount) [ 00000000000000]
specloopname_ln103       (specloopname     ) [ 00000000000000]
add                      (dadd             ) [ 00111111111100]
br_ln100                 (br               ) [ 00111111111100]
call_ln0                 (call             ) [ 00000000000000]
activations_2_loc_load   (load             ) [ 00000000000000]
activations12_2_loc_load (load             ) [ 00000000000000]
activations2_2_loc_load  (load             ) [ 00000000000000]
mrv                      (insertvalue      ) [ 00000000000000]
mrv_1                    (insertvalue      ) [ 00000000000000]
mrv_2                    (insertvalue      ) [ 00000000000000]
ret_ln106                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_activations">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="activations2_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations2_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="activations12_0_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations12_0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="activations_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="activations2_2_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations2_2_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="activations12_2_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations12_2_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="activations_2_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations_2_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_4_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read14_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_5_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weights3_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights3_load/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_activations_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_activations_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_activations_load/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_13_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_13 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_13_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_13/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="add113_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add113 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="add113_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="64" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add113/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="0"/>
<pin id="163" dir="0" index="3" bw="64" slack="0"/>
<pin id="164" dir="0" index="4" bw="64" slack="0"/>
<pin id="165" dir="0" index="5" bw="64" slack="1"/>
<pin id="166" dir="0" index="6" bw="64" slack="1"/>
<pin id="167" dir="0" index="7" bw="64" slack="1"/>
<pin id="168" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="5"/>
<pin id="173" dir="0" index="1" bw="64" slack="1"/>
<pin id="174" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/8 add_i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln94_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_6_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_6/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln96_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln96_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="activations2_0_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations2_0_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="activations12_0_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations12_0_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="activations_0_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations_0_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln100_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln100_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln100_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln100_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln102_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="1"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln102_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln102_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="2"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln102_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="2"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln102_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="2"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln94_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="1"/>
<pin id="284" dir="0" index="1" bw="2" slack="2"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="bitcast_ln102_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln102/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="activations_2_loc_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="3"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations_2_loc_load/13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="activations12_2_loc_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="3"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations12_2_loc_load/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="activations2_2_loc_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="3"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations2_2_loc_load/13 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mrv_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="192" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mrv_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="192" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mrv_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="192" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/13 "/>
</bind>
</comp>

<comp id="318" class="1005" name="j_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="325" class="1005" name="activations2_0_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations2_0 "/>
</bind>
</comp>

<comp id="332" class="1005" name="activations12_0_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations12_0 "/>
</bind>
</comp>

<comp id="339" class="1005" name="activations_0_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations_0 "/>
</bind>
</comp>

<comp id="346" class="1005" name="activations2_2_loc_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations2_2_loc "/>
</bind>
</comp>

<comp id="352" class="1005" name="activations12_2_loc_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations12_2_loc "/>
</bind>
</comp>

<comp id="358" class="1005" name="activations_2_loc_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations_2_loc "/>
</bind>
</comp>

<comp id="364" class="1005" name="j_6_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="1"/>
<pin id="366" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="371" class="1005" name="add_ln96_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_s_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="381" class="1005" name="activations2_0_load_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations2_0_load "/>
</bind>
</comp>

<comp id="386" class="1005" name="activations12_0_load_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations12_0_load "/>
</bind>
</comp>

<comp id="391" class="1005" name="activations_0_load_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations_0_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln100_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="404" class="1005" name="weights3_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="input_activations_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="1"/>
<pin id="411" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_activations_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="bitcast_ln102_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln102 "/>
</bind>
</comp>

<comp id="419" class="1005" name="input_activations_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_activations_load "/>
</bind>
</comp>

<comp id="424" class="1005" name="mul8_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="429" class="1005" name="add_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="175"><net_src comp="147" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="130" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="104" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="98" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="92" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="201" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="240"><net_src comp="140" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="140" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="140" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="256"><net_src comp="140" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="271"><net_src comp="151" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="151" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="151" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="117" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="291" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="294" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="297" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="64" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="328"><net_src comp="68" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="335"><net_src comp="72" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="342"><net_src comp="76" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="349"><net_src comp="80" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="159" pin=7"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="355"><net_src comp="84" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="361"><net_src comp="88" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="367"><net_src comp="201" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="210" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="379"><net_src comp="216" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="384"><net_src comp="224" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="389"><net_src comp="228" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="394"><net_src comp="232" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="402"><net_src comp="242" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="407"><net_src comp="110" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="412"><net_src comp="123" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="417"><net_src comp="286" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="422"><net_src comp="130" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="427"><net_src comp="176" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="432"><net_src comp="171" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: biases3 | {}
	Port: weights3 | {}
 - Input state : 
	Port: matrix_vector_product_with_bias_output_layer.1 : biases3 | {2 12 }
	Port: matrix_vector_product_with_bias_output_layer.1 : weights3 | {3 4 }
	Port: matrix_vector_product_with_bias_output_layer.1 : p_read | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1 : p_read1 | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1 : p_read2 | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1 : input_activations | {3 4 }
  - Chain level:
	State 1
		store_ln94 : 1
	State 2
		icmp_ln96 : 1
		add_ln96 : 1
		br_ln96 : 2
		tmp_s : 1
		call_ln0 : 1
	State 3
		icmp_ln100 : 1
		add_ln100 : 1
		br_ln100 : 2
		zext_ln100 : 1
		zext_ln100_1 : 1
		add_ln102 : 2
		zext_ln102 : 3
		weights3_addr : 4
		weights3_load : 5
		input_activations_addr : 2
		input_activations_load : 3
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
	State 4
		bitcast_ln102 : 1
		mul8 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln106 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                        Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159 |    3    |  1.161  |   757   |   767   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                                          grp_fu_171                                          |    3    |    0    |   430   |   708   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                                          grp_fu_176                                          |    8    |    0    |   275   |   108   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        add_ln96_fu_210                                       |    0    |    0    |    0    |    9    |
|    add   |                                       add_ln100_fu_242                                       |    0    |    0    |    0    |    14   |
|          |                                       add_ln102_fu_257                                       |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                       icmp_ln96_fu_204                                       |    0    |    0    |    0    |    9    |
|          |                                       icmp_ln100_fu_236                                      |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      p_read_4_read_fu_92                                     |    0    |    0    |    0    |    0    |
|   read   |                                      p_read14_read_fu_98                                     |    0    |    0    |    0    |    0    |
|          |                                     p_read_5_read_fu_104                                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                         tmp_s_fu_216                                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       zext_ln100_fu_248                                      |    0    |    0    |    0    |    0    |
|   zext   |                                      zext_ln100_1_fu_253                                     |    0    |    0    |    0    |    0    |
|          |                                       zext_ln102_fu_262                                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                          mrv_fu_300                                          |    0    |    0    |    0    |    0    |
|insertvalue|                                         mrv_1_fu_306                                         |    0    |    0    |    0    |    0    |
|          |                                         mrv_2_fu_312                                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                              |    14   |  1.161  |   1462  |   1644  |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| activations12_0_load_reg_386 |   64   |
|    activations12_0_reg_332   |   64   |
|  activations12_2_loc_reg_352 |   64   |
|  activations2_0_load_reg_381 |   64   |
|    activations2_0_reg_325    |   64   |
|  activations2_2_loc_reg_346  |   64   |
|  activations_0_load_reg_391  |   64   |
|     activations_0_reg_339    |   64   |
|   activations_2_loc_reg_358  |   64   |
|        add113_reg_147        |   64   |
|       add_ln100_reg_399      |    7   |
|       add_ln96_reg_371       |    2   |
|          add_reg_429         |   64   |
|     bitcast_ln102_reg_414    |   64   |
|         i_13_reg_136         |    7   |
|input_activations_addr_reg_409|    6   |
|input_activations_load_reg_419|   64   |
|          j_6_reg_364         |    2   |
|           j_reg_318          |    2   |
|         mul8_reg_424         |   64   |
|         tmp_s_reg_376        |    8   |
|     weights3_addr_reg_404    |    8   |
+------------------------------+--------+
|             Total            |   938  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       grp_access_fu_117                                      |  p0  |   2  |   8  |   16   ||    9    |
|                                       grp_access_fu_130                                      |  p0  |   2  |   6  |   12   ||    9    |
|                                        add113_reg_147                                        |  p0  |   2  |  64  |   128  ||    9    |
| grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159 |  p1  |   2  |  64  |   128  ||    9    |
| grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159 |  p2  |   2  |  64  |   128  ||    9    |
| grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159 |  p3  |   2  |  64  |   128  ||    9    |
|                                          grp_fu_176                                          |  p0  |   2  |  64  |   128  ||    9    |
|                                          grp_fu_176                                          |  p1  |   2  |  64  |   128  ||    9    |
|----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Total                                            |      |      |      |   796  ||  3.096  ||    72   |
|----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    1   |  1462  |  1644  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   938  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    4   |  2400  |  1716  |
+-----------+--------+--------+--------+--------+
