TimeQuest Timing Analyzer report for Mod_Teste
Thu Jun 01 09:01:49 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'f_div:comb_77|clk_out'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'f_div:comb_77|clk_out'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'f_div:comb_77|clk_out'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'f_div:comb_77|clk_out'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'f_div:comb_77|clk_out'
 32. Fast Model Minimum Pulse Width: 'CLOCK_50'
 33. Fast Model Minimum Pulse Width: 'f_div:comb_77|clk_out'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; Clock Name            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                   ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; CLOCK_50              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }              ;
; f_div:comb_77|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { f_div:comb_77|clk_out } ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+


+------------------------------------------------------------+
; Slow Model Fmax Summary                                    ;
+-----------+-----------------+-----------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name            ; Note ;
+-----------+-----------------+-----------------------+------+
; 83.35 MHz ; 83.35 MHz       ; CLOCK_50              ;      ;
; 96.42 MHz ; 96.42 MHz       ; f_div:comb_77|clk_out ;      ;
+-----------+-----------------+-----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow Model Setup Summary                        ;
+-----------------------+---------+---------------+
; Clock                 ; Slack   ; End Point TNS ;
+-----------------------+---------+---------------+
; f_div:comb_77|clk_out ; -12.196 ; -931.215      ;
; CLOCK_50              ; -10.998 ; -376.721      ;
+-----------------------+---------+---------------+


+------------------------------------------------+
; Slow Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; CLOCK_50              ; -2.537 ; -2.537        ;
; f_div:comb_77|clk_out ; 1.358  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Slow Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; CLOCK_50              ; -2.000 ; -230.916      ;
; f_div:comb_77|clk_out ; -0.500 ; -80.000       ;
+-----------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'f_div:comb_77|clk_out'                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node                          ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-----------------------+--------------+------------+------------+
; -12.196 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.415      ; 13.647     ;
; -12.196 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.415      ; 13.647     ;
; -12.196 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.415      ; 13.647     ;
; -12.196 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.415      ; 13.647     ;
; -12.196 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.415      ; 13.647     ;
; -12.196 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.415      ; 13.647     ;
; -12.196 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.415      ; 13.647     ;
; -12.196 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.415      ; 13.647     ;
; -12.144 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.575     ;
; -12.144 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.575     ;
; -12.144 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.575     ;
; -12.144 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.575     ;
; -12.144 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.575     ;
; -12.144 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.575     ;
; -12.144 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.575     ;
; -12.144 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.575     ;
; -12.143 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.384      ; 13.563     ;
; -12.143 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.384      ; 13.563     ;
; -12.143 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.384      ; 13.563     ;
; -12.143 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.384      ; 13.563     ;
; -12.143 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.384      ; 13.563     ;
; -12.143 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.384      ; 13.563     ;
; -12.143 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.384      ; 13.563     ;
; -12.143 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.384      ; 13.563     ;
; -12.126 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.394      ; 13.556     ;
; -12.126 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.394      ; 13.556     ;
; -12.126 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.394      ; 13.556     ;
; -12.126 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.394      ; 13.556     ;
; -12.126 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.394      ; 13.556     ;
; -12.126 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.394      ; 13.556     ;
; -12.126 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.394      ; 13.556     ;
; -12.126 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.394      ; 13.556     ;
; -12.115 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.413      ; 13.564     ;
; -12.115 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.413      ; 13.564     ;
; -12.115 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.413      ; 13.564     ;
; -12.115 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.413      ; 13.564     ;
; -12.115 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.413      ; 13.564     ;
; -12.115 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.413      ; 13.564     ;
; -12.115 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.413      ; 13.564     ;
; -12.115 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.413      ; 13.564     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.110 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.533     ;
; -12.082 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.508     ;
; -12.082 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.508     ;
; -12.082 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.508     ;
; -12.082 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.508     ;
; -12.082 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.508     ;
; -12.082 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.508     ;
; -12.082 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.508     ;
; -12.082 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.508     ;
; -12.081 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.507     ;
; -12.081 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.507     ;
; -12.081 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.507     ;
; -12.081 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.507     ;
; -12.081 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.507     ;
; -12.081 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.507     ;
; -12.081 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.507     ;
; -12.081 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.390      ; 13.507     ;
; -12.069 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.492     ;
; -12.069 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.492     ;
; -12.069 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.492     ;
; -12.069 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.492     ;
; -12.069 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.492     ;
; -12.069 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.492     ;
; -12.069 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.492     ;
; -12.069 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.492     ;
; -12.064 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.495     ;
; -12.064 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.495     ;
; -12.064 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.495     ;
; -12.064 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.495     ;
; -12.064 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.495     ;
; -12.064 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.495     ;
; -12.064 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.495     ;
; -12.064 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.495     ;
; -12.050 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.473     ;
; -12.050 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.473     ;
; -12.050 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.473     ;
; -12.050 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.473     ;
; -12.050 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.473     ;
; -12.050 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.473     ;
; -12.050 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.473     ;
; -12.050 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.387      ; 13.473     ;
; -12.043 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[1][1] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.474     ;
; -12.043 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[1][1] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.474     ;
; -12.043 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[1][1] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.474     ;
; -12.043 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[1][1] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.395      ; 13.474     ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                       ;
+---------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -10.998 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 11.962     ;
; -10.998 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 11.962     ;
; -10.998 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 11.962     ;
; -10.998 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 11.962     ;
; -10.998 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 11.962     ;
; -10.998 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 11.962     ;
; -10.998 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 11.962     ;
; -10.998 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 11.962     ;
; -9.704  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.668     ;
; -9.704  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.668     ;
; -9.704  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.668     ;
; -9.704  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.668     ;
; -9.704  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.668     ;
; -9.704  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.668     ;
; -9.704  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.668     ;
; -9.704  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.668     ;
; -9.626  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.590     ;
; -9.626  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.590     ;
; -9.626  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.590     ;
; -9.626  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.590     ;
; -9.626  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.590     ;
; -9.626  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.590     ;
; -9.626  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.590     ;
; -9.626  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.590     ;
; -9.576  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.540     ;
; -9.576  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.540     ;
; -9.576  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.540     ;
; -9.576  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.540     ;
; -9.576  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.540     ;
; -9.576  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.540     ;
; -9.576  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.540     ;
; -9.576  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.540     ;
; -9.505  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.469     ;
; -9.505  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.469     ;
; -9.505  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.469     ;
; -9.505  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.469     ;
; -9.505  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.469     ;
; -9.505  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.469     ;
; -9.505  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.469     ;
; -9.505  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.469     ;
; -9.390  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.354     ;
; -9.390  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.354     ;
; -9.390  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.354     ;
; -9.390  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.354     ;
; -9.390  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.354     ;
; -9.390  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.354     ;
; -9.390  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.354     ;
; -9.390  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.354     ;
; -9.264  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.228     ;
; -9.264  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.228     ;
; -9.264  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.228     ;
; -9.264  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.228     ;
; -9.264  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.228     ;
; -9.264  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.228     ;
; -9.264  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.228     ;
; -9.264  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.228     ;
; -9.156  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.120     ;
; -9.156  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.120     ;
; -9.156  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.120     ;
; -9.156  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.120     ;
; -9.156  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.120     ;
; -9.156  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.120     ;
; -9.156  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.120     ;
; -9.156  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.120     ;
; -9.097  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.061     ;
; -9.097  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.061     ;
; -9.097  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.061     ;
; -9.097  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.061     ;
; -9.097  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.061     ;
; -9.097  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.061     ;
; -9.097  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.061     ;
; -9.097  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50              ; CLOCK_50    ; 1.000        ; -0.001     ; 10.061     ;
; -8.727  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; 0.002      ; 9.694      ;
; -8.727  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; 0.002      ; 9.694      ;
; -8.727  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; 0.002      ; 9.694      ;
; -8.727  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; 0.002      ; 9.694      ;
; -8.727  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; 0.002      ; 9.694      ;
; -8.727  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; 0.002      ; 9.694      ;
; -8.727  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; 0.002      ; 9.694      ;
; -8.727  ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50              ; CLOCK_50    ; 1.000        ; 0.002      ; 9.694      ;
; -8.173  ; RegisterFile:reg1|register[6][0]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.394     ; 8.744      ;
; -8.031  ; RegisterFile:reg1|register[7][0]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.394     ; 8.602      ;
; -7.957  ; RegisterFile:reg1|register[1][1]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 8.526      ;
; -7.934  ; RegisterFile:reg1|register[4][0]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 8.503      ;
; -7.916  ; RegisterFile:reg1|register[6][1]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.395     ; 8.486      ;
; -7.914  ; RegisterFile:reg1|register[2][3]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.414     ; 8.465      ;
; -7.871  ; RegisterFile:reg1|register[6][3]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.389     ; 8.447      ;
; -7.836  ; RegisterFile:reg1|register[4][2]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 8.405      ;
; -7.823  ; RegisterFile:reg1|register[4][1]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 8.392      ;
; -7.821  ; RegisterFile:reg1|register[6][2]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.389     ; 8.397      ;
; -7.788  ; RegisterFile:reg1|register[4][5]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.391     ; 8.362      ;
; -7.783  ; RegisterFile:reg1|register[2][1]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.414     ; 8.334      ;
; -7.781  ; RegisterFile:reg1|register[1][0]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.388     ; 8.358      ;
; -7.757  ; RegisterFile:reg1|register[0][0]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 8.326      ;
; -7.752  ; RegisterFile:reg1|register[0][2]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 8.321      ;
; -7.744  ; RegisterFile:reg1|register[2][2]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.414     ; 8.295      ;
; -7.731  ; RegisterFile:reg1|register[5][1]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.389     ; 8.307      ;
; -7.725  ; RegisterFile:reg1|register[2][0]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.414     ; 8.276      ;
; -7.723  ; RegisterFile:reg1|register[4][3]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 8.292      ;
; -7.720  ; RegisterFile:reg1|register[0][3]                                                                                    ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; f_div:comb_77|clk_out ; CLOCK_50    ; 1.000        ; -0.396     ; 8.289      ;
+---------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                   ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -2.537 ; f_div:comb_77|clk_out                     ; f_div:comb_77|clk_out                     ; f_div:comb_77|clk_out ; CLOCK_50    ; 0.000        ; 2.678      ; 0.657      ;
; -2.037 ; f_div:comb_77|clk_out                     ; f_div:comb_77|clk_out                     ; f_div:comb_77|clk_out ; CLOCK_50    ; -0.500       ; 2.678      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.523  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.526  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.531  ; f_div:comb_77|clk_temp[31]                ; f_div:comb_77|clk_temp[31]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.536  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.539  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.551  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.554  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.820      ;
; 0.565  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.831      ;
; 0.565  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.831      ;
; 0.665  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.676  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.942      ;
; 0.712  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.978      ;
; 0.714  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.980      ;
; 0.726  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|mLCD_DATA[0]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.992      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; f_div:comb_77|clk_temp[15]                ; f_div:comb_77|clk_temp[15]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; f_div:comb_77|clk_temp[23]                ; f_div:comb_77|clk_temp[23]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.800  ; f_div:comb_77|clk_temp[1]                 ; f_div:comb_77|clk_temp[1]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.800  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; f_div:comb_77|clk_temp[9]                 ; f_div:comb_77|clk_temp[9]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.805  ; f_div:comb_77|clk_temp[17]                ; f_div:comb_77|clk_temp[17]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; f_div:comb_77|clk_temp[2]                 ; f_div:comb_77|clk_temp[2]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; f_div:comb_77|clk_temp[4]                 ; f_div:comb_77|clk_temp[4]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; f_div:comb_77|clk_temp[7]                 ; f_div:comb_77|clk_temp[7]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; f_div:comb_77|clk_temp[25]                ; f_div:comb_77|clk_temp[25]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; f_div:comb_77|clk_temp[27]                ; f_div:comb_77|clk_temp[27]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; f_div:comb_77|clk_temp[29]                ; f_div:comb_77|clk_temp[29]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; f_div:comb_77|clk_temp[30]                ; f_div:comb_77|clk_temp[30]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.808  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.828  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.829  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.095      ;
; 0.832  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.834  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.835  ; f_div:comb_77|clk_temp[3]                 ; f_div:comb_77|clk_temp[3]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; f_div:comb_77|clk_temp[5]                 ; f_div:comb_77|clk_temp[5]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; f_div:comb_77|clk_temp[8]                 ; f_div:comb_77|clk_temp[8]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; f_div:comb_77|clk_temp[10]                ; f_div:comb_77|clk_temp[10]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; f_div:comb_77|clk_temp[26]                ; f_div:comb_77|clk_temp[26]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; f_div:comb_77|clk_temp[28]                ; f_div:comb_77|clk_temp[28]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[0]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.858  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.860  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.126      ;
; 0.860  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.126      ;
; 0.862  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.128      ;
; 0.865  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.131      ;
; 0.869  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.996  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 1.019  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.285      ;
; 1.020  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.286      ;
; 1.027  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.293      ;
; 1.030  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.296      ;
; 1.056  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.322      ;
; 1.064  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.330      ;
; 1.075  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.001      ; 1.342      ;
; 1.082  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.348      ;
; 1.088  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.354      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000000             ; LCD_TEST:MyLCD|mLCD_DATA[3]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.173  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.439      ;
; 1.183  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.449      ;
; 1.183  ; f_div:comb_77|clk_temp[1]                 ; f_div:comb_77|clk_temp[2]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.449      ;
; 1.184  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.184  ; f_div:comb_77|clk_temp[9]                 ; f_div:comb_77|clk_temp[10]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.189  ; f_div:comb_77|clk_temp[30]                ; f_div:comb_77|clk_temp[31]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; f_div:comb_77|clk_temp[29]                ; f_div:comb_77|clk_temp[30]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; f_div:comb_77|clk_temp[2]                 ; f_div:comb_77|clk_temp[3]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; f_div:comb_77|clk_temp[4]                 ; f_div:comb_77|clk_temp[5]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; f_div:comb_77|clk_temp[25]                ; f_div:comb_77|clk_temp[26]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; f_div:comb_77|clk_temp[27]                ; f_div:comb_77|clk_temp[28]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.191  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.457      ;
; 1.192  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.193  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.194  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.460      ;
; 1.196  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'f_div:comb_77|clk_out'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                              ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 1.358 ; RegisterFile:reg1|register[5][0]                                                                                    ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 1.623      ;
; 1.374 ; RegisterFile:reg1|register[0][0]                                                                                    ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 1.639      ;
; 1.636 ; RegisterFile:reg1|register[0][1]                                                                                    ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 1.901      ;
; 1.637 ; RegisterFile:reg1|register[7][1]                                                                                    ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 1.902      ;
; 1.723 ; RegisterFile:reg1|register[3][1]                                                                                    ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 1.990      ;
; 1.856 ; RegisterFile:reg1|register[3][0]                                                                                    ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 2.123      ;
; 1.953 ; RegisterFile:reg1|register[2][0]                                                                                    ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.019     ; 2.200      ;
; 1.986 ; RegisterFile:reg1|register[5][1]                                                                                    ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.006      ; 2.258      ;
; 2.009 ; RegisterFile:reg1|register[1][0]                                                                                    ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.007      ; 2.282      ;
; 2.038 ; RegisterFile:reg1|register[2][1]                                                                                    ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.019     ; 2.285      ;
; 2.043 ; RegisterFile:reg1|register[1][1]                                                                                    ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 2.308      ;
; 2.078 ; RegisterFile:reg1|register[4][1]                                                                                    ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 2.343      ;
; 2.162 ; RegisterFile:reg1|register[4][0]                                                                                    ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 2.427      ;
; 2.171 ; RegisterFile:reg1|register[6][1]                                                                                    ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 2.437      ;
; 2.235 ; RegisterFile:reg1|register[7][3]                                                                                    ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.023     ; 2.478      ;
; 2.259 ; RegisterFile:reg1|register[7][0]                                                                                    ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 2.526      ;
; 2.395 ; RegisterFile:reg1|register[7][7]                                                                                    ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 2.661      ;
; 2.401 ; RegisterFile:reg1|register[6][0]                                                                                    ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 2.668      ;
; 2.460 ; PC:pc1|PC[7]                                                                                                        ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 2.726      ;
; 2.508 ; RegisterFile:reg1|register[7][5]                                                                                    ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.028      ; 2.802      ;
; 2.587 ; RegisterFile:reg1|register[3][3]                                                                                    ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.005      ; 2.858      ;
; 2.613 ; RegisterFile:reg1|register[3][5]                                                                                    ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.025      ; 2.904      ;
; 2.643 ; RegisterFile:reg1|register[7][2]                                                                                    ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.023     ; 2.886      ;
; 2.723 ; PC:pc1|PC[5]                                                                                                        ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 2.989      ;
; 2.775 ; RegisterFile:reg1|register[5][6]                                                                                    ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.028      ; 3.069      ;
; 2.788 ; PC:pc1|PC[6]                                                                                                        ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.054      ;
; 2.796 ; PC:pc1|PC[3]                                                                                                        ; PC:pc1|PC[3]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.062      ;
; 2.878 ; RegisterFile:reg1|register[5][5]                                                                                    ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.028      ; 3.172      ;
; 2.896 ; RegisterFile:reg1|register[4][5]                                                                                    ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.025      ; 3.187      ;
; 2.918 ; PC:pc1|PC[2]                                                                                                        ; PC:pc1|PC[2]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.184      ;
; 2.976 ; RegisterFile:reg1|register[0][5]                                                                                    ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.024      ; 3.266      ;
; 2.977 ; PC:pc1|PC[1]                                                                                                        ; PC:pc1|PC[1]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.243      ;
; 2.979 ; RegisterFile:reg1|register[1][3]                                                                                    ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.005      ; 3.250      ;
; 3.005 ; RegisterFile:reg1|register[2][5]                                                                                    ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.025      ; 3.296      ;
; 3.042 ; RegisterFile:reg1|register[4][2]                                                                                    ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.003     ; 3.305      ;
; 3.072 ; RegisterFile:reg1|register[5][2]                                                                                    ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.004      ; 3.342      ;
; 3.102 ; RegisterFile:reg1|register[4][3]                                                                                    ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.003     ; 3.365      ;
; 3.115 ; PC:pc1|PC[6]                                                                                                        ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.381      ;
; 3.125 ; RegisterFile:reg1|register[5][3]                                                                                    ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.004      ; 3.395      ;
; 3.144 ; RegisterFile:reg1|register[3][2]                                                                                    ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.023     ; 3.387      ;
; 3.170 ; RegisterFile:reg1|register[1][2]                                                                                    ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.003     ; 3.433      ;
; 3.175 ; PC:pc1|PC[5]                                                                                                        ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.441      ;
; 3.183 ; PC:pc1|PC[2]                                                                                                        ; PC:pc1|PC[3]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.449      ;
; 3.190 ; PC:pc1|PC[5]                                                                                                        ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.456      ;
; 3.234 ; PC:pc1|PC[1]                                                                                                        ; PC:pc1|PC[3]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.500      ;
; 3.236 ; RegisterFile:reg1|register[3][7]                                                                                    ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.025      ; 3.527      ;
; 3.281 ; PC:pc1|PC[3]                                                                                                        ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.547      ;
; 3.281 ; PC:pc1|PC[1]                                                                                                        ; PC:pc1|PC[2]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.547      ;
; 3.288 ; PC:pc1|PC[0]                                                                                                        ; PC:pc1|PC[0]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.554      ;
; 3.296 ; RegisterFile:reg1|register[6][7]                                                                                    ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.025      ; 3.587      ;
; 3.318 ; RegisterFile:reg1|register[6][5]                                                                                    ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.025      ; 3.609      ;
; 3.350 ; RegisterFile:reg1|register[2][6]                                                                                    ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.025      ; 3.641      ;
; 3.356 ; PC:pc1|PC[2]                                                                                                        ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.622      ;
; 3.365 ; RegisterFile:reg1|register[4][6]                                                                                    ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.025      ; 3.656      ;
; 3.387 ; RegisterFile:reg1|register[1][5]                                                                                    ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.021      ; 3.674      ;
; 3.407 ; PC:pc1|PC[1]                                                                                                        ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.673      ;
; 3.418 ; PC:pc1|PC[3]                                                                                                        ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.684      ;
; 3.423 ; RegisterFile:reg1|register[7][6]                                                                                    ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.028      ; 3.717      ;
; 3.433 ; PC:pc1|PC[3]                                                                                                        ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.699      ;
; 3.472 ; RegisterFile:reg1|register[2][2]                                                                                    ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.021     ; 3.717      ;
; 3.486 ; RegisterFile:reg1|register[5][4]                                                                                    ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 3.751      ;
; 3.493 ; PC:pc1|PC[2]                                                                                                        ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.759      ;
; 3.500 ; PC:pc1|PC[4]                                                                                                        ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.766      ;
; 3.508 ; PC:pc1|PC[2]                                                                                                        ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.774      ;
; 3.532 ; PC:pc1|PC[3]                                                                                                        ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.020      ; 3.818      ;
; 3.542 ; RegisterFile:reg1|register[3][6]                                                                                    ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.002      ; 3.810      ;
; 3.544 ; PC:pc1|PC[1]                                                                                                        ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.810      ;
; 3.559 ; PC:pc1|PC[1]                                                                                                        ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 3.825      ;
; 3.566 ; PC:pc1|PC[4]                                                                                                        ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.020     ; 3.812      ;
; 3.606 ; PC:pc1|PC[0]                                                                                                        ; PC:pc1|PC[3]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 3.868      ;
; 3.607 ; RegisterFile:reg1|register[0][6]                                                                                    ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.024      ; 3.897      ;
; 3.607 ; PC:pc1|PC[2]                                                                                                        ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.020      ; 3.893      ;
; 3.611 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[1]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.266      ;
; 3.611 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc1|PC[1]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.266      ;
; 3.611 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc1|PC[1]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.266      ;
; 3.611 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc1|PC[1]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.266      ;
; 3.611 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc1|PC[1]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.266      ;
; 3.611 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc1|PC[1]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.266      ;
; 3.611 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc1|PC[1]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.266      ;
; 3.611 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc1|PC[1]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.266      ;
; 3.621 ; RegisterFile:reg1|register[0][2]                                                                                    ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.003     ; 3.884      ;
; 3.624 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc1|PC[5]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.279      ;
; 3.624 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc1|PC[5]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.279      ;
; 3.624 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc1|PC[5]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.279      ;
; 3.624 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc1|PC[5]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.279      ;
; 3.624 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc1|PC[5]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.279      ;
; 3.624 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc1|PC[5]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.279      ;
; 3.624 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc1|PC[5]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.279      ;
; 3.624 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc1|PC[5]                         ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.389      ; 4.279      ;
; 3.639 ; RegisterFile:reg1|register[0][3]                                                                                    ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.003     ; 3.902      ;
; 3.653 ; PC:pc1|PC[0]                                                                                                        ; PC:pc1|PC[2]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 3.915      ;
; 3.658 ; PC:pc1|PC[1]                                                                                                        ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.020      ; 3.944      ;
; 3.661 ; PC:pc1|PC[0]                                                                                                        ; PC:pc1|PC[1]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 3.923      ;
; 3.690 ; RegisterFile:reg1|register[6][2]                                                                                    ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.004      ; 3.960      ;
; 3.703 ; PC:pc1|PC[4]                                                                                                        ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.020     ; 3.949      ;
; 3.718 ; PC:pc1|PC[4]                                                                                                        ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.020     ; 3.964      ;
; 3.736 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Parallel_Out:para_out|registrador[1] ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.394      ; 4.396      ;
; 3.736 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Parallel_Out:para_out|registrador[1] ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.394      ; 4.396      ;
; 3.736 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Parallel_Out:para_out|registrador[1] ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.394      ; 4.396      ;
; 3.736 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Parallel_Out:para_out|registrador[1] ; CLOCK_50              ; f_div:comb_77|clk_out ; 0.000        ; 0.394      ; 4.396      ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'f_div:comb_77|clk_out'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[4][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[4][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[4][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[4][1]     ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; KEY[*]    ; f_div:comb_77|clk_out ; 8.810 ; 8.810 ; Rise       ; f_div:comb_77|clk_out ;
;  KEY[3]   ; f_div:comb_77|clk_out ; 8.810 ; 8.810 ; Rise       ; f_div:comb_77|clk_out ;
; SW[*]     ; f_div:comb_77|clk_out ; 1.722 ; 1.722 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[0]    ; f_div:comb_77|clk_out ; 1.370 ; 1.370 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[1]    ; f_div:comb_77|clk_out ; 1.382 ; 1.382 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[2]    ; f_div:comb_77|clk_out ; 1.722 ; 1.722 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[3]    ; f_div:comb_77|clk_out ; 1.434 ; 1.434 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[4]    ; f_div:comb_77|clk_out ; 1.123 ; 1.123 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[5]    ; f_div:comb_77|clk_out ; 1.161 ; 1.161 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[6]    ; f_div:comb_77|clk_out ; 1.401 ; 1.401 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[7]    ; f_div:comb_77|clk_out ; 0.845 ; 0.845 ; Rise       ; f_div:comb_77|clk_out ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; KEY[*]    ; f_div:comb_77|clk_out ; -4.177 ; -4.177 ; Rise       ; f_div:comb_77|clk_out ;
;  KEY[3]   ; f_div:comb_77|clk_out ; -4.177 ; -4.177 ; Rise       ; f_div:comb_77|clk_out ;
; SW[*]     ; f_div:comb_77|clk_out ; 0.634  ; 0.634  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[0]    ; f_div:comb_77|clk_out ; -0.384 ; -0.384 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[1]    ; f_div:comb_77|clk_out ; -0.272 ; -0.272 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[2]    ; f_div:comb_77|clk_out ; -0.211 ; -0.211 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[3]    ; f_div:comb_77|clk_out ; 0.141  ; 0.141  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[4]    ; f_div:comb_77|clk_out ; -0.001 ; -0.001 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[5]    ; f_div:comb_77|clk_out ; 0.117  ; 0.117  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[6]    ; f_div:comb_77|clk_out ; -0.645 ; -0.645 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[7]    ; f_div:comb_77|clk_out ; 0.634  ; 0.634  ; Rise       ; f_div:comb_77|clk_out ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 8.382  ; 8.382  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.235  ; 8.235  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.048  ; 8.048  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.758  ; 7.758  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.876  ; 7.876  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.785  ; 7.785  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.052  ; 8.052  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.382  ; 8.382  ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 8.078  ; 8.078  ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 7.551  ; 7.551  ; Rise       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 14.878 ; 14.878 ; Rise       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 14.878 ; 14.878 ; Rise       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 13.707 ; 13.707 ; Rise       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 14.828 ; 14.828 ; Rise       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 14.211 ; 14.211 ; Rise       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 13.017 ; 13.017 ; Rise       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 14.160 ; 14.160 ; Rise       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 14.353 ; 14.353 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 7.758  ; 7.758  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.235  ; 8.235  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.048  ; 8.048  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.758  ; 7.758  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.876  ; 7.876  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.785  ; 7.785  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.052  ; 8.052  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.382  ; 8.382  ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 8.078  ; 8.078  ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 7.551  ; 7.551  ; Rise       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 12.162 ; 12.162 ; Rise       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 12.162 ; 12.162 ; Rise       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 13.234 ; 13.234 ; Rise       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 13.368 ; 13.368 ; Rise       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 13.388 ; 13.388 ; Rise       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 12.572 ; 12.572 ; Rise       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 12.671 ; 12.671 ; Rise       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 12.467 ; 12.467 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[0]     ;    ; 9.216 ; 9.216 ;    ;
; KEY[3]     ; LEDG[2]     ;    ; 9.325 ; 9.325 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[0]     ;    ; 9.216 ; 9.216 ;    ;
; KEY[3]     ; LEDG[2]     ;    ; 9.325 ; 9.325 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------+
; Fast Model Setup Summary                       ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; f_div:comb_77|clk_out ; -5.452 ; -417.450      ;
; CLOCK_50              ; -4.852 ; -128.251      ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Fast Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; CLOCK_50              ; -1.582 ; -1.582        ;
; f_div:comb_77|clk_out ; 0.630  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Fast Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; CLOCK_50              ; -2.000 ; -230.916      ;
; f_div:comb_77|clk_out ; -0.500 ; -80.000       ;
+-----------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'f_div:comb_77|clk_out'                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                          ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-----------------------+--------------+------------+------------+
; -5.452 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.585      ;
; -5.452 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.585      ;
; -5.452 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.585      ;
; -5.452 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.585      ;
; -5.452 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.585      ;
; -5.452 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.585      ;
; -5.452 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.585      ;
; -5.452 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[4][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.585      ;
; -5.445 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.091      ; 6.568      ;
; -5.445 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.091      ; 6.568      ;
; -5.445 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.091      ; 6.568      ;
; -5.445 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.091      ; 6.568      ;
; -5.445 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.091      ; 6.568      ;
; -5.445 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.091      ; 6.568      ;
; -5.445 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.091      ; 6.568      ;
; -5.445 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[5][7] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.091      ; 6.568      ;
; -5.441 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.119      ; 6.592      ;
; -5.441 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.119      ; 6.592      ;
; -5.441 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.119      ; 6.592      ;
; -5.441 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.119      ; 6.592      ;
; -5.441 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.119      ; 6.592      ;
; -5.441 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.119      ; 6.592      ;
; -5.441 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.119      ; 6.592      ;
; -5.441 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[3][2] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.119      ; 6.592      ;
; -5.440 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.118      ; 6.590      ;
; -5.440 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.118      ; 6.590      ;
; -5.440 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.118      ; 6.590      ;
; -5.440 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.118      ; 6.590      ;
; -5.440 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.118      ; 6.590      ;
; -5.440 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.118      ; 6.590      ;
; -5.440 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.118      ; 6.590      ;
; -5.440 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[2][3] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.118      ; 6.590      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[7][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.428 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[5][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.554      ;
; -5.426 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.100      ; 6.558      ;
; -5.426 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.100      ; 6.558      ;
; -5.426 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.100      ; 6.558      ;
; -5.426 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.100      ; 6.558      ;
; -5.426 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.100      ; 6.558      ;
; -5.426 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.100      ; 6.558      ;
; -5.426 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.100      ; 6.558      ;
; -5.426 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[1][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.100      ; 6.558      ;
; -5.408 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.534      ;
; -5.408 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.534      ;
; -5.408 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.534      ;
; -5.408 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.534      ;
; -5.408 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.534      ;
; -5.408 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.534      ;
; -5.408 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.534      ;
; -5.408 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[1][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.534      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[4][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.402 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[6][5] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.097      ; 6.531      ;
; -5.399 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.532      ;
; -5.399 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.532      ;
; -5.399 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.532      ;
; -5.399 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.532      ;
; -5.399 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.532      ;
; -5.399 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.532      ;
; -5.399 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.532      ;
; -5.399 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[0][0] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.532      ;
; -5.396 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.522      ;
; -5.396 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.522      ;
; -5.396 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.522      ;
; -5.396 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.522      ;
; -5.396 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.522      ;
; -5.396 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.522      ;
; -5.396 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.522      ;
; -5.396 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:reg1|register[7][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.094      ; 6.522      ;
; -5.386 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:reg1|register[4][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.519      ;
; -5.386 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:reg1|register[4][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.519      ;
; -5.386 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:reg1|register[4][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.519      ;
; -5.386 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:reg1|register[4][4] ; CLOCK_50     ; f_div:comb_77|clk_out ; 1.000        ; 0.101      ; 6.519      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.852 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.849      ;
; -4.852 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.849      ;
; -4.852 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.849      ;
; -4.852 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.849      ;
; -4.852 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.849      ;
; -4.852 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.849      ;
; -4.852 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.849      ;
; -4.852 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.849      ;
; -4.291 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.288      ;
; -4.291 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.288      ;
; -4.291 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.288      ;
; -4.291 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.288      ;
; -4.291 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.288      ;
; -4.291 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.288      ;
; -4.291 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.288      ;
; -4.291 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.288      ;
; -4.253 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.250      ;
; -4.253 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.250      ;
; -4.253 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.250      ;
; -4.253 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.250      ;
; -4.253 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.250      ;
; -4.253 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.250      ;
; -4.253 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.250      ;
; -4.253 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.250      ;
; -4.245 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.242      ;
; -4.245 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.242      ;
; -4.245 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.242      ;
; -4.245 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.242      ;
; -4.245 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.242      ;
; -4.245 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.242      ;
; -4.245 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.242      ;
; -4.245 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.242      ;
; -4.229 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.226      ;
; -4.229 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.226      ;
; -4.229 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.226      ;
; -4.229 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.226      ;
; -4.229 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.226      ;
; -4.229 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.226      ;
; -4.229 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.226      ;
; -4.229 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.226      ;
; -4.177 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.174      ;
; -4.177 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.174      ;
; -4.177 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.174      ;
; -4.177 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.174      ;
; -4.177 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.174      ;
; -4.177 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.174      ;
; -4.177 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.174      ;
; -4.177 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.174      ;
; -4.084 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.081      ;
; -4.084 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.081      ;
; -4.084 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.081      ;
; -4.084 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.081      ;
; -4.084 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.081      ;
; -4.084 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.081      ;
; -4.084 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.081      ;
; -4.084 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.081      ;
; -4.040 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.037      ;
; -4.040 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.037      ;
; -4.040 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.037      ;
; -4.040 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.037      ;
; -4.040 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.037      ;
; -4.040 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.037      ;
; -4.040 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.037      ;
; -4.040 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.037      ;
; -4.010 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.007      ;
; -4.010 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.007      ;
; -4.010 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.007      ;
; -4.010 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.007      ;
; -4.010 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.007      ;
; -4.010 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.007      ;
; -4.010 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.007      ;
; -4.010 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.007      ;
; -3.952 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.339 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.340      ;
; -3.339 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.340      ;
; -3.339 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.340      ;
; -3.339 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.340      ;
; -3.339 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.340      ;
; -3.339 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.340      ;
; -3.339 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.340      ;
; -3.339 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.340      ;
; -3.303 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.265      ;
; -3.303 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.265      ;
; -3.303 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.265      ;
; -3.303 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.265      ;
; -3.303 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.265      ;
; -3.303 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.265      ;
; -3.303 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.265      ;
; -3.303 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.265      ;
; -3.211 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.212      ;
; -3.211 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.212      ;
; -3.211 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.212      ;
; -3.211 ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.212      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                   ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -1.582 ; f_div:comb_77|clk_out                     ; f_div:comb_77|clk_out                     ; f_div:comb_77|clk_out ; CLOCK_50    ; 0.000        ; 1.656      ; 0.367      ;
; -1.082 ; f_div:comb_77|clk_out                     ; f_div:comb_77|clk_out                     ; f_div:comb_77|clk_out ; CLOCK_50    ; -0.500       ; 1.656      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; f_div:comb_77|clk_temp[31]                ; f_div:comb_77|clk_temp[31]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.249  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.256  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.257  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.263  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.264  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.266  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.294  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.446      ;
; 0.330  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|mLCD_DATA[0]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.335  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.338  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.339  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.491      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; f_div:comb_77|clk_temp[23]                ; f_div:comb_77|clk_temp[23]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; f_div:comb_77|clk_temp[1]                 ; f_div:comb_77|clk_temp[1]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; f_div:comb_77|clk_temp[9]                 ; f_div:comb_77|clk_temp[9]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; f_div:comb_77|clk_temp[15]                ; f_div:comb_77|clk_temp[15]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; f_div:comb_77|clk_temp[17]                ; f_div:comb_77|clk_temp[17]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; f_div:comb_77|clk_temp[2]                 ; f_div:comb_77|clk_temp[2]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; f_div:comb_77|clk_temp[25]                ; f_div:comb_77|clk_temp[25]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; f_div:comb_77|clk_temp[27]                ; f_div:comb_77|clk_temp[27]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; f_div:comb_77|clk_temp[4]                 ; f_div:comb_77|clk_temp[4]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; f_div:comb_77|clk_temp[7]                 ; f_div:comb_77|clk_temp[7]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; f_div:comb_77|clk_temp[29]                ; f_div:comb_77|clk_temp[29]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; f_div:comb_77|clk_temp[30]                ; f_div:comb_77|clk_temp[30]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; f_div:comb_77|clk_temp[3]                 ; f_div:comb_77|clk_temp[3]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; f_div:comb_77|clk_temp[5]                 ; f_div:comb_77|clk_temp[5]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; f_div:comb_77|clk_temp[8]                 ; f_div:comb_77|clk_temp[8]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; f_div:comb_77|clk_temp[10]                ; f_div:comb_77|clk_temp[10]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; f_div:comb_77|clk_temp[26]                ; f_div:comb_77|clk_temp[26]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; f_div:comb_77|clk_temp[28]                ; f_div:comb_77|clk_temp[28]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.384  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.386  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.389  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[0]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.391  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.391  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.394  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.546      ;
; 0.397  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.549      ;
; 0.464  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.616      ;
; 0.469  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.621      ;
; 0.471  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.623      ;
; 0.472  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.624      ;
; 0.476  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.628      ;
; 0.480  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.002      ; 0.634      ;
; 0.483  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.635      ;
; 0.486  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.638      ;
; 0.495  ; f_div:comb_77|clk_temp[1]                 ; f_div:comb_77|clk_temp[2]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; f_div:comb_77|clk_temp[9]                 ; f_div:comb_77|clk_temp[10]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; f_div:comb_77|clk_temp[2]                 ; f_div:comb_77|clk_temp[3]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; f_div:comb_77|clk_temp[25]                ; f_div:comb_77|clk_temp[26]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; f_div:comb_77|clk_temp[27]                ; f_div:comb_77|clk_temp[28]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; f_div:comb_77|clk_temp[30]                ; f_div:comb_77|clk_temp[31]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; f_div:comb_77|clk_temp[29]                ; f_div:comb_77|clk_temp[30]                ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; f_div:comb_77|clk_temp[4]                 ; f_div:comb_77|clk_temp[5]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.509  ; f_div:comb_77|clk_temp[8]                 ; f_div:comb_77|clk_temp[9]                 ; CLOCK_50              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'f_div:comb_77|clk_out'                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                              ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.630 ; RegisterFile:reg1|register[5][0] ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 0.782      ;
; 0.630 ; RegisterFile:reg1|register[0][0] ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 0.782      ;
; 0.723 ; RegisterFile:reg1|register[7][1] ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 0.874      ;
; 0.731 ; RegisterFile:reg1|register[0][1] ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 0.883      ;
; 0.754 ; RegisterFile:reg1|register[3][1] ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 0.907      ;
; 0.818 ; RegisterFile:reg1|register[3][0] ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 0.971      ;
; 0.879 ; RegisterFile:reg1|register[2][0] ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.017     ; 1.014      ;
; 0.879 ; RegisterFile:reg1|register[1][1] ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.031      ;
; 0.883 ; RegisterFile:reg1|register[5][1] ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.006      ; 1.041      ;
; 0.889 ; RegisterFile:reg1|register[1][0] ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.007      ; 1.048      ;
; 0.907 ; RegisterFile:reg1|register[4][1] ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.001     ; 1.058      ;
; 0.909 ; RegisterFile:reg1|register[2][1] ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.017     ; 1.044      ;
; 0.937 ; RegisterFile:reg1|register[4][0] ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.089      ;
; 0.955 ; RegisterFile:reg1|register[6][1] ; Parallel_Out:para_out|registrador[1] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 1.108      ;
; 0.995 ; RegisterFile:reg1|register[7][0] ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.002      ; 1.149      ;
; 1.042 ; RegisterFile:reg1|register[6][0] ; Parallel_Out:para_out|registrador[0] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 1.195      ;
; 1.052 ; RegisterFile:reg1|register[7][3] ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.021     ; 1.183      ;
; 1.082 ; PC:pc1|PC[7]                     ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.234      ;
; 1.109 ; RegisterFile:reg1|register[7][7] ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.001      ; 1.262      ;
; 1.125 ; RegisterFile:reg1|register[7][5] ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.026      ; 1.303      ;
; 1.165 ; RegisterFile:reg1|register[3][5] ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.340      ;
; 1.199 ; PC:pc1|PC[5]                     ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.351      ;
; 1.217 ; RegisterFile:reg1|register[3][3] ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.005      ; 1.374      ;
; 1.220 ; RegisterFile:reg1|register[7][2] ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.021     ; 1.351      ;
; 1.222 ; PC:pc1|PC[6]                     ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.374      ;
; 1.223 ; PC:pc1|PC[3]                     ; PC:pc1|PC[3]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.375      ;
; 1.268 ; PC:pc1|PC[2]                     ; PC:pc1|PC[2]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.420      ;
; 1.289 ; RegisterFile:reg1|register[5][5] ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.026      ; 1.467      ;
; 1.299 ; RegisterFile:reg1|register[5][6] ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.026      ; 1.477      ;
; 1.305 ; PC:pc1|PC[1]                     ; PC:pc1|PC[1]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.457      ;
; 1.315 ; RegisterFile:reg1|register[0][5] ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.490      ;
; 1.324 ; RegisterFile:reg1|register[4][5] ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.499      ;
; 1.335 ; RegisterFile:reg1|register[2][5] ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.510      ;
; 1.338 ; PC:pc1|PC[6]                     ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.490      ;
; 1.366 ; PC:pc1|PC[2]                     ; PC:pc1|PC[3]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.518      ;
; 1.367 ; PC:pc1|PC[5]                     ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.519      ;
; 1.380 ; RegisterFile:reg1|register[1][3] ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.005      ; 1.537      ;
; 1.380 ; PC:pc1|PC[5]                     ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.390 ; PC:pc1|PC[1]                     ; PC:pc1|PC[3]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.542      ;
; 1.395 ; PC:pc1|PC[1]                     ; PC:pc1|PC[2]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.547      ;
; 1.412 ; RegisterFile:reg1|register[5][3] ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.004      ; 1.568      ;
; 1.416 ; RegisterFile:reg1|register[5][2] ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.004      ; 1.572      ;
; 1.419 ; RegisterFile:reg1|register[4][2] ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.002     ; 1.569      ;
; 1.420 ; RegisterFile:reg1|register[4][3] ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.002     ; 1.570      ;
; 1.432 ; PC:pc1|PC[3]                     ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.584      ;
; 1.439 ; RegisterFile:reg1|register[3][2] ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.020     ; 1.571      ;
; 1.446 ; RegisterFile:reg1|register[3][7] ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.621      ;
; 1.449 ; PC:pc1|PC[0]                     ; PC:pc1|PC[0]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.601      ;
; 1.469 ; RegisterFile:reg1|register[1][2] ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.002     ; 1.619      ;
; 1.472 ; PC:pc1|PC[2]                     ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.624      ;
; 1.480 ; RegisterFile:reg1|register[6][5] ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.655      ;
; 1.495 ; PC:pc1|PC[3]                     ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.647      ;
; 1.496 ; PC:pc1|PC[1]                     ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.648      ;
; 1.504 ; RegisterFile:reg1|register[6][7] ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.679      ;
; 1.508 ; PC:pc1|PC[3]                     ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.660      ;
; 1.511 ; RegisterFile:reg1|register[1][5] ; Parallel_Out:para_out|registrador[5] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.020      ; 1.683      ;
; 1.517 ; RegisterFile:reg1|register[2][6] ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.692      ;
; 1.533 ; PC:pc1|PC[3]                     ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.019      ; 1.704      ;
; 1.535 ; PC:pc1|PC[2]                     ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.687      ;
; 1.548 ; PC:pc1|PC[2]                     ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.700      ;
; 1.549 ; RegisterFile:reg1|register[7][6] ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.026      ; 1.727      ;
; 1.551 ; RegisterFile:reg1|register[4][6] ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.726      ;
; 1.559 ; PC:pc1|PC[1]                     ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.711      ;
; 1.569 ; PC:pc1|PC[4]                     ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.019     ; 1.702      ;
; 1.570 ; PC:pc1|PC[0]                     ; PC:pc1|PC[3]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 1.718      ;
; 1.570 ; PC:pc1|PC[4]                     ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.722      ;
; 1.572 ; PC:pc1|PC[1]                     ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.724      ;
; 1.573 ; PC:pc1|PC[2]                     ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.019      ; 1.744      ;
; 1.575 ; PC:pc1|PC[0]                     ; PC:pc1|PC[2]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 1.723      ;
; 1.577 ; RegisterFile:reg1|register[2][2] ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.019     ; 1.710      ;
; 1.580 ; RegisterFile:reg1|register[5][4] ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.000      ; 1.732      ;
; 1.588 ; PC:pc1|PC[0]                     ; PC:pc1|PC[1]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 1.736      ;
; 1.597 ; PC:pc1|PC[1]                     ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.019      ; 1.768      ;
; 1.620 ; RegisterFile:reg1|register[0][6] ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.795      ;
; 1.625 ; RegisterFile:reg1|register[3][6] ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.002      ; 1.779      ;
; 1.630 ; RegisterFile:reg1|register[0][2] ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.002     ; 1.780      ;
; 1.632 ; PC:pc1|PC[4]                     ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.019     ; 1.765      ;
; 1.645 ; PC:pc1|PC[4]                     ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.019     ; 1.778      ;
; 1.658 ; RegisterFile:reg1|register[0][3] ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.002     ; 1.808      ;
; 1.673 ; RegisterFile:reg1|register[4][7] ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.848      ;
; 1.676 ; PC:pc1|PC[0]                     ; PC:pc1|PC[5]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 1.824      ;
; 1.696 ; RegisterFile:reg1|register[5][7] ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.029      ; 1.877      ;
; 1.701 ; RegisterFile:reg1|register[6][2] ; Parallel_Out:para_out|registrador[2] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.004      ; 1.857      ;
; 1.705 ; RegisterFile:reg1|register[1][6] ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.019      ; 1.876      ;
; 1.707 ; RegisterFile:reg1|register[6][3] ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.004      ; 1.863      ;
; 1.707 ; RegisterFile:reg1|register[2][7] ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.882      ;
; 1.716 ; RegisterFile:reg1|register[4][4] ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.019      ; 1.887      ;
; 1.739 ; PC:pc1|PC[0]                     ; PC:pc1|PC[6]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 1.887      ;
; 1.752 ; PC:pc1|PC[0]                     ; PC:pc1|PC[7]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.004     ; 1.900      ;
; 1.765 ; RegisterFile:reg1|register[0][4] ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.019      ; 1.936      ;
; 1.767 ; RegisterFile:reg1|register[2][3] ; Parallel_Out:para_out|registrador[3] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; -0.019     ; 1.900      ;
; 1.777 ; PC:pc1|PC[0]                     ; PC:pc1|PC[4]                         ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.015      ; 1.944      ;
; 1.788 ; RegisterFile:reg1|register[0][7] ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.963      ;
; 1.795 ; RegisterFile:reg1|register[1][7] ; Parallel_Out:para_out|registrador[7] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.019      ; 1.966      ;
; 1.798 ; RegisterFile:reg1|register[6][6] ; Parallel_Out:para_out|registrador[6] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 1.973      ;
; 1.840 ; RegisterFile:reg1|register[7][4] ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.026      ; 2.018      ;
; 1.959 ; RegisterFile:reg1|register[6][4] ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.020      ; 2.131      ;
; 1.971 ; RegisterFile:reg1|register[2][4] ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.023      ; 2.146      ;
; 1.974 ; RegisterFile:reg1|register[3][4] ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.020      ; 2.146      ;
; 1.980 ; RegisterFile:reg1|register[1][4] ; Parallel_Out:para_out|registrador[4] ; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 0.000        ; 0.020      ; 2.152      ;
+-------+----------------------------------+--------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:inst_mem1|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'f_div:comb_77|clk_out'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; PC:pc1|PC[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; Parallel_Out:para_out|registrador[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[0][7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[1][7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[2][7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[3][7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[4][0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[4][0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[4][1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; f_div:comb_77|clk_out ; Rise       ; RegisterFile:reg1|register[4][1]     ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; KEY[*]    ; f_div:comb_77|clk_out ; 4.474 ; 4.474 ; Rise       ; f_div:comb_77|clk_out ;
;  KEY[3]   ; f_div:comb_77|clk_out ; 4.474 ; 4.474 ; Rise       ; f_div:comb_77|clk_out ;
; SW[*]     ; f_div:comb_77|clk_out ; 0.540 ; 0.540 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[0]    ; f_div:comb_77|clk_out ; 0.379 ; 0.379 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[1]    ; f_div:comb_77|clk_out ; 0.371 ; 0.371 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[2]    ; f_div:comb_77|clk_out ; 0.540 ; 0.540 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[3]    ; f_div:comb_77|clk_out ; 0.515 ; 0.515 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[4]    ; f_div:comb_77|clk_out ; 0.280 ; 0.280 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[5]    ; f_div:comb_77|clk_out ; 0.308 ; 0.308 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[6]    ; f_div:comb_77|clk_out ; 0.406 ; 0.406 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[7]    ; f_div:comb_77|clk_out ; 0.122 ; 0.122 ; Rise       ; f_div:comb_77|clk_out ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; KEY[*]    ; f_div:comb_77|clk_out ; -2.365 ; -2.365 ; Rise       ; f_div:comb_77|clk_out ;
;  KEY[3]   ; f_div:comb_77|clk_out ; -2.365 ; -2.365 ; Rise       ; f_div:comb_77|clk_out ;
; SW[*]     ; f_div:comb_77|clk_out ; 0.581  ; 0.581  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[0]    ; f_div:comb_77|clk_out ; 0.093  ; 0.093  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[1]    ; f_div:comb_77|clk_out ; 0.166  ; 0.166  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[2]    ; f_div:comb_77|clk_out ; 0.163  ; 0.163  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[3]    ; f_div:comb_77|clk_out ; 0.235  ; 0.235  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[4]    ; f_div:comb_77|clk_out ; 0.272  ; 0.272  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[5]    ; f_div:comb_77|clk_out ; 0.302  ; 0.302  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[6]    ; f_div:comb_77|clk_out ; -0.041 ; -0.041 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[7]    ; f_div:comb_77|clk_out ; 0.581  ; 0.581  ; Rise       ; f_div:comb_77|clk_out ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.572 ; 4.572 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.376 ; 4.376 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.572 ; 4.572 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.335 ; 4.335 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.330 ; 4.330 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.543 ; 4.543 ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 4.209 ; 4.209 ; Rise       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 8.197 ; 8.197 ; Rise       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 8.197 ; 8.197 ; Rise       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 7.652 ; 7.652 ; Rise       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 8.145 ; 8.145 ; Rise       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 7.855 ; 7.855 ; Rise       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 7.338 ; 7.338 ; Rise       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 7.791 ; 7.791 ; Rise       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 7.883 ; 7.883 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.376 ; 4.376 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.572 ; 4.572 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.335 ; 4.335 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.330 ; 4.330 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.543 ; 4.543 ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 4.209 ; 4.209 ; Rise       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 7.003 ; 7.003 ; Rise       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 7.003 ; 7.003 ; Rise       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 7.449 ; 7.449 ; Rise       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 7.479 ; 7.479 ; Rise       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 7.496 ; 7.496 ; Rise       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 7.188 ; 7.188 ; Rise       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 7.133 ; 7.133 ; Rise       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 7.037 ; 7.037 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[0]     ;    ; 5.320 ; 5.320 ;    ;
; KEY[3]     ; LEDG[2]     ;    ; 5.324 ; 5.324 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[0]     ;    ; 5.320 ; 5.320 ;    ;
; KEY[3]     ; LEDG[2]     ;    ; 5.324 ; 5.324 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+------------------------+-----------+--------+----------+---------+---------------------+
; Clock                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack       ; -12.196   ; -2.537 ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50              ; -10.998   ; -2.537 ; N/A      ; N/A     ; -2.000              ;
;  f_div:comb_77|clk_out ; -12.196   ; 0.630  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS        ; -1307.936 ; -2.537 ; 0.0      ; 0.0     ; -310.916            ;
;  CLOCK_50              ; -376.721  ; -2.537 ; N/A      ; N/A     ; -230.916            ;
;  f_div:comb_77|clk_out ; -931.215  ; 0.000  ; N/A      ; N/A     ; -80.000             ;
+------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; KEY[*]    ; f_div:comb_77|clk_out ; 8.810 ; 8.810 ; Rise       ; f_div:comb_77|clk_out ;
;  KEY[3]   ; f_div:comb_77|clk_out ; 8.810 ; 8.810 ; Rise       ; f_div:comb_77|clk_out ;
; SW[*]     ; f_div:comb_77|clk_out ; 1.722 ; 1.722 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[0]    ; f_div:comb_77|clk_out ; 1.370 ; 1.370 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[1]    ; f_div:comb_77|clk_out ; 1.382 ; 1.382 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[2]    ; f_div:comb_77|clk_out ; 1.722 ; 1.722 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[3]    ; f_div:comb_77|clk_out ; 1.434 ; 1.434 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[4]    ; f_div:comb_77|clk_out ; 1.123 ; 1.123 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[5]    ; f_div:comb_77|clk_out ; 1.161 ; 1.161 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[6]    ; f_div:comb_77|clk_out ; 1.401 ; 1.401 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[7]    ; f_div:comb_77|clk_out ; 0.845 ; 0.845 ; Rise       ; f_div:comb_77|clk_out ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; KEY[*]    ; f_div:comb_77|clk_out ; -2.365 ; -2.365 ; Rise       ; f_div:comb_77|clk_out ;
;  KEY[3]   ; f_div:comb_77|clk_out ; -2.365 ; -2.365 ; Rise       ; f_div:comb_77|clk_out ;
; SW[*]     ; f_div:comb_77|clk_out ; 0.634  ; 0.634  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[0]    ; f_div:comb_77|clk_out ; 0.093  ; 0.093  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[1]    ; f_div:comb_77|clk_out ; 0.166  ; 0.166  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[2]    ; f_div:comb_77|clk_out ; 0.163  ; 0.163  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[3]    ; f_div:comb_77|clk_out ; 0.235  ; 0.235  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[4]    ; f_div:comb_77|clk_out ; 0.272  ; 0.272  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[5]    ; f_div:comb_77|clk_out ; 0.302  ; 0.302  ; Rise       ; f_div:comb_77|clk_out ;
;  SW[6]    ; f_div:comb_77|clk_out ; -0.041 ; -0.041 ; Rise       ; f_div:comb_77|clk_out ;
;  SW[7]    ; f_div:comb_77|clk_out ; 0.634  ; 0.634  ; Rise       ; f_div:comb_77|clk_out ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 8.382  ; 8.382  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.235  ; 8.235  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.048  ; 8.048  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.758  ; 7.758  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.876  ; 7.876  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.785  ; 7.785  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.052  ; 8.052  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.382  ; 8.382  ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 8.078  ; 8.078  ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 7.551  ; 7.551  ; Rise       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 14.878 ; 14.878 ; Rise       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 14.878 ; 14.878 ; Rise       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 13.707 ; 13.707 ; Rise       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 14.828 ; 14.828 ; Rise       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 14.211 ; 14.211 ; Rise       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 13.017 ; 13.017 ; Rise       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 14.160 ; 14.160 ; Rise       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 14.353 ; 14.353 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.376 ; 4.376 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.572 ; 4.572 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.320 ; 4.320 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.335 ; 4.335 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.330 ; 4.330 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.543 ; 4.543 ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 4.209 ; 4.209 ; Rise       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 7.003 ; 7.003 ; Rise       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 7.003 ; 7.003 ; Rise       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 7.449 ; 7.449 ; Rise       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 7.479 ; 7.479 ; Rise       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 7.496 ; 7.496 ; Rise       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 7.188 ; 7.188 ; Rise       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 7.133 ; 7.133 ; Rise       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 7.037 ; 7.037 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[0]     ;    ; 9.216 ; 9.216 ;    ;
; KEY[3]     ; LEDG[2]     ;    ; 9.325 ; 9.325 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[0]     ;    ; 5.320 ; 5.320 ;    ;
; KEY[3]     ; LEDG[2]     ;    ; 5.324 ; 5.324 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; CLOCK_50              ; CLOCK_50              ; 48346    ; 0        ; 0        ; 0        ;
; f_div:comb_77|clk_out ; CLOCK_50              ; 4513     ; 1        ; 0        ; 0        ;
; CLOCK_50              ; f_div:comb_77|clk_out ; 3689568  ; 0        ; 0        ; 0        ;
; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 233180   ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; CLOCK_50              ; CLOCK_50              ; 48346    ; 0        ; 0        ; 0        ;
; f_div:comb_77|clk_out ; CLOCK_50              ; 4513     ; 1        ; 0        ; 0        ;
; CLOCK_50              ; f_div:comb_77|clk_out ; 3689568  ; 0        ; 0        ; 0        ;
; f_div:comb_77|clk_out ; f_div:comb_77|clk_out ; 233180   ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 189   ; 189  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 68    ; 68   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 01 09:01:48 2023
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name f_div:comb_77|clk_out f_div:comb_77|clk_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.196      -931.215 f_div:comb_77|clk_out 
    Info (332119):   -10.998      -376.721 CLOCK_50 
Info (332146): Worst-case hold slack is -2.537
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.537        -2.537 CLOCK_50 
    Info (332119):     1.358         0.000 f_div:comb_77|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -230.916 CLOCK_50 
    Info (332119):    -0.500       -80.000 f_div:comb_77|clk_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.452      -417.450 f_div:comb_77|clk_out 
    Info (332119):    -4.852      -128.251 CLOCK_50 
Info (332146): Worst-case hold slack is -1.582
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.582        -1.582 CLOCK_50 
    Info (332119):     0.630         0.000 f_div:comb_77|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -230.916 CLOCK_50 
    Info (332119):    -0.500       -80.000 f_div:comb_77|clk_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4549 megabytes
    Info: Processing ended: Thu Jun 01 09:01:49 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


