

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_96_1'
================================================================
* Date:           Sun May  7 10:30:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.029 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        7|        7|         3|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    306|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    127|    -|
|Register         |        -|    -|     205|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     205|    433|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln14_fu_356_p2     |         +|   0|  0|   14|           9|           2|
    |add_ln16_fu_306_p2     |         +|   0|  0|   15|           8|           2|
    |add_ln6_fu_325_p2      |         +|   0|  0|   39|          32|           1|
    |add_ln99_fu_291_p2     |         +|   0|  0|   11|           3|           1|
    |sub_ln229_fu_473_p2    |         -|   0|  0|   39|          32|          32|
    |ap_condition_398       |       and|   0|  0|    2|           1|           1|
    |ap_condition_402       |       and|   0|  0|    2|           1|           1|
    |ap_condition_405       |       and|   0|  0|    2|           1|           1|
    |icmp_ln1076_fu_468_p2  |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln13_fu_300_p2    |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln96_fu_285_p2    |      icmp|   0|  0|    8|           3|           3|
    |retVal_1_fu_366_p2     |      lshr|   0|  0|  100|          32|          32|
    |or_ln1543_fu_444_p2    |        or|   0|  0|    9|           9|           9|
    |ret_2_fu_478_p3        |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |binVal_fu_490_p2       |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  306|         174|         154|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |aligned_word_1_fu_124               |   9|          2|    8|         16|
    |aligned_word_fu_120                 |   9|          2|    8|         16|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_val_reg_228    |  14|          3|    9|         27|
    |binIdx_fu_108                       |   9|          2|    3|          6|
    |empty_fu_104                        |  14|          3|    8|         24|
    |p_in72_fu_100                       |   9|          2|   31|         62|
    |ret_fu_112                          |   9|          2|   32|         64|
    |state_bstate_currIdx_11_fu_128      |   9|          2|   32|         64|
    |state_bstate_n_bits_held_11_fu_116  |   9|          2|    8|         16|
    |symbolVal_4_fu_96                   |   9|          2|   30|         60|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 127|         28|  172|        361|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |aligned_word_1_fu_124               |   8|   0|    8|          0|
    |aligned_word_fu_120                 |   8|   0|    8|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_val_reg_228    |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter2_val_reg_228    |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter3_val_reg_228    |   9|   0|    9|          0|
    |binIdx_fu_108                       |   3|   0|    3|          0|
    |empty_fu_104                        |   8|   0|    8|          0|
    |icmp_ln13_reg_621                   |   1|   0|    1|          0|
    |icmp_ln96_reg_612                   |   1|   0|    1|          0|
    |icmp_ln96_reg_612_pp0_iter2_reg     |   1|   0|    1|          0|
    |p_in72_fu_100                       |  31|   0|   31|          0|
    |p_load17_reg_616                    |   8|   0|    8|          0|
    |ret_fu_112                          |  32|   0|   32|          0|
    |state_bstate_currIdx_11_fu_128      |  32|   0|   32|          0|
    |state_bstate_n_bits_held_11_fu_116  |   8|   0|    8|          0|
    |symbolVal_4_fu_96                   |  30|   0|   30|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 205|   0|  205|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|state_bstate_currIdx_8_reload                 |   in|   32|     ap_none|            state_bstate_currIdx_8_reload|        scalar|
|state_bstate_n_bits_held_8_reload             |   in|    8|     ap_none|        state_bstate_n_bits_held_8_reload|        scalar|
|state_bstate_held_aligned_word_8_reload       |   in|    8|     ap_none|  state_bstate_held_aligned_word_8_reload|        scalar|
|state_ivlOffset_6_reload                      |   in|   32|     ap_none|                 state_ivlOffset_6_reload|        scalar|
|p_reload7                                     |   in|    8|     ap_none|                                p_reload7|        scalar|
|p_reload8                                     |   in|    8|     ap_none|                                p_reload8|        scalar|
|p_reload9                                     |   in|   31|     ap_none|                                p_reload9|        scalar|
|baeState_0_constprop_load                     |   in|   32|     ap_none|                baeState_0_constprop_load|        scalar|
|bStream_address0                              |  out|    3|   ap_memory|                                  bStream|         array|
|bStream_ce0                                   |  out|    1|   ap_memory|                                  bStream|         array|
|bStream_q0                                    |   in|    8|   ap_memory|                                  bStream|         array|
|state_bstate_currIdx_11_out                   |  out|   32|      ap_vld|              state_bstate_currIdx_11_out|       pointer|
|state_bstate_currIdx_11_out_ap_vld            |  out|    1|      ap_vld|              state_bstate_currIdx_11_out|       pointer|
|state_bstate_n_bits_held_11_out               |  out|    8|      ap_vld|          state_bstate_n_bits_held_11_out|       pointer|
|state_bstate_n_bits_held_11_out_ap_vld        |  out|    1|      ap_vld|          state_bstate_n_bits_held_11_out|       pointer|
|state_bstate_held_aligned_word_11_out         |  out|    8|      ap_vld|    state_bstate_held_aligned_word_11_out|       pointer|
|state_bstate_held_aligned_word_11_out_ap_vld  |  out|    1|      ap_vld|    state_bstate_held_aligned_word_11_out|       pointer|
|state_ivlOffset_8_out                         |  out|   32|      ap_vld|                    state_ivlOffset_8_out|       pointer|
|state_ivlOffset_8_out_ap_vld                  |  out|    1|      ap_vld|                    state_ivlOffset_8_out|       pointer|
|symbolVal_4_out                               |  out|    8|      ap_vld|                          symbolVal_4_out|       pointer|
|symbolVal_4_out_ap_vld                        |  out|    1|      ap_vld|                          symbolVal_4_out|       pointer|
+----------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

