Nevine AbouGhazaleh , Daniel Mossé , Bruce Childers , Rami Melhem, Toward the placement of power management points in real-time applications, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
AbouGhazaleh, N., Childers, B., Mosse, D., Melhem, R., and Craven, M. 2002. Collaborative compiler-OS power management for time-sensitive applications. Tech. Rep. TR-02-103, Department of Computer Science, University of Pittsburgh, Pittsburgh, PA.
Nevine AbouGhazaleh , Bruce Childers , Daniel Mosse , Rami Melhem , Matthew Craven, Energy management for real-time embedded applications with compiler support, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780771]
Nevine AbouGhazaleh , Daniel Mossé , Bruce Childers , Rami Melhem , Matthew Craven, Collaborative Operating System and Compiler Power Management for Real-Time Applications, Proceedings of the The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, p.133, May 27-30, 2003
Hakan Aydin , Rami Melhem , Daniel Mossé , Pedro Mejía-Alvarez, Determining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics, Proceedings of the 13th Euromicro Conference on Real-Time Systems, p.225, June 13-15, 2001
A. Azevedo , I. Issenin , R. Cornea , R. Gupta , N. Dutt , A. Veidenbaum , A. Nicolau, Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints, Proceedings of the conference on Design, automation and test in Europe, p.168, March 04-08, 2002
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
Childers, B., Tang, H., and Melhem, R. 2000. Adapting processor supply voltage to instruction-level parallelism. In Koolchips 2000 Workshop, During 33th Annual International Symposium on Microarchitecture (MICRO-33).
Gruian, F. 2001. On energy reduction in hard real-time systems containing tasks with stochastic execution times. In IEEE Workshop on Power Management for Real-Time and Embedded Systems.
Chung-Hsing Hsu , Ulrich Kremer, Single region vs. multiple regions: a comparison of different compiler-directed dynamic voltage scheduling approaches, Proceedings of the 2nd international conference on Power-aware computer systems, February 02-02, 2002, Cambridge, MA, USA
Chung-Hsing Hsu , Ulrich Kremer, The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781137]
Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280894]
Woonseok Kim , Dongkun Shin , Han-Saem Yun , Jihong Kim , Sang Lyul Min, Performance Comparison of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02), p.219, September 25-27, 2002
Mahalanobis, A., Vijaya Kumar, B. V. K., and Sims, S. R. F. 1996. Distance-classifier correlation filters for multiclass target recognition. Optical Society of America 35, 7 (June), 3127.
Rex Min , Travis Furrer , Anantha Chandrakasan, Dynamic Voltage Scaling Techniques for Distributed Microsensor Networks, Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00), p.43, April 27-28, 2000
Mossé, D., Aydin, H., Childers, B., and Melhem, R. 2000. Compiler-assisted dynamic power-aware scheduling for real-time applications. In COLP'00: Workshop on Compilers and Operating Systems for Low Power. IEEE Press, Piscataway, NJ.
MSSG. 2001. MPEG software simulation group, MPEG2 decoder source code. http://www.mpeg.org/ MPEG/MSSG.
Trevor Pering , Thomas Burd , Robert Brodersen, Voltage scheduling in the IpARM microprocessor system, Proceedings of the 2000 international symposium on Low power electronics and design, p.96-101, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344530]
Padmanabhan Pillai , Kang G. Shin, Real-time dynamic voltage scaling for low-power embedded operating systems, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada[doi>10.1145/502034.502044]
Peter Puschner , Alan Burns, Guest Editorial: A Review of Worst-Case Execution-TimeAnalysis, Real-Time Systems, v.18 n.2/3, p.115-128, May 2000[doi>10.1023/A:1008119029962]
Rickard, D., Berger, R., Chan, E., Clegg, B., Patton, S., Anderson, R., Brown, R., Sylvester, D., Guthaus, M., Deogun, H., Liu, K. J. R., Pandana, C., and Chandrachoodan, N. 2003. BAE Systems mission specific processor technology. In GOMAC'03: 28th Annual Government Microcircuit Applications and Critical Technology Conference.
H. Saputra , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. S. Hu , C-H. Hsu , U. Kremer, Energy-conscious compilation based on voltage scaling, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513832]
Dongkun Shin , Jihong Kim , Seongsoo Lee, Intra-Task Voltage Scheduling for Low-Energy, Hard Real-Time Applications, IEEE Design & Test, v.18 n.2, p.20-30, March 2001[doi>10.1109/54.914596]
Simplescalar. 2001. Architecture simulator. http://www.simplescalar.com.
Transmeta. 2002. Crusoe processor specification. http://www.transmeta.com.
Emilio Vivancos , Christopher Healy , Frank Mueller , David Whalley, Parametric Timing Analysis, Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, p.88-93, August 2001, Snow Bird, Utah, USA[doi>10.1145/384197.384230]
Vrchoticky, A. 1994. Compilation support for fine-grained execution time analysis. Tech. rep., Technical University of Vienna.
Fen Xie , Margaret Martonosi , Sharad Malik, Compile-time dynamic voltage scaling settings: opportunities and limits, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781138]
XScale. 2002. Intel XScale processors. http://developer.intel.com/design/intelxscale.
