<html><body><samp><pre>
<!@TC:1574993351>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: MSI

# Thu Nov 28 19:09:11 2019

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1574993351> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1574993351> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\smartfusion.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Microsemi_Prj\hw9\p1a\hdl\counter.v" (library work)
@I::"C:\Microsemi_Prj\hw9\p1a\hdl\DataSource.v" (library work)
@I::"C:\Microsemi_Prj\hw9\p1a\hdl\SourceSM.v" (library work)
Verilog syntax check successful!
File C:\Microsemi_Prj\hw9\p1a\hdl\SourceSM.v changed - recompiling
Selecting top level module SourceSM
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_Prj\hw9\p1a\hdl\counter.v:3:7:3:14:@N:CG364:@XP_MSG">counter.v(3)</a><!@TM:1574993351> | Synthesizing module Counter in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_Prj\hw9\p1a\hdl\DataSource.v:3:7:3:17:@N:CG364:@XP_MSG">DataSource.v(3)</a><!@TM:1574993351> | Synthesizing module DataSource in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_Prj\hw9\p1a\hdl\SourceSM.v:21:7:21:15:@N:CG364:@XP_MSG">SourceSM.v(21)</a><!@TM:1574993351> | Synthesizing module SourceSM in library work.

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemi_Prj\hw9\p1a\hdl\SourceSM.v:42:0:42:6:@N:CL201:@XP_MSG">SourceSM.v(42)</a><!@TM:1574993351> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 28 19:09:11 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1574993351> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 28 19:09:11 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 28 19:09:11 2019

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1574993353> | Running in 64-bit mode 
File C:\Microsemi_Prj\hw9\p1a\synthesis\synwork\SourceSM_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 28 19:09:12 2019

###########################################################]
Pre-mapping Report

# Thu Nov 28 19:09:13 2019

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1574993353> | No constraint file specified. 
Linked File: <a href="C:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM_scck.rpt:@XP_FILE">SourceSM_scck.rpt</a>
Printing clock  summary report in "C:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1574993353> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1574993353> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start            Requested     Requested     Clock        Clock                   Clock
Clock            Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------
SourceSM|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     19   
=======================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\microsemi_prj\hw9\p1a\hdl\counter.v:9:0:9:6:@W:MT530:@XP_MSG">counter.v(9)</a><!@TM:1574993353> | Found inferred clock SourceSM|clk which controls 19 sequential elements including dataSource.counter.q[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1574993353> | Writing default property annotation file C:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

Encoding state machine state[2:0] (in view: work.SourceSM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 28 19:09:13 2019

###########################################################]
Map & Optimize Report

# Thu Nov 28 19:09:13 2019

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1574993353> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1574993353> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Encoding state machine state[2:0] (in view: work.SourceSM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemi_prj\hw9\p1a\hdl\counter.v:9:0:9:6:@N:MO231:@XP_MSG">counter.v(9)</a><!@TM:1574993353> | Found counter in view:work.Counter(verilog) instance q[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1574993353> | Promoting Net clk_c on CLKBUF  clk_pad  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clk@|E:state[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk                 port                   18         state[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing Analyst data base C:\Microsemi_Prj\hw9\p1a\synthesis\synwork\SourceSM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1574993353> | Found inferred clock SourceSM|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Nov 28 19:09:13 2019
#


Top view:               SourceSM
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1574993353> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1574993353> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 1.168

                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------
SourceSM|clk       100.0 MHz     113.2 MHz     10.000        8.832         1.168     inferred     Inferred_clkgroup_0
=====================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
SourceSM|clk  SourceSM|clk  |  10.000      1.168  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: SourceSM|clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                        Arrival          
Instance                    Reference        Type     Pin     Net           Time        Slack
                            Clock                                                            
---------------------------------------------------------------------------------------------
dataSource.counter.q[0]     SourceSM|clk     DFN1     Q       din[0]        0.737       1.168
dataSource.counter.q[1]     SourceSM|clk     DFN1     Q       din[1]        0.737       1.658
dataSource.counter.q[2]     SourceSM|clk     DFN1     Q       din[2]        0.737       2.446
dataSource.counter.q[3]     SourceSM|clk     DFN1     Q       din[3]        0.737       3.346
state[0]                    SourceSM|clk     DFN1     Q       req_d_c       0.737       3.931
state[1]                    SourceSM|clk     DFN1     Q       state[1]      0.737       4.070
dataSource.counter.q[4]     SourceSM|clk     DFN1     Q       din[4]        0.737       4.246
dataSource.counter.q[5]     SourceSM|clk     DFN1     Q       din[5]        0.737       5.146
dataSource.counter.q[6]     SourceSM|clk     DFN1     Q       din[6]        0.737       5.323
dataSource.dout[0]          SourceSM|clk     DFN1     Q       data_c[0]     0.737       6.455
=============================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                          Required          
Instance                    Reference        Type     Pin     Net             Time         Slack
                            Clock                                                               
------------------------------------------------------------------------------------------------
dataSource.counter.q[7]     SourceSM|clk     DFN1     D       q_n7            9.461        1.168
dataSource.counter.q[6]     SourceSM|clk     DFN1     D       q_n6            9.427        1.780
dataSource.counter.q[5]     SourceSM|clk     DFN1     D       q_n5            9.427        2.680
dataSource.counter.q[4]     SourceSM|clk     DFN1     D       q_n4            9.427        3.580
dataSource.dout[0]          SourceSM|clk     DFN1     D       dout_RNO[0]     9.427        3.931
dataSource.dout[1]          SourceSM|clk     DFN1     D       dout_RNO[1]     9.427        3.931
dataSource.dout[2]          SourceSM|clk     DFN1     D       dout_RNO[2]     9.427        3.931
dataSource.dout[3]          SourceSM|clk     DFN1     D       dout_RNO[3]     9.427        3.931
dataSource.dout[4]          SourceSM|clk     DFN1     D       dout_RNO[4]     9.427        3.931
dataSource.dout[5]          SourceSM|clk     DFN1     D       dout_RNO[5]     9.427        3.931
================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM.srr:srsfC:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM.srs:fp:18979:21115:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      8.293
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.168

    Number of logic level(s):                7
    Starting point:                          dataSource.counter.q[0] / Q
    Ending point:                            dataSource.counter.q[7] / D
    The start point is clocked by            SourceSM|clk [rising] on pin CLK
    The end   point is clocked by            SourceSM|clk [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
dataSource.counter.q[0]     DFN1      Q        Out     0.737     0.737       -         
din[0]                      Net       -        -       1.184     -           4         
dataSource.counter.q_c1     NOR2B     B        In      -         1.921       -         
dataSource.counter.q_c1     NOR2B     Y        Out     0.627     2.548       -         
q_c1                        Net       -        -       0.386     -           2         
dataSource.counter.q_c2     NOR2B     A        In      -         2.934       -         
dataSource.counter.q_c2     NOR2B     Y        Out     0.514     3.448       -         
q_c2                        Net       -        -       0.386     -           2         
dataSource.counter.q_c3     NOR2B     A        In      -         3.834       -         
dataSource.counter.q_c3     NOR2B     Y        Out     0.514     4.348       -         
q_c3                        Net       -        -       0.386     -           2         
dataSource.counter.q_c4     NOR2B     A        In      -         4.734       -         
dataSource.counter.q_c4     NOR2B     Y        Out     0.514     5.248       -         
q_c4                        Net       -        -       0.386     -           2         
dataSource.counter.q_c5     NOR2B     A        In      -         5.634       -         
dataSource.counter.q_c5     NOR2B     Y        Out     0.514     6.149       -         
q_c5                        Net       -        -       0.386     -           2         
dataSource.counter.q_16     NOR2B     B        In      -         6.535       -         
dataSource.counter.q_16     NOR2B     Y        Out     0.627     7.162       -         
N_32                        Net       -        -       0.322     -           1         
dataSource.counter.q_n7     AX1       C        In      -         7.483       -         
dataSource.counter.q_n7     AX1       Y        Out     0.488     7.972       -         
q_n7                        Net       -        -       0.322     -           1         
dataSource.counter.q[7]     DFN1      D        In      -         8.293       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.832 is 5.076(57.5%) logic and 3.756(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
<a name=cellReport17></a>Report for cell SourceSM.verilog</a>
  Core Cell usage:
              cell count     area count*area
               AX1     1      1.0        1.0
               GND     3      0.0        0.0
               MX2     8      1.0        8.0
              NOR2     2      1.0        2.0
             NOR2A     9      1.0        9.0
             NOR2B     8      1.0        8.0
              NOR3     1      1.0        1.0
              OA1B     1      1.0        1.0
               VCC     3      0.0        0.0
              XA1B     6      1.0        6.0


              DFN1    18      1.0       18.0
                   -----          ----------
             TOTAL    60                54.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     2
            OUTBUF     9
                   -----
             TOTAL    12


Core Cells         : 54 of 4608 (1%)
IO Cells           : 12

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 28 19:09:13 2019

###########################################################]

</pre></samp></body></html>
