// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module morphological_filter_Loop_loop_height_proc4101 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        heightloop_1_reload_dout,
        heightloop_1_reload_empty_n,
        heightloop_1_reload_read,
        widthloop_1_reload_dout,
        widthloop_1_reload_empty_n,
        widthloop_1_reload_read,
        rows,
        p_neg392_i_i_i2_cast_reload_dout,
        p_neg392_i_i_i2_cast_reload_empty_n,
        p_neg392_i_i_i2_cast_reload_read,
        p_neg392_i_i_i2_cast27806_reload_dout,
        p_neg392_i_i_i2_cast27806_reload_empty_n,
        p_neg392_i_i_i2_cast27806_reload_read,
        p_neg392_i_i_i2_reload_dout,
        p_neg392_i_i_i2_reload_empty_n,
        p_neg392_i_i_i2_reload_read,
        tmp_41_cast_reload_dout,
        tmp_41_cast_reload_empty_n,
        tmp_41_cast_reload_read,
        tmp_41_reload_dout,
        tmp_41_reload_empty_n,
        tmp_41_reload_read,
        cols,
        img_3_data_stream_0_V_dout,
        img_3_data_stream_0_V_empty_n,
        img_3_data_stream_0_V_read,
        p_neg392_i_i_i2_cast27807_reload_dout,
        p_neg392_i_i_i2_cast27807_reload_empty_n,
        p_neg392_i_i_i2_cast27807_reload_read,
        img_4_data_stream_0_V_din,
        img_4_data_stream_0_V_full_n,
        img_4_data_stream_0_V_write,
        wdw_val_0_0_reload_dout,
        wdw_val_0_0_reload_empty_n,
        wdw_val_0_0_reload_read,
        wdw_val_0_1_reload_dout,
        wdw_val_0_1_reload_empty_n,
        wdw_val_0_1_reload_read,
        wdw_val_0_2_reload_dout,
        wdw_val_0_2_reload_empty_n,
        wdw_val_0_2_reload_read,
        wdw_val_0_3_reload_dout,
        wdw_val_0_3_reload_empty_n,
        wdw_val_0_3_reload_read,
        wdw_val_0_4_reload_dout,
        wdw_val_0_4_reload_empty_n,
        wdw_val_0_4_reload_read,
        wdw_val_0_5_reload_dout,
        wdw_val_0_5_reload_empty_n,
        wdw_val_0_5_reload_read,
        wdw_val_0_6_reload_dout,
        wdw_val_0_6_reload_empty_n,
        wdw_val_0_6_reload_read,
        wdw_val_0_7_reload_dout,
        wdw_val_0_7_reload_empty_n,
        wdw_val_0_7_reload_read,
        wdw_val_0_8_reload_dout,
        wdw_val_0_8_reload_empty_n,
        wdw_val_0_8_reload_read,
        wdw_val_0_9_reload_dout,
        wdw_val_0_9_reload_empty_n,
        wdw_val_0_9_reload_read,
        wdw_val_1_0_reload_dout,
        wdw_val_1_0_reload_empty_n,
        wdw_val_1_0_reload_read,
        wdw_val_1_1_reload_dout,
        wdw_val_1_1_reload_empty_n,
        wdw_val_1_1_reload_read,
        wdw_val_1_2_reload_dout,
        wdw_val_1_2_reload_empty_n,
        wdw_val_1_2_reload_read,
        wdw_val_1_3_reload_dout,
        wdw_val_1_3_reload_empty_n,
        wdw_val_1_3_reload_read,
        wdw_val_1_4_reload_dout,
        wdw_val_1_4_reload_empty_n,
        wdw_val_1_4_reload_read,
        wdw_val_1_5_reload_dout,
        wdw_val_1_5_reload_empty_n,
        wdw_val_1_5_reload_read,
        wdw_val_1_6_reload_dout,
        wdw_val_1_6_reload_empty_n,
        wdw_val_1_6_reload_read,
        wdw_val_1_7_reload_dout,
        wdw_val_1_7_reload_empty_n,
        wdw_val_1_7_reload_read,
        wdw_val_1_8_reload_dout,
        wdw_val_1_8_reload_empty_n,
        wdw_val_1_8_reload_read,
        wdw_val_1_9_reload_dout,
        wdw_val_1_9_reload_empty_n,
        wdw_val_1_9_reload_read,
        wdw_val_2_0_reload_dout,
        wdw_val_2_0_reload_empty_n,
        wdw_val_2_0_reload_read,
        wdw_val_2_1_reload_dout,
        wdw_val_2_1_reload_empty_n,
        wdw_val_2_1_reload_read,
        wdw_val_2_2_reload_dout,
        wdw_val_2_2_reload_empty_n,
        wdw_val_2_2_reload_read,
        wdw_val_2_3_reload_dout,
        wdw_val_2_3_reload_empty_n,
        wdw_val_2_3_reload_read,
        wdw_val_2_4_reload_dout,
        wdw_val_2_4_reload_empty_n,
        wdw_val_2_4_reload_read,
        wdw_val_2_5_reload_dout,
        wdw_val_2_5_reload_empty_n,
        wdw_val_2_5_reload_read,
        wdw_val_2_6_reload_dout,
        wdw_val_2_6_reload_empty_n,
        wdw_val_2_6_reload_read,
        wdw_val_2_7_reload_dout,
        wdw_val_2_7_reload_empty_n,
        wdw_val_2_7_reload_read,
        wdw_val_2_8_reload_dout,
        wdw_val_2_8_reload_empty_n,
        wdw_val_2_8_reload_read,
        wdw_val_2_9_reload_dout,
        wdw_val_2_9_reload_empty_n,
        wdw_val_2_9_reload_read,
        wdw_val_3_0_reload_dout,
        wdw_val_3_0_reload_empty_n,
        wdw_val_3_0_reload_read,
        wdw_val_3_1_reload_dout,
        wdw_val_3_1_reload_empty_n,
        wdw_val_3_1_reload_read,
        wdw_val_3_2_reload_dout,
        wdw_val_3_2_reload_empty_n,
        wdw_val_3_2_reload_read,
        wdw_val_3_3_reload_dout,
        wdw_val_3_3_reload_empty_n,
        wdw_val_3_3_reload_read,
        wdw_val_3_4_reload_dout,
        wdw_val_3_4_reload_empty_n,
        wdw_val_3_4_reload_read,
        wdw_val_3_5_reload_dout,
        wdw_val_3_5_reload_empty_n,
        wdw_val_3_5_reload_read,
        wdw_val_3_6_reload_dout,
        wdw_val_3_6_reload_empty_n,
        wdw_val_3_6_reload_read,
        wdw_val_3_7_reload_dout,
        wdw_val_3_7_reload_empty_n,
        wdw_val_3_7_reload_read,
        wdw_val_3_8_reload_dout,
        wdw_val_3_8_reload_empty_n,
        wdw_val_3_8_reload_read,
        wdw_val_3_9_reload_dout,
        wdw_val_3_9_reload_empty_n,
        wdw_val_3_9_reload_read,
        wdw_val_4_0_reload_dout,
        wdw_val_4_0_reload_empty_n,
        wdw_val_4_0_reload_read,
        wdw_val_4_1_reload_dout,
        wdw_val_4_1_reload_empty_n,
        wdw_val_4_1_reload_read,
        wdw_val_4_2_reload_dout,
        wdw_val_4_2_reload_empty_n,
        wdw_val_4_2_reload_read,
        wdw_val_4_3_reload_dout,
        wdw_val_4_3_reload_empty_n,
        wdw_val_4_3_reload_read,
        wdw_val_4_4_reload_dout,
        wdw_val_4_4_reload_empty_n,
        wdw_val_4_4_reload_read,
        wdw_val_4_5_reload_dout,
        wdw_val_4_5_reload_empty_n,
        wdw_val_4_5_reload_read,
        wdw_val_4_6_reload_dout,
        wdw_val_4_6_reload_empty_n,
        wdw_val_4_6_reload_read,
        wdw_val_4_7_reload_dout,
        wdw_val_4_7_reload_empty_n,
        wdw_val_4_7_reload_read,
        wdw_val_4_8_reload_dout,
        wdw_val_4_8_reload_empty_n,
        wdw_val_4_8_reload_read,
        wdw_val_4_9_reload_dout,
        wdw_val_4_9_reload_empty_n,
        wdw_val_4_9_reload_read,
        wdw_val_5_0_reload_dout,
        wdw_val_5_0_reload_empty_n,
        wdw_val_5_0_reload_read,
        wdw_val_5_1_reload_dout,
        wdw_val_5_1_reload_empty_n,
        wdw_val_5_1_reload_read,
        wdw_val_5_2_reload_dout,
        wdw_val_5_2_reload_empty_n,
        wdw_val_5_2_reload_read,
        wdw_val_5_3_reload_dout,
        wdw_val_5_3_reload_empty_n,
        wdw_val_5_3_reload_read,
        wdw_val_5_4_reload_dout,
        wdw_val_5_4_reload_empty_n,
        wdw_val_5_4_reload_read,
        wdw_val_5_5_reload_dout,
        wdw_val_5_5_reload_empty_n,
        wdw_val_5_5_reload_read,
        wdw_val_5_6_reload_dout,
        wdw_val_5_6_reload_empty_n,
        wdw_val_5_6_reload_read,
        wdw_val_5_7_reload_dout,
        wdw_val_5_7_reload_empty_n,
        wdw_val_5_7_reload_read,
        wdw_val_5_8_reload_dout,
        wdw_val_5_8_reload_empty_n,
        wdw_val_5_8_reload_read,
        wdw_val_5_9_reload_dout,
        wdw_val_5_9_reload_empty_n,
        wdw_val_5_9_reload_read,
        wdw_val_6_0_reload_dout,
        wdw_val_6_0_reload_empty_n,
        wdw_val_6_0_reload_read,
        wdw_val_6_1_reload_dout,
        wdw_val_6_1_reload_empty_n,
        wdw_val_6_1_reload_read,
        wdw_val_6_2_reload_dout,
        wdw_val_6_2_reload_empty_n,
        wdw_val_6_2_reload_read,
        wdw_val_6_3_reload_dout,
        wdw_val_6_3_reload_empty_n,
        wdw_val_6_3_reload_read,
        wdw_val_6_4_reload_dout,
        wdw_val_6_4_reload_empty_n,
        wdw_val_6_4_reload_read,
        wdw_val_6_5_reload_dout,
        wdw_val_6_5_reload_empty_n,
        wdw_val_6_5_reload_read,
        wdw_val_6_6_reload_dout,
        wdw_val_6_6_reload_empty_n,
        wdw_val_6_6_reload_read,
        wdw_val_6_7_reload_dout,
        wdw_val_6_7_reload_empty_n,
        wdw_val_6_7_reload_read,
        wdw_val_6_8_reload_dout,
        wdw_val_6_8_reload_empty_n,
        wdw_val_6_8_reload_read,
        wdw_val_6_9_reload_dout,
        wdw_val_6_9_reload_empty_n,
        wdw_val_6_9_reload_read,
        wdw_val_7_0_reload_dout,
        wdw_val_7_0_reload_empty_n,
        wdw_val_7_0_reload_read,
        wdw_val_7_1_reload_dout,
        wdw_val_7_1_reload_empty_n,
        wdw_val_7_1_reload_read,
        wdw_val_7_2_reload_dout,
        wdw_val_7_2_reload_empty_n,
        wdw_val_7_2_reload_read,
        wdw_val_7_3_reload_dout,
        wdw_val_7_3_reload_empty_n,
        wdw_val_7_3_reload_read,
        wdw_val_7_4_reload_dout,
        wdw_val_7_4_reload_empty_n,
        wdw_val_7_4_reload_read,
        wdw_val_7_5_reload_dout,
        wdw_val_7_5_reload_empty_n,
        wdw_val_7_5_reload_read,
        wdw_val_7_6_reload_dout,
        wdw_val_7_6_reload_empty_n,
        wdw_val_7_6_reload_read,
        wdw_val_7_7_reload_dout,
        wdw_val_7_7_reload_empty_n,
        wdw_val_7_7_reload_read,
        wdw_val_7_8_reload_dout,
        wdw_val_7_8_reload_empty_n,
        wdw_val_7_8_reload_read,
        wdw_val_7_9_reload_dout,
        wdw_val_7_9_reload_empty_n,
        wdw_val_7_9_reload_read,
        wdw_val_8_0_reload_dout,
        wdw_val_8_0_reload_empty_n,
        wdw_val_8_0_reload_read,
        wdw_val_8_1_reload_dout,
        wdw_val_8_1_reload_empty_n,
        wdw_val_8_1_reload_read,
        wdw_val_8_2_reload_dout,
        wdw_val_8_2_reload_empty_n,
        wdw_val_8_2_reload_read,
        wdw_val_8_3_reload_dout,
        wdw_val_8_3_reload_empty_n,
        wdw_val_8_3_reload_read,
        wdw_val_8_4_reload_dout,
        wdw_val_8_4_reload_empty_n,
        wdw_val_8_4_reload_read,
        wdw_val_8_5_reload_dout,
        wdw_val_8_5_reload_empty_n,
        wdw_val_8_5_reload_read,
        wdw_val_8_6_reload_dout,
        wdw_val_8_6_reload_empty_n,
        wdw_val_8_6_reload_read,
        wdw_val_8_7_reload_dout,
        wdw_val_8_7_reload_empty_n,
        wdw_val_8_7_reload_read,
        wdw_val_8_8_reload_dout,
        wdw_val_8_8_reload_empty_n,
        wdw_val_8_8_reload_read,
        wdw_val_8_9_reload_dout,
        wdw_val_8_9_reload_empty_n,
        wdw_val_8_9_reload_read,
        wdw_val_9_0_reload_dout,
        wdw_val_9_0_reload_empty_n,
        wdw_val_9_0_reload_read,
        wdw_val_9_1_reload_dout,
        wdw_val_9_1_reload_empty_n,
        wdw_val_9_1_reload_read,
        wdw_val_9_2_reload_dout,
        wdw_val_9_2_reload_empty_n,
        wdw_val_9_2_reload_read,
        wdw_val_9_3_reload_dout,
        wdw_val_9_3_reload_empty_n,
        wdw_val_9_3_reload_read,
        wdw_val_9_4_reload_dout,
        wdw_val_9_4_reload_empty_n,
        wdw_val_9_4_reload_read,
        wdw_val_9_5_reload_dout,
        wdw_val_9_5_reload_empty_n,
        wdw_val_9_5_reload_read,
        wdw_val_9_6_reload_dout,
        wdw_val_9_6_reload_empty_n,
        wdw_val_9_6_reload_read,
        wdw_val_9_7_reload_dout,
        wdw_val_9_7_reload_empty_n,
        wdw_val_9_7_reload_read,
        wdw_val_9_9_reload_dout,
        wdw_val_9_9_reload_empty_n,
        wdw_val_9_9_reload_read,
        wdw_val_9_8_reload_dout,
        wdw_val_9_8_reload_empty_n,
        wdw_val_9_8_reload_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st66_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_7FE = 11'b11111111110;
parameter    ap_const_lv12_FFD = 12'b111111111101;
parameter    ap_const_lv12_FFC = 12'b111111111100;
parameter    ap_const_lv12_FFB = 12'b111111111011;
parameter    ap_const_lv12_FFA = 12'b111111111010;
parameter    ap_const_lv12_FF9 = 12'b111111111001;
parameter    ap_const_lv12_FF8 = 12'b111111111000;
parameter    ap_const_lv12_FF7 = 12'b111111110111;
parameter    ap_const_lv12_FF6 = 12'b111111110110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [10:0] heightloop_1_reload_dout;
input   heightloop_1_reload_empty_n;
output   heightloop_1_reload_read;
input  [10:0] widthloop_1_reload_dout;
input   widthloop_1_reload_empty_n;
output   widthloop_1_reload_read;
input  [10:0] rows;
input  [3:0] p_neg392_i_i_i2_cast_reload_dout;
input   p_neg392_i_i_i2_cast_reload_empty_n;
output   p_neg392_i_i_i2_cast_reload_read;
input  [10:0] p_neg392_i_i_i2_cast27806_reload_dout;
input   p_neg392_i_i_i2_cast27806_reload_empty_n;
output   p_neg392_i_i_i2_cast27806_reload_read;
input  [10:0] p_neg392_i_i_i2_reload_dout;
input   p_neg392_i_i_i2_reload_empty_n;
output   p_neg392_i_i_i2_reload_read;
input  [10:0] tmp_41_cast_reload_dout;
input   tmp_41_cast_reload_empty_n;
output   tmp_41_cast_reload_read;
input  [10:0] tmp_41_reload_dout;
input   tmp_41_reload_empty_n;
output   tmp_41_reload_read;
input  [10:0] cols;
input  [7:0] img_3_data_stream_0_V_dout;
input   img_3_data_stream_0_V_empty_n;
output   img_3_data_stream_0_V_read;
input  [0:0] p_neg392_i_i_i2_cast27807_reload_dout;
input   p_neg392_i_i_i2_cast27807_reload_empty_n;
output   p_neg392_i_i_i2_cast27807_reload_read;
output  [7:0] img_4_data_stream_0_V_din;
input   img_4_data_stream_0_V_full_n;
output   img_4_data_stream_0_V_write;
input  [7:0] wdw_val_0_0_reload_dout;
input   wdw_val_0_0_reload_empty_n;
output   wdw_val_0_0_reload_read;
input  [7:0] wdw_val_0_1_reload_dout;
input   wdw_val_0_1_reload_empty_n;
output   wdw_val_0_1_reload_read;
input  [7:0] wdw_val_0_2_reload_dout;
input   wdw_val_0_2_reload_empty_n;
output   wdw_val_0_2_reload_read;
input  [7:0] wdw_val_0_3_reload_dout;
input   wdw_val_0_3_reload_empty_n;
output   wdw_val_0_3_reload_read;
input  [7:0] wdw_val_0_4_reload_dout;
input   wdw_val_0_4_reload_empty_n;
output   wdw_val_0_4_reload_read;
input  [7:0] wdw_val_0_5_reload_dout;
input   wdw_val_0_5_reload_empty_n;
output   wdw_val_0_5_reload_read;
input  [7:0] wdw_val_0_6_reload_dout;
input   wdw_val_0_6_reload_empty_n;
output   wdw_val_0_6_reload_read;
input  [7:0] wdw_val_0_7_reload_dout;
input   wdw_val_0_7_reload_empty_n;
output   wdw_val_0_7_reload_read;
input  [7:0] wdw_val_0_8_reload_dout;
input   wdw_val_0_8_reload_empty_n;
output   wdw_val_0_8_reload_read;
input  [7:0] wdw_val_0_9_reload_dout;
input   wdw_val_0_9_reload_empty_n;
output   wdw_val_0_9_reload_read;
input  [7:0] wdw_val_1_0_reload_dout;
input   wdw_val_1_0_reload_empty_n;
output   wdw_val_1_0_reload_read;
input  [7:0] wdw_val_1_1_reload_dout;
input   wdw_val_1_1_reload_empty_n;
output   wdw_val_1_1_reload_read;
input  [7:0] wdw_val_1_2_reload_dout;
input   wdw_val_1_2_reload_empty_n;
output   wdw_val_1_2_reload_read;
input  [7:0] wdw_val_1_3_reload_dout;
input   wdw_val_1_3_reload_empty_n;
output   wdw_val_1_3_reload_read;
input  [7:0] wdw_val_1_4_reload_dout;
input   wdw_val_1_4_reload_empty_n;
output   wdw_val_1_4_reload_read;
input  [7:0] wdw_val_1_5_reload_dout;
input   wdw_val_1_5_reload_empty_n;
output   wdw_val_1_5_reload_read;
input  [7:0] wdw_val_1_6_reload_dout;
input   wdw_val_1_6_reload_empty_n;
output   wdw_val_1_6_reload_read;
input  [7:0] wdw_val_1_7_reload_dout;
input   wdw_val_1_7_reload_empty_n;
output   wdw_val_1_7_reload_read;
input  [7:0] wdw_val_1_8_reload_dout;
input   wdw_val_1_8_reload_empty_n;
output   wdw_val_1_8_reload_read;
input  [7:0] wdw_val_1_9_reload_dout;
input   wdw_val_1_9_reload_empty_n;
output   wdw_val_1_9_reload_read;
input  [7:0] wdw_val_2_0_reload_dout;
input   wdw_val_2_0_reload_empty_n;
output   wdw_val_2_0_reload_read;
input  [7:0] wdw_val_2_1_reload_dout;
input   wdw_val_2_1_reload_empty_n;
output   wdw_val_2_1_reload_read;
input  [7:0] wdw_val_2_2_reload_dout;
input   wdw_val_2_2_reload_empty_n;
output   wdw_val_2_2_reload_read;
input  [7:0] wdw_val_2_3_reload_dout;
input   wdw_val_2_3_reload_empty_n;
output   wdw_val_2_3_reload_read;
input  [7:0] wdw_val_2_4_reload_dout;
input   wdw_val_2_4_reload_empty_n;
output   wdw_val_2_4_reload_read;
input  [7:0] wdw_val_2_5_reload_dout;
input   wdw_val_2_5_reload_empty_n;
output   wdw_val_2_5_reload_read;
input  [7:0] wdw_val_2_6_reload_dout;
input   wdw_val_2_6_reload_empty_n;
output   wdw_val_2_6_reload_read;
input  [7:0] wdw_val_2_7_reload_dout;
input   wdw_val_2_7_reload_empty_n;
output   wdw_val_2_7_reload_read;
input  [7:0] wdw_val_2_8_reload_dout;
input   wdw_val_2_8_reload_empty_n;
output   wdw_val_2_8_reload_read;
input  [7:0] wdw_val_2_9_reload_dout;
input   wdw_val_2_9_reload_empty_n;
output   wdw_val_2_9_reload_read;
input  [7:0] wdw_val_3_0_reload_dout;
input   wdw_val_3_0_reload_empty_n;
output   wdw_val_3_0_reload_read;
input  [7:0] wdw_val_3_1_reload_dout;
input   wdw_val_3_1_reload_empty_n;
output   wdw_val_3_1_reload_read;
input  [7:0] wdw_val_3_2_reload_dout;
input   wdw_val_3_2_reload_empty_n;
output   wdw_val_3_2_reload_read;
input  [7:0] wdw_val_3_3_reload_dout;
input   wdw_val_3_3_reload_empty_n;
output   wdw_val_3_3_reload_read;
input  [7:0] wdw_val_3_4_reload_dout;
input   wdw_val_3_4_reload_empty_n;
output   wdw_val_3_4_reload_read;
input  [7:0] wdw_val_3_5_reload_dout;
input   wdw_val_3_5_reload_empty_n;
output   wdw_val_3_5_reload_read;
input  [7:0] wdw_val_3_6_reload_dout;
input   wdw_val_3_6_reload_empty_n;
output   wdw_val_3_6_reload_read;
input  [7:0] wdw_val_3_7_reload_dout;
input   wdw_val_3_7_reload_empty_n;
output   wdw_val_3_7_reload_read;
input  [7:0] wdw_val_3_8_reload_dout;
input   wdw_val_3_8_reload_empty_n;
output   wdw_val_3_8_reload_read;
input  [7:0] wdw_val_3_9_reload_dout;
input   wdw_val_3_9_reload_empty_n;
output   wdw_val_3_9_reload_read;
input  [7:0] wdw_val_4_0_reload_dout;
input   wdw_val_4_0_reload_empty_n;
output   wdw_val_4_0_reload_read;
input  [7:0] wdw_val_4_1_reload_dout;
input   wdw_val_4_1_reload_empty_n;
output   wdw_val_4_1_reload_read;
input  [7:0] wdw_val_4_2_reload_dout;
input   wdw_val_4_2_reload_empty_n;
output   wdw_val_4_2_reload_read;
input  [7:0] wdw_val_4_3_reload_dout;
input   wdw_val_4_3_reload_empty_n;
output   wdw_val_4_3_reload_read;
input  [7:0] wdw_val_4_4_reload_dout;
input   wdw_val_4_4_reload_empty_n;
output   wdw_val_4_4_reload_read;
input  [7:0] wdw_val_4_5_reload_dout;
input   wdw_val_4_5_reload_empty_n;
output   wdw_val_4_5_reload_read;
input  [7:0] wdw_val_4_6_reload_dout;
input   wdw_val_4_6_reload_empty_n;
output   wdw_val_4_6_reload_read;
input  [7:0] wdw_val_4_7_reload_dout;
input   wdw_val_4_7_reload_empty_n;
output   wdw_val_4_7_reload_read;
input  [7:0] wdw_val_4_8_reload_dout;
input   wdw_val_4_8_reload_empty_n;
output   wdw_val_4_8_reload_read;
input  [7:0] wdw_val_4_9_reload_dout;
input   wdw_val_4_9_reload_empty_n;
output   wdw_val_4_9_reload_read;
input  [7:0] wdw_val_5_0_reload_dout;
input   wdw_val_5_0_reload_empty_n;
output   wdw_val_5_0_reload_read;
input  [7:0] wdw_val_5_1_reload_dout;
input   wdw_val_5_1_reload_empty_n;
output   wdw_val_5_1_reload_read;
input  [7:0] wdw_val_5_2_reload_dout;
input   wdw_val_5_2_reload_empty_n;
output   wdw_val_5_2_reload_read;
input  [7:0] wdw_val_5_3_reload_dout;
input   wdw_val_5_3_reload_empty_n;
output   wdw_val_5_3_reload_read;
input  [7:0] wdw_val_5_4_reload_dout;
input   wdw_val_5_4_reload_empty_n;
output   wdw_val_5_4_reload_read;
input  [7:0] wdw_val_5_5_reload_dout;
input   wdw_val_5_5_reload_empty_n;
output   wdw_val_5_5_reload_read;
input  [7:0] wdw_val_5_6_reload_dout;
input   wdw_val_5_6_reload_empty_n;
output   wdw_val_5_6_reload_read;
input  [7:0] wdw_val_5_7_reload_dout;
input   wdw_val_5_7_reload_empty_n;
output   wdw_val_5_7_reload_read;
input  [7:0] wdw_val_5_8_reload_dout;
input   wdw_val_5_8_reload_empty_n;
output   wdw_val_5_8_reload_read;
input  [7:0] wdw_val_5_9_reload_dout;
input   wdw_val_5_9_reload_empty_n;
output   wdw_val_5_9_reload_read;
input  [7:0] wdw_val_6_0_reload_dout;
input   wdw_val_6_0_reload_empty_n;
output   wdw_val_6_0_reload_read;
input  [7:0] wdw_val_6_1_reload_dout;
input   wdw_val_6_1_reload_empty_n;
output   wdw_val_6_1_reload_read;
input  [7:0] wdw_val_6_2_reload_dout;
input   wdw_val_6_2_reload_empty_n;
output   wdw_val_6_2_reload_read;
input  [7:0] wdw_val_6_3_reload_dout;
input   wdw_val_6_3_reload_empty_n;
output   wdw_val_6_3_reload_read;
input  [7:0] wdw_val_6_4_reload_dout;
input   wdw_val_6_4_reload_empty_n;
output   wdw_val_6_4_reload_read;
input  [7:0] wdw_val_6_5_reload_dout;
input   wdw_val_6_5_reload_empty_n;
output   wdw_val_6_5_reload_read;
input  [7:0] wdw_val_6_6_reload_dout;
input   wdw_val_6_6_reload_empty_n;
output   wdw_val_6_6_reload_read;
input  [7:0] wdw_val_6_7_reload_dout;
input   wdw_val_6_7_reload_empty_n;
output   wdw_val_6_7_reload_read;
input  [7:0] wdw_val_6_8_reload_dout;
input   wdw_val_6_8_reload_empty_n;
output   wdw_val_6_8_reload_read;
input  [7:0] wdw_val_6_9_reload_dout;
input   wdw_val_6_9_reload_empty_n;
output   wdw_val_6_9_reload_read;
input  [7:0] wdw_val_7_0_reload_dout;
input   wdw_val_7_0_reload_empty_n;
output   wdw_val_7_0_reload_read;
input  [7:0] wdw_val_7_1_reload_dout;
input   wdw_val_7_1_reload_empty_n;
output   wdw_val_7_1_reload_read;
input  [7:0] wdw_val_7_2_reload_dout;
input   wdw_val_7_2_reload_empty_n;
output   wdw_val_7_2_reload_read;
input  [7:0] wdw_val_7_3_reload_dout;
input   wdw_val_7_3_reload_empty_n;
output   wdw_val_7_3_reload_read;
input  [7:0] wdw_val_7_4_reload_dout;
input   wdw_val_7_4_reload_empty_n;
output   wdw_val_7_4_reload_read;
input  [7:0] wdw_val_7_5_reload_dout;
input   wdw_val_7_5_reload_empty_n;
output   wdw_val_7_5_reload_read;
input  [7:0] wdw_val_7_6_reload_dout;
input   wdw_val_7_6_reload_empty_n;
output   wdw_val_7_6_reload_read;
input  [7:0] wdw_val_7_7_reload_dout;
input   wdw_val_7_7_reload_empty_n;
output   wdw_val_7_7_reload_read;
input  [7:0] wdw_val_7_8_reload_dout;
input   wdw_val_7_8_reload_empty_n;
output   wdw_val_7_8_reload_read;
input  [7:0] wdw_val_7_9_reload_dout;
input   wdw_val_7_9_reload_empty_n;
output   wdw_val_7_9_reload_read;
input  [7:0] wdw_val_8_0_reload_dout;
input   wdw_val_8_0_reload_empty_n;
output   wdw_val_8_0_reload_read;
input  [7:0] wdw_val_8_1_reload_dout;
input   wdw_val_8_1_reload_empty_n;
output   wdw_val_8_1_reload_read;
input  [7:0] wdw_val_8_2_reload_dout;
input   wdw_val_8_2_reload_empty_n;
output   wdw_val_8_2_reload_read;
input  [7:0] wdw_val_8_3_reload_dout;
input   wdw_val_8_3_reload_empty_n;
output   wdw_val_8_3_reload_read;
input  [7:0] wdw_val_8_4_reload_dout;
input   wdw_val_8_4_reload_empty_n;
output   wdw_val_8_4_reload_read;
input  [7:0] wdw_val_8_5_reload_dout;
input   wdw_val_8_5_reload_empty_n;
output   wdw_val_8_5_reload_read;
input  [7:0] wdw_val_8_6_reload_dout;
input   wdw_val_8_6_reload_empty_n;
output   wdw_val_8_6_reload_read;
input  [7:0] wdw_val_8_7_reload_dout;
input   wdw_val_8_7_reload_empty_n;
output   wdw_val_8_7_reload_read;
input  [7:0] wdw_val_8_8_reload_dout;
input   wdw_val_8_8_reload_empty_n;
output   wdw_val_8_8_reload_read;
input  [7:0] wdw_val_8_9_reload_dout;
input   wdw_val_8_9_reload_empty_n;
output   wdw_val_8_9_reload_read;
input  [7:0] wdw_val_9_0_reload_dout;
input   wdw_val_9_0_reload_empty_n;
output   wdw_val_9_0_reload_read;
input  [7:0] wdw_val_9_1_reload_dout;
input   wdw_val_9_1_reload_empty_n;
output   wdw_val_9_1_reload_read;
input  [7:0] wdw_val_9_2_reload_dout;
input   wdw_val_9_2_reload_empty_n;
output   wdw_val_9_2_reload_read;
input  [7:0] wdw_val_9_3_reload_dout;
input   wdw_val_9_3_reload_empty_n;
output   wdw_val_9_3_reload_read;
input  [7:0] wdw_val_9_4_reload_dout;
input   wdw_val_9_4_reload_empty_n;
output   wdw_val_9_4_reload_read;
input  [7:0] wdw_val_9_5_reload_dout;
input   wdw_val_9_5_reload_empty_n;
output   wdw_val_9_5_reload_read;
input  [7:0] wdw_val_9_6_reload_dout;
input   wdw_val_9_6_reload_empty_n;
output   wdw_val_9_6_reload_read;
input  [7:0] wdw_val_9_7_reload_dout;
input   wdw_val_9_7_reload_empty_n;
output   wdw_val_9_7_reload_read;
input  [7:0] wdw_val_9_9_reload_dout;
input   wdw_val_9_9_reload_empty_n;
output   wdw_val_9_9_reload_read;
input  [7:0] wdw_val_9_8_reload_dout;
input   wdw_val_9_8_reload_empty_n;
output   wdw_val_9_8_reload_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg heightloop_1_reload_read;
reg widthloop_1_reload_read;
reg p_neg392_i_i_i2_cast_reload_read;
reg p_neg392_i_i_i2_cast27806_reload_read;
reg p_neg392_i_i_i2_reload_read;
reg tmp_41_cast_reload_read;
reg tmp_41_reload_read;
reg img_3_data_stream_0_V_read;
reg p_neg392_i_i_i2_cast27807_reload_read;
reg img_4_data_stream_0_V_write;
reg wdw_val_0_0_reload_read;
reg wdw_val_0_1_reload_read;
reg wdw_val_0_2_reload_read;
reg wdw_val_0_3_reload_read;
reg wdw_val_0_4_reload_read;
reg wdw_val_0_5_reload_read;
reg wdw_val_0_6_reload_read;
reg wdw_val_0_7_reload_read;
reg wdw_val_0_8_reload_read;
reg wdw_val_0_9_reload_read;
reg wdw_val_1_0_reload_read;
reg wdw_val_1_1_reload_read;
reg wdw_val_1_2_reload_read;
reg wdw_val_1_3_reload_read;
reg wdw_val_1_4_reload_read;
reg wdw_val_1_5_reload_read;
reg wdw_val_1_6_reload_read;
reg wdw_val_1_7_reload_read;
reg wdw_val_1_8_reload_read;
reg wdw_val_1_9_reload_read;
reg wdw_val_2_0_reload_read;
reg wdw_val_2_1_reload_read;
reg wdw_val_2_2_reload_read;
reg wdw_val_2_3_reload_read;
reg wdw_val_2_4_reload_read;
reg wdw_val_2_5_reload_read;
reg wdw_val_2_6_reload_read;
reg wdw_val_2_7_reload_read;
reg wdw_val_2_8_reload_read;
reg wdw_val_2_9_reload_read;
reg wdw_val_3_0_reload_read;
reg wdw_val_3_1_reload_read;
reg wdw_val_3_2_reload_read;
reg wdw_val_3_3_reload_read;
reg wdw_val_3_4_reload_read;
reg wdw_val_3_5_reload_read;
reg wdw_val_3_6_reload_read;
reg wdw_val_3_7_reload_read;
reg wdw_val_3_8_reload_read;
reg wdw_val_3_9_reload_read;
reg wdw_val_4_0_reload_read;
reg wdw_val_4_1_reload_read;
reg wdw_val_4_2_reload_read;
reg wdw_val_4_3_reload_read;
reg wdw_val_4_4_reload_read;
reg wdw_val_4_5_reload_read;
reg wdw_val_4_6_reload_read;
reg wdw_val_4_7_reload_read;
reg wdw_val_4_8_reload_read;
reg wdw_val_4_9_reload_read;
reg wdw_val_5_0_reload_read;
reg wdw_val_5_1_reload_read;
reg wdw_val_5_2_reload_read;
reg wdw_val_5_3_reload_read;
reg wdw_val_5_4_reload_read;
reg wdw_val_5_5_reload_read;
reg wdw_val_5_6_reload_read;
reg wdw_val_5_7_reload_read;
reg wdw_val_5_8_reload_read;
reg wdw_val_5_9_reload_read;
reg wdw_val_6_0_reload_read;
reg wdw_val_6_1_reload_read;
reg wdw_val_6_2_reload_read;
reg wdw_val_6_3_reload_read;
reg wdw_val_6_4_reload_read;
reg wdw_val_6_5_reload_read;
reg wdw_val_6_6_reload_read;
reg wdw_val_6_7_reload_read;
reg wdw_val_6_8_reload_read;
reg wdw_val_6_9_reload_read;
reg wdw_val_7_0_reload_read;
reg wdw_val_7_1_reload_read;
reg wdw_val_7_2_reload_read;
reg wdw_val_7_3_reload_read;
reg wdw_val_7_4_reload_read;
reg wdw_val_7_5_reload_read;
reg wdw_val_7_6_reload_read;
reg wdw_val_7_7_reload_read;
reg wdw_val_7_8_reload_read;
reg wdw_val_7_9_reload_read;
reg wdw_val_8_0_reload_read;
reg wdw_val_8_1_reload_read;
reg wdw_val_8_2_reload_read;
reg wdw_val_8_3_reload_read;
reg wdw_val_8_4_reload_read;
reg wdw_val_8_5_reload_read;
reg wdw_val_8_6_reload_read;
reg wdw_val_8_7_reload_read;
reg wdw_val_8_8_reload_read;
reg wdw_val_8_9_reload_read;
reg wdw_val_9_0_reload_read;
reg wdw_val_9_1_reload_read;
reg wdw_val_9_2_reload_read;
reg wdw_val_9_3_reload_read;
reg wdw_val_9_4_reload_read;
reg wdw_val_9_5_reload_read;
reg wdw_val_9_6_reload_read;
reg wdw_val_9_7_reload_read;
reg wdw_val_9_9_reload_read;
reg wdw_val_9_8_reload_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [10:0] p_027_0_i_i_i_i_reg_1609;
reg    ap_sig_bdd_695;
reg   [10:0] p_neg392_i_i_i2_cast27806_reloa_reg_6849;
reg   [3:0] p_neg392_i_i_i2_cast_reload_rea_reg_6854;
reg   [10:0] tmp_41_reload_read_reg_6868;
reg   [10:0] widthloop_1_reload_read_reg_6873;
reg   [10:0] heightloop_1_reload_read_reg_6878;
wire   [11:0] tmp_4_fu_1620_p1;
wire   [11:0] tmp_5_fu_1624_p1;
wire   [11:0] y_6_5_cast_i_fu_1640_p1;
reg   [11:0] y_6_5_cast_i_reg_6900;
wire   [0:0] tmp_464_0_i_fu_1644_p2;
reg   [0:0] tmp_464_0_i_reg_6905;
wire   [0:0] tmp_464_0_1_i_fu_1650_p2;
reg   [0:0] tmp_464_0_1_i_reg_6910;
wire   [0:0] tmp_464_0_2_i_fu_1656_p2;
reg   [0:0] tmp_464_0_2_i_reg_6915;
wire   [0:0] tmp_464_0_3_i_fu_1662_p2;
reg   [0:0] tmp_464_0_3_i_reg_6920;
wire   [0:0] tmp_464_0_4_i_fu_1668_p2;
reg   [0:0] tmp_464_0_4_i_reg_6925;
wire   [0:0] tmp_464_0_5_i_fu_1674_p2;
reg   [0:0] tmp_464_0_5_i_reg_6930;
wire   [0:0] tmp_464_0_6_i_fu_1680_p2;
reg   [0:0] tmp_464_0_6_i_reg_6935;
wire   [0:0] tmp_464_0_7_i_fu_1686_p2;
reg   [0:0] tmp_464_0_7_i_reg_6940;
wire   [0:0] tmp_464_0_8_i_fu_1692_p2;
reg   [0:0] tmp_464_0_8_i_reg_6945;
wire   [0:0] tmp_464_0_9_i_fu_1698_p2;
reg   [0:0] tmp_464_0_9_i_reg_6950;
wire   [0:0] tmp_464_1_i_fu_1704_p2;
reg   [0:0] tmp_464_1_i_reg_6955;
wire   [0:0] tmp_464_1_1_i_fu_1710_p2;
reg   [0:0] tmp_464_1_1_i_reg_6960;
wire   [0:0] tmp_464_1_2_i_fu_1716_p2;
reg   [0:0] tmp_464_1_2_i_reg_6965;
wire   [0:0] tmp_464_1_3_i_fu_1722_p2;
reg   [0:0] tmp_464_1_3_i_reg_6970;
wire   [0:0] tmp_464_1_4_i_fu_1728_p2;
reg   [0:0] tmp_464_1_4_i_reg_6975;
wire   [0:0] tmp_464_1_5_i_fu_1734_p2;
reg   [0:0] tmp_464_1_5_i_reg_6980;
wire   [0:0] tmp_464_1_6_i_fu_1740_p2;
reg   [0:0] tmp_464_1_6_i_reg_6985;
wire   [0:0] tmp_464_1_7_i_fu_1746_p2;
reg   [0:0] tmp_464_1_7_i_reg_6990;
wire   [0:0] tmp_464_1_8_i_fu_1752_p2;
reg   [0:0] tmp_464_1_8_i_reg_6995;
wire   [0:0] tmp_464_1_9_i_fu_1758_p2;
reg   [0:0] tmp_464_1_9_i_reg_7000;
wire   [0:0] tmp_464_2_i_fu_1764_p2;
reg   [0:0] tmp_464_2_i_reg_7005;
wire   [0:0] tmp_464_2_1_i_fu_1770_p2;
reg   [0:0] tmp_464_2_1_i_reg_7010;
wire   [0:0] tmp_464_2_2_i_fu_1776_p2;
reg   [0:0] tmp_464_2_2_i_reg_7015;
wire   [0:0] tmp_464_2_3_i_fu_1782_p2;
reg   [0:0] tmp_464_2_3_i_reg_7020;
wire   [0:0] tmp_464_2_4_i_fu_1788_p2;
reg   [0:0] tmp_464_2_4_i_reg_7025;
wire   [0:0] tmp_464_2_5_i_fu_1794_p2;
reg   [0:0] tmp_464_2_5_i_reg_7030;
wire   [0:0] tmp_464_2_6_i_fu_1800_p2;
reg   [0:0] tmp_464_2_6_i_reg_7035;
wire   [0:0] tmp_464_2_7_i_fu_1806_p2;
reg   [0:0] tmp_464_2_7_i_reg_7040;
wire   [0:0] tmp_464_2_8_i_fu_1812_p2;
reg   [0:0] tmp_464_2_8_i_reg_7045;
wire   [0:0] tmp_464_2_9_i_fu_1818_p2;
reg   [0:0] tmp_464_2_9_i_reg_7050;
wire   [0:0] tmp_464_3_i_fu_1824_p2;
reg   [0:0] tmp_464_3_i_reg_7055;
wire   [0:0] tmp_464_3_1_i_fu_1830_p2;
reg   [0:0] tmp_464_3_1_i_reg_7060;
wire   [0:0] tmp_464_3_2_i_fu_1836_p2;
reg   [0:0] tmp_464_3_2_i_reg_7065;
wire   [0:0] tmp_464_3_3_i_fu_1842_p2;
reg   [0:0] tmp_464_3_3_i_reg_7070;
wire   [0:0] tmp_464_3_4_i_fu_1848_p2;
reg   [0:0] tmp_464_3_4_i_reg_7075;
wire   [0:0] tmp_464_3_5_i_fu_1854_p2;
reg   [0:0] tmp_464_3_5_i_reg_7080;
wire   [0:0] tmp_464_3_6_i_fu_1860_p2;
reg   [0:0] tmp_464_3_6_i_reg_7085;
wire   [0:0] tmp_464_3_7_i_fu_1866_p2;
reg   [0:0] tmp_464_3_7_i_reg_7090;
wire   [0:0] tmp_464_3_8_i_fu_1872_p2;
reg   [0:0] tmp_464_3_8_i_reg_7095;
wire   [0:0] tmp_464_3_9_i_fu_1878_p2;
reg   [0:0] tmp_464_3_9_i_reg_7100;
wire   [0:0] tmp_464_4_i_fu_1884_p2;
reg   [0:0] tmp_464_4_i_reg_7105;
wire   [0:0] tmp_464_4_1_i_fu_1890_p2;
reg   [0:0] tmp_464_4_1_i_reg_7110;
wire   [0:0] tmp_464_4_2_i_fu_1896_p2;
reg   [0:0] tmp_464_4_2_i_reg_7115;
wire   [0:0] tmp_464_4_3_i_fu_1902_p2;
reg   [0:0] tmp_464_4_3_i_reg_7120;
wire   [0:0] tmp_464_4_4_i_fu_1908_p2;
reg   [0:0] tmp_464_4_4_i_reg_7125;
wire   [0:0] tmp_464_4_5_i_fu_1914_p2;
reg   [0:0] tmp_464_4_5_i_reg_7130;
wire   [0:0] tmp_464_4_6_i_fu_1920_p2;
reg   [0:0] tmp_464_4_6_i_reg_7135;
wire   [0:0] tmp_464_4_7_i_fu_1926_p2;
reg   [0:0] tmp_464_4_7_i_reg_7140;
wire   [0:0] tmp_464_4_8_i_fu_1932_p2;
reg   [0:0] tmp_464_4_8_i_reg_7145;
wire   [0:0] tmp_464_4_9_i_fu_1938_p2;
reg   [0:0] tmp_464_4_9_i_reg_7150;
wire   [0:0] tmp_464_5_i_fu_1944_p2;
reg   [0:0] tmp_464_5_i_reg_7155;
wire   [0:0] tmp_464_5_1_i_fu_1950_p2;
reg   [0:0] tmp_464_5_1_i_reg_7160;
wire   [0:0] tmp_464_5_2_i_fu_1956_p2;
reg   [0:0] tmp_464_5_2_i_reg_7165;
wire   [0:0] tmp_464_5_3_i_fu_1962_p2;
reg   [0:0] tmp_464_5_3_i_reg_7170;
wire   [0:0] tmp_464_5_4_i_fu_1968_p2;
reg   [0:0] tmp_464_5_4_i_reg_7175;
wire   [0:0] tmp_464_5_5_i_fu_1974_p2;
reg   [0:0] tmp_464_5_5_i_reg_7180;
wire   [0:0] tmp_464_5_6_i_fu_1980_p2;
reg   [0:0] tmp_464_5_6_i_reg_7185;
wire   [0:0] tmp_464_5_7_i_fu_1986_p2;
reg   [0:0] tmp_464_5_7_i_reg_7190;
wire   [0:0] tmp_464_5_8_i_fu_1992_p2;
reg   [0:0] tmp_464_5_8_i_reg_7195;
wire   [0:0] tmp_464_5_9_i_fu_1998_p2;
reg   [0:0] tmp_464_5_9_i_reg_7200;
wire   [0:0] tmp_464_6_i_fu_2004_p2;
reg   [0:0] tmp_464_6_i_reg_7205;
wire   [0:0] tmp_464_6_1_i_fu_2010_p2;
reg   [0:0] tmp_464_6_1_i_reg_7210;
wire   [0:0] tmp_464_6_2_i_fu_2016_p2;
reg   [0:0] tmp_464_6_2_i_reg_7215;
wire   [0:0] tmp_464_6_3_i_fu_2022_p2;
reg   [0:0] tmp_464_6_3_i_reg_7220;
wire   [0:0] tmp_464_6_4_i_fu_2028_p2;
reg   [0:0] tmp_464_6_4_i_reg_7225;
wire   [0:0] tmp_464_6_5_i_fu_2034_p2;
reg   [0:0] tmp_464_6_5_i_reg_7230;
wire   [0:0] tmp_464_6_6_i_fu_2040_p2;
reg   [0:0] tmp_464_6_6_i_reg_7235;
wire   [0:0] tmp_464_6_7_i_fu_2046_p2;
reg   [0:0] tmp_464_6_7_i_reg_7240;
wire   [0:0] tmp_464_6_8_i_fu_2052_p2;
reg   [0:0] tmp_464_6_8_i_reg_7245;
wire   [0:0] tmp_464_6_9_i_fu_2058_p2;
reg   [0:0] tmp_464_6_9_i_reg_7250;
wire   [0:0] tmp_464_7_i_fu_2064_p2;
reg   [0:0] tmp_464_7_i_reg_7255;
wire   [0:0] tmp_464_7_1_i_fu_2070_p2;
reg   [0:0] tmp_464_7_1_i_reg_7260;
wire   [0:0] tmp_464_7_2_i_fu_2076_p2;
reg   [0:0] tmp_464_7_2_i_reg_7265;
wire   [0:0] tmp_464_7_3_i_fu_2082_p2;
reg   [0:0] tmp_464_7_3_i_reg_7270;
wire   [0:0] tmp_464_7_4_i_fu_2088_p2;
reg   [0:0] tmp_464_7_4_i_reg_7275;
wire   [0:0] tmp_464_7_5_i_fu_2094_p2;
reg   [0:0] tmp_464_7_5_i_reg_7280;
wire   [0:0] tmp_464_7_6_i_fu_2100_p2;
reg   [0:0] tmp_464_7_6_i_reg_7285;
wire   [0:0] tmp_464_7_7_i_fu_2106_p2;
reg   [0:0] tmp_464_7_7_i_reg_7290;
wire   [0:0] tmp_464_7_8_i_fu_2112_p2;
reg   [0:0] tmp_464_7_8_i_reg_7295;
wire   [0:0] tmp_464_7_9_i_fu_2118_p2;
reg   [0:0] tmp_464_7_9_i_reg_7300;
wire   [0:0] tmp_464_8_i_fu_2124_p2;
reg   [0:0] tmp_464_8_i_reg_7305;
wire   [0:0] tmp_464_8_1_i_fu_2130_p2;
reg   [0:0] tmp_464_8_1_i_reg_7310;
wire   [0:0] tmp_464_8_2_i_fu_2136_p2;
reg   [0:0] tmp_464_8_2_i_reg_7315;
wire   [0:0] tmp_464_8_3_i_fu_2142_p2;
reg   [0:0] tmp_464_8_3_i_reg_7320;
wire   [0:0] tmp_464_8_4_i_fu_2148_p2;
reg   [0:0] tmp_464_8_4_i_reg_7325;
wire   [0:0] tmp_464_8_5_i_fu_2154_p2;
reg   [0:0] tmp_464_8_5_i_reg_7330;
wire   [0:0] tmp_464_8_6_i_fu_2160_p2;
reg   [0:0] tmp_464_8_6_i_reg_7335;
wire   [0:0] tmp_464_8_7_i_fu_2166_p2;
reg   [0:0] tmp_464_8_7_i_reg_7340;
wire   [0:0] tmp_464_8_8_i_fu_2172_p2;
reg   [0:0] tmp_464_8_8_i_reg_7345;
wire   [0:0] tmp_464_8_9_i_fu_2178_p2;
reg   [0:0] tmp_464_8_9_i_reg_7350;
wire   [0:0] tmp_464_9_i_fu_2184_p2;
reg   [0:0] tmp_464_9_i_reg_7355;
wire   [0:0] tmp_464_9_1_i_fu_2190_p2;
reg   [0:0] tmp_464_9_1_i_reg_7360;
wire   [0:0] tmp_464_9_2_i_fu_2196_p2;
reg   [0:0] tmp_464_9_2_i_reg_7365;
wire   [0:0] tmp_464_9_3_i_fu_2202_p2;
reg   [0:0] tmp_464_9_3_i_reg_7370;
wire   [0:0] tmp_464_9_4_i_fu_2208_p2;
reg   [0:0] tmp_464_9_4_i_reg_7375;
wire   [0:0] tmp_464_9_5_i_fu_2214_p2;
reg   [0:0] tmp_464_9_5_i_reg_7380;
wire   [0:0] tmp_464_9_6_i_fu_2220_p2;
reg   [0:0] tmp_464_9_6_i_reg_7385;
wire   [0:0] tmp_464_9_7_i_fu_2226_p2;
reg   [0:0] tmp_464_9_7_i_reg_7390;
wire   [0:0] tmp_464_9_8_i_fu_2232_p2;
reg   [0:0] tmp_464_9_8_i_reg_7395;
wire   [0:0] tmp_464_9_9_i_fu_2238_p2;
reg   [0:0] tmp_464_9_9_i_reg_7400;
wire   [3:0] tmp_fu_2244_p1;
reg   [3:0] tmp_reg_7405;
wire   [3:0] tmp_2_fu_2248_p1;
reg   [3:0] tmp_2_reg_7410;
wire   [0:0] exitcond1_fu_2256_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_925;
wire   [10:0] i_V_fu_2261_p2;
reg   [10:0] i_V_reg_7421;
wire   [0:0] tmp_107_i_fu_2267_p2;
reg   [0:0] tmp_107_i_reg_7426;
wire   [0:0] tmp_330_not_i_fu_2272_p2;
reg   [0:0] tmp_330_not_i_reg_7430;
wire   [0:0] tmp_363_i_fu_2278_p2;
reg   [0:0] tmp_363_i_reg_7435;
wire   [0:0] tmp_412_i_fu_2284_p2;
reg   [0:0] tmp_412_i_reg_7440;
wire   [0:0] tmp_412_5_i_fu_2290_p2;
reg   [0:0] tmp_412_5_i_reg_7444;
wire   [0:0] tmp_412_6_i_fu_2295_p2;
reg   [0:0] tmp_412_6_i_reg_7448;
wire   [0:0] tmp_412_7_i_fu_2301_p2;
reg   [0:0] tmp_412_7_i_reg_7452;
wire   [0:0] tmp_412_8_i_fu_2307_p2;
reg   [0:0] tmp_412_8_i_reg_7456;
wire   [0:0] tmp_412_9_i_fu_2313_p2;
reg   [0:0] tmp_412_9_i_reg_7460;
wire   [0:0] tmp_4431_i_fu_2319_p2;
reg   [0:0] tmp_4431_i_reg_7464;
wire   [3:0] row_assign_42_i_fu_2346_p2;
reg   [3:0] row_assign_42_i_reg_7478;
wire   [3:0] row_assign_42_1_t_i_fu_2373_p2;
reg   [3:0] row_assign_42_1_t_i_reg_7483;
wire   [3:0] row_assign_42_2_t_i_fu_2404_p2;
reg   [3:0] row_assign_42_2_t_i_reg_7488;
wire   [3:0] row_assign_42_3_t_i_fu_2432_p2;
reg   [3:0] row_assign_42_3_t_i_reg_7493;
wire   [3:0] row_assign_42_4_t_i_fu_2460_p2;
reg   [3:0] row_assign_42_4_t_i_reg_7498;
wire   [3:0] row_assign_42_5_t_i_fu_2488_p2;
reg   [3:0] row_assign_42_5_t_i_reg_7503;
wire   [3:0] row_assign_42_6_t_i_fu_2516_p2;
reg   [3:0] row_assign_42_6_t_i_reg_7508;
wire   [3:0] row_assign_42_7_t_i_fu_2544_p2;
reg   [3:0] row_assign_42_7_t_i_reg_7513;
wire   [3:0] row_assign_42_8_t_i_fu_2572_p2;
reg   [3:0] row_assign_42_8_t_i_reg_7518;
wire   [3:0] row_assign_42_9_t_i_fu_2635_p2;
reg   [3:0] row_assign_42_9_t_i_reg_7523;
wire   [0:0] exitcond_fu_2644_p2;
reg   [0:0] exitcond_reg_7528;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_979;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it1;
reg   [0:0] or_cond_i_i_i_i_i_reg_7542;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1;
reg    ap_sig_bdd_1003;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg   [0:0] or_cond_i_i_i4_i_reg_7566;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it61;
reg    ap_sig_bdd_1131;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it41;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it47;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it48;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it49;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it50;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it51;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it52;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it53;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it54;
reg   [0:0] ap_reg_ppstg_exitcond_reg_7528_pp0_it55;
wire   [10:0] j_V_fu_2649_p2;
wire   [10:0] tmp_48_fu_2667_p1;
reg   [10:0] tmp_48_reg_7537;
wire   [0:0] or_cond_i_i_i_i_i_fu_2690_p2;
reg   [0:0] tmp_50_reg_7547;
wire   [0:0] brmerge8_i_fu_2704_p2;
reg   [0:0] brmerge8_i_reg_7552;
reg   [0:0] ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1;
wire   [0:0] or_cond_i_i_i4_i_fu_2709_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it33;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it34;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it35;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it36;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it38;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it39;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it40;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it41;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it42;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it44;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it45;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it46;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it47;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it48;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it50;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it51;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it52;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it53;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it54;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it56;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it57;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it58;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it59;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it60;
reg   [10:0] k_buf_0_val_10_1_i_addr_reg_7570;
wire   [3:0] col_assign_7_t_i_fu_2744_p2;
reg   [3:0] col_assign_7_t_i_reg_7576;
reg   [10:0] k_buf_0_val_11_1_i_addr_reg_7590;
reg   [10:0] k_buf_0_val_12_1_i_addr_reg_7596;
reg   [10:0] k_buf_0_val_13_1_i_addr_reg_7602;
reg   [10:0] k_buf_0_val_14_1_i_addr_reg_7608;
reg   [10:0] k_buf_0_val_15_1_i_addr_reg_7614;
reg   [10:0] k_buf_0_val_16_1_i_addr_reg_7620;
reg   [10:0] k_buf_0_val_17_1_i_addr_reg_7626;
reg   [10:0] k_buf_0_val_18_1_i_addr_reg_7632;
reg   [10:0] k_buf_0_val_19_1_i_addr_reg_7638;
reg   [7:0] src_kernel_win_0_val_0_2_1_reg_7644;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it59;
reg   [7:0] src_kernel_win_0_val_0_1_1_reg_7651;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it60;
reg   [7:0] src_kernel_win_0_val_9_7_1_reg_7657;
reg   [7:0] src_kernel_win_0_val_9_6_1_reg_7662;
reg   [7:0] src_kernel_win_0_val_9_5_1_reg_7668;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_5_1_reg_7668_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_4_1_reg_7674;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_4_1_reg_7674_pp0_it3;
wire   [7:0] src_kernel_win_0_val_0_0_fu_3195_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_7680;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it60;
wire   [7:0] src_kernel_win_0_val_1_0_fu_3227_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_7686;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it54;
wire   [7:0] src_kernel_win_0_val_2_0_fu_3259_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_7693;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it48;
wire   [7:0] src_kernel_win_0_val_3_0_fu_3291_p3;
reg   [7:0] src_kernel_win_0_val_3_0_reg_7700;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it42;
wire   [7:0] src_kernel_win_0_val_4_0_fu_3323_p3;
reg   [7:0] src_kernel_win_0_val_4_0_reg_7707;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it36;
wire   [7:0] src_kernel_win_0_val_5_0_fu_3355_p3;
reg   [7:0] src_kernel_win_0_val_5_0_reg_7714;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it30;
wire   [7:0] src_kernel_win_0_val_6_0_fu_3387_p3;
reg   [7:0] src_kernel_win_0_val_6_0_reg_7721;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it24;
wire   [7:0] src_kernel_win_0_val_7_0_fu_3419_p3;
reg   [7:0] src_kernel_win_0_val_7_0_reg_7728;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it18;
wire   [7:0] src_kernel_win_0_val_8_0_fu_3451_p3;
reg   [7:0] src_kernel_win_0_val_8_0_reg_7735;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it12;
wire   [7:0] src_kernel_win_0_val_9_0_fu_3483_p3;
reg   [7:0] src_kernel_win_0_val_9_0_reg_7742;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it6;
reg   [7:0] src_kernel_win_0_val_9_1_lo_1_reg_7748;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it5;
reg   [7:0] src_kernel_win_0_val_9_2_lo_1_reg_7754;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it5;
reg   [7:0] src_kernel_win_0_val_9_3_lo_1_reg_7760;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7760_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7760_pp0_it4;
wire   [7:0] p_059_i_i_i_3_0_1_i_fu_3523_p3;
reg   [7:0] p_059_i_i_i_3_0_1_i_reg_7766;
wire   [0:0] tmp_466_0_2_i_fu_3530_p2;
reg   [0:0] tmp_466_0_2_i_reg_7772;
wire   [7:0] p_059_i_i_i_3_0_3_i_fu_3623_p3;
reg   [7:0] p_059_i_i_i_3_0_3_i_reg_7777;
wire   [7:0] p_059_i_i_i_3_0_4_i_fu_3640_p3;
reg   [7:0] p_059_i_i_i_3_0_4_i_reg_7784;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_4_fu_3651_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_4_reg_7789;
wire   [7:0] p_059_i_i_i_3_0_6_i_fu_3675_p3;
reg   [7:0] p_059_i_i_i_3_0_6_i_reg_7794;
wire   [0:0] tmp_466_0_7_i_fu_3682_p2;
reg   [0:0] tmp_466_0_7_i_reg_7800;
wire   [7:0] p_059_i_i_i_3_0_8_i_fu_3710_p3;
reg   [7:0] p_059_i_i_i_3_0_8_i_reg_7805;
wire   [7:0] p_059_i_i_i_3_0_9_i_fu_3727_p3;
reg   [7:0] p_059_i_i_i_3_0_9_i_reg_7812;
reg   [7:0] src_kernel_win_0_val_8_1_lo_1_reg_7819;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it12;
reg   [7:0] src_kernel_win_0_val_8_2_lo_1_reg_7825;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it11;
reg   [7:0] src_kernel_win_0_val_8_3_lo_1_reg_7831;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7831_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7831_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_4_lo_1_reg_7837;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7837_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7837_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_5_lo_1_reg_7843;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_1_reg_7843_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_6_lo_1_reg_7849;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_1_reg_7849_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_7_lo_1_reg_7855;
wire   [7:0] p_059_i_i_i_3_1_i_fu_3772_p3;
reg   [7:0] p_059_i_i_i_3_1_i_reg_7861;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_1_fu_3784_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_1_reg_7866;
wire   [7:0] p_059_i_i_i_3_1_2_i_fu_3877_p3;
reg   [7:0] p_059_i_i_i_3_1_2_i_reg_7871;
wire   [0:0] tmp_466_1_3_i_fu_3884_p2;
reg   [0:0] tmp_466_1_3_i_reg_7877;
wire   [7:0] p_059_i_i_i_3_1_4_i_fu_3912_p3;
reg   [7:0] p_059_i_i_i_3_1_4_i_reg_7882;
wire   [7:0] p_059_i_i_i_3_1_5_i_fu_3929_p3;
reg   [7:0] p_059_i_i_i_3_1_5_i_reg_7889;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_6_fu_3940_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_6_reg_7894;
wire   [7:0] p_059_i_i_i_3_1_7_i_fu_3964_p3;
reg   [7:0] p_059_i_i_i_3_1_7_i_reg_7899;
wire   [0:0] tmp_466_1_8_i_fu_3971_p2;
reg   [0:0] tmp_466_1_8_i_reg_7905;
wire   [7:0] p_059_i_i_i_3_1_9_i_fu_3999_p3;
reg   [7:0] p_059_i_i_i_3_1_9_i_reg_7910;
reg   [7:0] src_kernel_win_0_val_7_1_lo_1_reg_7917;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it18;
reg   [7:0] src_kernel_win_0_val_7_2_lo_1_reg_7923;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it17;
reg   [7:0] src_kernel_win_0_val_7_3_lo_1_reg_7929;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7929_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7929_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_4_lo_1_reg_7935;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7935_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7935_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_5_lo_1_reg_7941;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_1_reg_7941_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_6_lo_1_reg_7947;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_1_reg_7947_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_7_lo_1_reg_7953;
wire   [7:0] p_059_i_i_i_3_2_i_fu_4045_p3;
reg   [7:0] p_059_i_i_i_3_2_i_reg_7959;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_1_fu_4057_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_1_reg_7964;
wire   [7:0] p_059_i_i_i_3_2_2_i_fu_4150_p3;
reg   [7:0] p_059_i_i_i_3_2_2_i_reg_7969;
wire   [0:0] tmp_466_2_3_i_fu_4157_p2;
reg   [0:0] tmp_466_2_3_i_reg_7975;
wire   [7:0] p_059_i_i_i_3_2_4_i_fu_4185_p3;
reg   [7:0] p_059_i_i_i_3_2_4_i_reg_7980;
wire   [7:0] p_059_i_i_i_3_2_5_i_fu_4202_p3;
reg   [7:0] p_059_i_i_i_3_2_5_i_reg_7987;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_6_fu_4213_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_6_reg_7992;
wire   [7:0] p_059_i_i_i_3_2_7_i_fu_4237_p3;
reg   [7:0] p_059_i_i_i_3_2_7_i_reg_7997;
wire   [0:0] tmp_466_2_8_i_fu_4244_p2;
reg   [0:0] tmp_466_2_8_i_reg_8003;
wire   [7:0] p_059_i_i_i_3_2_9_i_fu_4272_p3;
reg   [7:0] p_059_i_i_i_3_2_9_i_reg_8008;
reg   [7:0] src_kernel_win_0_val_6_1_lo_1_reg_8015;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it24;
reg   [7:0] src_kernel_win_0_val_6_2_lo_1_reg_8021;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it23;
reg   [7:0] src_kernel_win_0_val_6_3_lo_1_reg_8027;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8027_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8027_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_4_lo_1_reg_8033;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8033_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8033_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_5_lo_1_reg_8039;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_1_reg_8039_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_6_lo_1_reg_8045;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_1_reg_8045_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_7_lo_1_reg_8051;
wire   [7:0] p_059_i_i_i_3_3_i_fu_4318_p3;
reg   [7:0] p_059_i_i_i_3_3_i_reg_8057;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_1_fu_4330_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_1_reg_8062;
wire   [7:0] p_059_i_i_i_3_3_2_i_fu_4423_p3;
reg   [7:0] p_059_i_i_i_3_3_2_i_reg_8067;
wire   [0:0] tmp_466_3_3_i_fu_4430_p2;
reg   [0:0] tmp_466_3_3_i_reg_8073;
wire   [7:0] p_059_i_i_i_3_3_4_i_fu_4458_p3;
reg   [7:0] p_059_i_i_i_3_3_4_i_reg_8078;
wire   [7:0] p_059_i_i_i_3_3_5_i_fu_4475_p3;
reg   [7:0] p_059_i_i_i_3_3_5_i_reg_8085;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_6_fu_4486_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_6_reg_8090;
wire   [7:0] p_059_i_i_i_3_3_7_i_fu_4510_p3;
reg   [7:0] p_059_i_i_i_3_3_7_i_reg_8095;
wire   [0:0] tmp_466_3_8_i_fu_4517_p2;
reg   [0:0] tmp_466_3_8_i_reg_8101;
wire   [7:0] p_059_i_i_i_3_3_9_i_fu_4545_p3;
reg   [7:0] p_059_i_i_i_3_3_9_i_reg_8106;
reg   [7:0] src_kernel_win_0_val_5_1_lo_1_reg_8113;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it30;
reg   [7:0] src_kernel_win_0_val_5_2_lo_1_reg_8119;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it29;
reg   [7:0] src_kernel_win_0_val_5_3_lo_1_reg_8125;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8125_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8125_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_4_lo_1_reg_8131;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8131_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8131_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_5_lo_1_reg_8137;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_1_reg_8137_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_6_lo_1_reg_8143;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_1_reg_8143_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_7_lo_1_reg_8149;
wire   [7:0] p_059_i_i_i_3_4_i_fu_4591_p3;
reg   [7:0] p_059_i_i_i_3_4_i_reg_8155;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_1_fu_4603_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_1_reg_8160;
wire   [7:0] p_059_i_i_i_3_4_2_i_fu_4696_p3;
reg   [7:0] p_059_i_i_i_3_4_2_i_reg_8165;
wire   [0:0] tmp_466_4_3_i_fu_4703_p2;
reg   [0:0] tmp_466_4_3_i_reg_8171;
wire   [7:0] p_059_i_i_i_3_4_4_i_fu_4731_p3;
reg   [7:0] p_059_i_i_i_3_4_4_i_reg_8176;
wire   [7:0] p_059_i_i_i_3_4_5_i_fu_4748_p3;
reg   [7:0] p_059_i_i_i_3_4_5_i_reg_8183;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_6_fu_4759_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_6_reg_8188;
wire   [7:0] p_059_i_i_i_3_4_7_i_fu_4783_p3;
reg   [7:0] p_059_i_i_i_3_4_7_i_reg_8193;
wire   [0:0] tmp_466_4_8_i_fu_4790_p2;
reg   [0:0] tmp_466_4_8_i_reg_8199;
wire   [7:0] p_059_i_i_i_3_4_9_i_fu_4818_p3;
reg   [7:0] p_059_i_i_i_3_4_9_i_reg_8204;
reg   [7:0] src_kernel_win_0_val_4_1_lo_1_reg_8211;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it36;
reg   [7:0] src_kernel_win_0_val_4_2_lo_1_reg_8217;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it35;
reg   [7:0] src_kernel_win_0_val_4_3_lo_1_reg_8223;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8223_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8223_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_4_lo_1_reg_8229;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8229_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8229_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_5_lo_1_reg_8235;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_1_reg_8235_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_6_lo_1_reg_8241;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_1_reg_8241_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_7_lo_1_reg_8247;
wire   [7:0] p_059_i_i_i_3_5_i_fu_4864_p3;
reg   [7:0] p_059_i_i_i_3_5_i_reg_8253;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_1_fu_4876_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_1_reg_8258;
wire   [7:0] p_059_i_i_i_3_5_2_i_fu_4969_p3;
reg   [7:0] p_059_i_i_i_3_5_2_i_reg_8263;
wire   [0:0] tmp_466_5_3_i_fu_4976_p2;
reg   [0:0] tmp_466_5_3_i_reg_8269;
wire   [7:0] p_059_i_i_i_3_5_4_i_fu_5004_p3;
reg   [7:0] p_059_i_i_i_3_5_4_i_reg_8274;
wire   [7:0] p_059_i_i_i_3_5_5_i_fu_5021_p3;
reg   [7:0] p_059_i_i_i_3_5_5_i_reg_8281;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_6_fu_5032_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_6_reg_8286;
wire   [7:0] p_059_i_i_i_3_5_7_i_fu_5056_p3;
reg   [7:0] p_059_i_i_i_3_5_7_i_reg_8291;
wire   [0:0] tmp_466_5_8_i_fu_5063_p2;
reg   [0:0] tmp_466_5_8_i_reg_8297;
wire   [7:0] p_059_i_i_i_3_5_9_i_fu_5091_p3;
reg   [7:0] p_059_i_i_i_3_5_9_i_reg_8302;
reg   [7:0] src_kernel_win_0_val_3_1_lo_1_reg_8309;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it42;
reg   [7:0] src_kernel_win_0_val_3_2_lo_1_reg_8315;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it41;
reg   [7:0] src_kernel_win_0_val_3_3_lo_1_reg_8321;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8321_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8321_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_4_lo_1_reg_8327;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8327_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8327_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_5_lo_1_reg_8333;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_1_reg_8333_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_6_lo_1_reg_8339;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_1_reg_8339_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_7_lo_1_reg_8345;
wire   [7:0] p_059_i_i_i_3_6_i_fu_5137_p3;
reg   [7:0] p_059_i_i_i_3_6_i_reg_8351;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_1_fu_5149_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_1_reg_8356;
wire   [7:0] p_059_i_i_i_3_6_2_i_fu_5242_p3;
reg   [7:0] p_059_i_i_i_3_6_2_i_reg_8361;
wire   [0:0] tmp_466_6_3_i_fu_5249_p2;
reg   [0:0] tmp_466_6_3_i_reg_8367;
wire   [7:0] p_059_i_i_i_3_6_4_i_fu_5277_p3;
reg   [7:0] p_059_i_i_i_3_6_4_i_reg_8372;
wire   [7:0] p_059_i_i_i_3_6_5_i_fu_5294_p3;
reg   [7:0] p_059_i_i_i_3_6_5_i_reg_8379;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_6_fu_5305_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_6_reg_8384;
wire   [7:0] p_059_i_i_i_3_6_7_i_fu_5329_p3;
reg   [7:0] p_059_i_i_i_3_6_7_i_reg_8389;
wire   [0:0] tmp_466_6_8_i_fu_5336_p2;
reg   [0:0] tmp_466_6_8_i_reg_8395;
wire   [7:0] p_059_i_i_i_3_6_9_i_fu_5364_p3;
reg   [7:0] p_059_i_i_i_3_6_9_i_reg_8400;
reg   [7:0] src_kernel_win_0_val_2_1_lo_1_reg_8407;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it48;
reg   [7:0] src_kernel_win_0_val_2_2_lo_1_reg_8413;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it47;
reg   [7:0] src_kernel_win_0_val_2_3_lo_1_reg_8419;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8419_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8419_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_4_lo_1_reg_8425;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8425_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8425_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_5_lo_1_reg_8431;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_1_reg_8431_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_6_lo_1_reg_8437;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_1_reg_8437_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_7_lo_1_reg_8443;
wire   [7:0] p_059_i_i_i_3_7_i_fu_5410_p3;
reg   [7:0] p_059_i_i_i_3_7_i_reg_8449;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_1_fu_5422_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_1_reg_8454;
wire   [7:0] p_059_i_i_i_3_7_2_i_fu_5515_p3;
reg   [7:0] p_059_i_i_i_3_7_2_i_reg_8459;
wire   [0:0] tmp_466_7_3_i_fu_5522_p2;
reg   [0:0] tmp_466_7_3_i_reg_8465;
wire   [7:0] p_059_i_i_i_3_7_4_i_fu_5550_p3;
reg   [7:0] p_059_i_i_i_3_7_4_i_reg_8470;
wire   [7:0] p_059_i_i_i_3_7_5_i_fu_5567_p3;
reg   [7:0] p_059_i_i_i_3_7_5_i_reg_8477;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_6_fu_5578_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_6_reg_8482;
wire   [7:0] p_059_i_i_i_3_7_7_i_fu_5602_p3;
reg   [7:0] p_059_i_i_i_3_7_7_i_reg_8487;
wire   [0:0] tmp_466_7_8_i_fu_5609_p2;
reg   [0:0] tmp_466_7_8_i_reg_8493;
wire   [7:0] p_059_i_i_i_3_7_9_i_fu_5637_p3;
reg   [7:0] p_059_i_i_i_3_7_9_i_reg_8498;
reg   [7:0] src_kernel_win_0_val_1_1_lo_1_reg_8505;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it54;
reg   [7:0] src_kernel_win_0_val_1_2_lo_1_reg_8511;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it53;
reg   [7:0] src_kernel_win_0_val_1_3_lo_1_reg_8517;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8517_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8517_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_4_lo_1_reg_8523;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8523_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8523_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_5_lo_1_reg_8529;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_1_reg_8529_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_6_lo_1_reg_8535;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_1_reg_8535_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_7_lo_1_reg_8541;
wire   [7:0] p_059_i_i_i_3_8_i_fu_5683_p3;
reg   [7:0] p_059_i_i_i_3_8_i_reg_8547;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_1_fu_5695_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_1_reg_8552;
wire   [7:0] p_059_i_i_i_3_8_2_i_fu_5788_p3;
reg   [7:0] p_059_i_i_i_3_8_2_i_reg_8557;
wire   [0:0] tmp_466_8_3_i_fu_5795_p2;
reg   [0:0] tmp_466_8_3_i_reg_8563;
wire   [7:0] p_059_i_i_i_3_8_4_i_fu_5823_p3;
reg   [7:0] p_059_i_i_i_3_8_4_i_reg_8568;
wire   [7:0] p_059_i_i_i_3_8_5_i_fu_5840_p3;
reg   [7:0] p_059_i_i_i_3_8_5_i_reg_8575;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_6_fu_5851_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_6_reg_8580;
wire   [7:0] p_059_i_i_i_3_8_7_i_fu_5875_p3;
reg   [7:0] p_059_i_i_i_3_8_7_i_reg_8585;
wire   [0:0] tmp_466_8_8_i_fu_5882_p2;
reg   [0:0] tmp_466_8_8_i_reg_8591;
wire   [7:0] p_059_i_i_i_3_8_9_i_fu_5910_p3;
reg   [7:0] p_059_i_i_i_3_8_9_i_reg_8596;
reg   [7:0] src_kernel_win_0_val_0_3_lo_1_reg_8603;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8603_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8603_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_4_lo_1_reg_8609;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8609_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8609_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_5_lo_1_reg_8615;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_1_reg_8615_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_6_lo_1_reg_8621;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_1_reg_8621_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_7_lo_1_reg_8627;
wire   [7:0] p_059_i_i_i_3_9_i_fu_5950_p3;
reg   [7:0] p_059_i_i_i_3_9_i_reg_8633;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_1_fu_5962_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_1_reg_8638;
wire   [7:0] p_059_i_i_i_3_9_2_i_fu_6039_p3;
reg   [7:0] p_059_i_i_i_3_9_2_i_reg_8643;
wire   [0:0] tmp_466_9_3_i_fu_6046_p2;
reg   [0:0] tmp_466_9_3_i_reg_8649;
wire   [7:0] p_059_i_i_i_3_9_4_i_fu_6074_p3;
reg   [7:0] p_059_i_i_i_3_9_4_i_reg_8654;
wire   [7:0] p_059_i_i_i_3_9_5_i_fu_6091_p3;
reg   [7:0] p_059_i_i_i_3_9_5_i_reg_8661;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_6_fu_6102_p3;
reg   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_6_reg_8666;
wire   [7:0] p_059_i_i_i_3_9_7_i_fu_6126_p3;
reg   [7:0] p_059_i_i_i_3_9_7_i_reg_8671;
wire   [0:0] tmp_466_9_8_i_fu_6133_p2;
reg   [0:0] tmp_466_9_8_i_reg_8677;
wire   [7:0] tmp_41_fu_6161_p3;
reg   [7:0] tmp_41_reg_8682;
wire   [10:0] k_buf_0_val_10_1_i_address0;
reg    k_buf_0_val_10_1_i_ce0;
wire   [7:0] k_buf_0_val_10_1_i_q0;
wire   [10:0] k_buf_0_val_10_1_i_address1;
reg    k_buf_0_val_10_1_i_ce1;
reg    k_buf_0_val_10_1_i_we1;
wire   [7:0] k_buf_0_val_10_1_i_d1;
wire   [10:0] k_buf_0_val_11_1_i_address0;
reg    k_buf_0_val_11_1_i_ce0;
wire   [7:0] k_buf_0_val_11_1_i_q0;
wire   [10:0] k_buf_0_val_11_1_i_address1;
reg    k_buf_0_val_11_1_i_ce1;
reg    k_buf_0_val_11_1_i_we1;
reg   [7:0] k_buf_0_val_11_1_i_d1;
wire   [10:0] k_buf_0_val_12_1_i_address0;
reg    k_buf_0_val_12_1_i_ce0;
wire   [7:0] k_buf_0_val_12_1_i_q0;
wire   [10:0] k_buf_0_val_12_1_i_address1;
reg    k_buf_0_val_12_1_i_ce1;
reg    k_buf_0_val_12_1_i_we1;
reg   [7:0] k_buf_0_val_12_1_i_d1;
wire   [10:0] k_buf_0_val_13_1_i_address0;
reg    k_buf_0_val_13_1_i_ce0;
wire   [7:0] k_buf_0_val_13_1_i_q0;
wire   [10:0] k_buf_0_val_13_1_i_address1;
reg    k_buf_0_val_13_1_i_ce1;
reg    k_buf_0_val_13_1_i_we1;
reg   [7:0] k_buf_0_val_13_1_i_d1;
wire   [10:0] k_buf_0_val_14_1_i_address0;
reg    k_buf_0_val_14_1_i_ce0;
wire   [7:0] k_buf_0_val_14_1_i_q0;
wire   [10:0] k_buf_0_val_14_1_i_address1;
reg    k_buf_0_val_14_1_i_ce1;
reg    k_buf_0_val_14_1_i_we1;
reg   [7:0] k_buf_0_val_14_1_i_d1;
wire   [10:0] k_buf_0_val_15_1_i_address0;
reg    k_buf_0_val_15_1_i_ce0;
wire   [7:0] k_buf_0_val_15_1_i_q0;
wire   [10:0] k_buf_0_val_15_1_i_address1;
reg    k_buf_0_val_15_1_i_ce1;
reg    k_buf_0_val_15_1_i_we1;
reg   [7:0] k_buf_0_val_15_1_i_d1;
wire   [10:0] k_buf_0_val_16_1_i_address0;
reg    k_buf_0_val_16_1_i_ce0;
wire   [7:0] k_buf_0_val_16_1_i_q0;
wire   [10:0] k_buf_0_val_16_1_i_address1;
reg    k_buf_0_val_16_1_i_ce1;
reg    k_buf_0_val_16_1_i_we1;
reg   [7:0] k_buf_0_val_16_1_i_d1;
wire   [10:0] k_buf_0_val_17_1_i_address0;
reg    k_buf_0_val_17_1_i_ce0;
wire   [7:0] k_buf_0_val_17_1_i_q0;
wire   [10:0] k_buf_0_val_17_1_i_address1;
reg    k_buf_0_val_17_1_i_ce1;
reg    k_buf_0_val_17_1_i_we1;
reg   [7:0] k_buf_0_val_17_1_i_d1;
wire   [10:0] k_buf_0_val_18_1_i_address0;
reg    k_buf_0_val_18_1_i_ce0;
wire   [7:0] k_buf_0_val_18_1_i_q0;
wire   [10:0] k_buf_0_val_18_1_i_address1;
reg    k_buf_0_val_18_1_i_ce1;
reg    k_buf_0_val_18_1_i_we1;
reg   [7:0] k_buf_0_val_18_1_i_d1;
wire   [10:0] k_buf_0_val_19_1_i_address0;
reg    k_buf_0_val_19_1_i_ce0;
wire   [7:0] k_buf_0_val_19_1_i_q0;
wire   [10:0] k_buf_0_val_19_1_i_address1;
reg    k_buf_0_val_19_1_i_ce1;
reg    k_buf_0_val_19_1_i_we1;
reg   [7:0] k_buf_0_val_19_1_i_d1;
reg   [10:0] p_014_0_i_i_i_i_reg_1598;
reg    ap_sig_cseq_ST_st66_fsm_3;
reg    ap_sig_bdd_2861;
wire   [63:0] tmp_122_i_fu_2726_p1;
reg   [7:0] src_kernel_win_0_val_0_3_fu_326;
reg   [7:0] src_kernel_win_0_val_0_2_fu_330;
reg   [7:0] src_kernel_win_0_val_0_1_fu_334;
reg   [7:0] src_kernel_win_0_val_0_4_fu_338;
reg   [7:0] src_kernel_win_0_val_0_5_fu_342;
reg   [7:0] src_kernel_win_0_val_0_6_fu_346;
reg   [7:0] src_kernel_win_0_val_0_7_fu_350;
reg   [7:0] src_kernel_win_0_val_0_8_fu_354;
reg   [7:0] src_kernel_win_0_val_0_9_fu_358;
reg   [7:0] src_kernel_win_0_val_1_1_fu_362;
reg   [7:0] src_kernel_win_0_val_1_2_fu_366;
reg   [7:0] src_kernel_win_0_val_1_3_fu_370;
reg   [7:0] src_kernel_win_0_val_1_4_fu_374;
reg   [7:0] src_kernel_win_0_val_1_5_fu_378;
reg   [7:0] src_kernel_win_0_val_1_6_fu_382;
reg   [7:0] src_kernel_win_0_val_1_7_fu_386;
reg   [7:0] src_kernel_win_0_val_1_8_fu_390;
reg   [7:0] src_kernel_win_0_val_1_9_fu_394;
reg   [7:0] src_kernel_win_0_val_2_1_fu_398;
reg   [7:0] src_kernel_win_0_val_2_2_fu_402;
reg   [7:0] src_kernel_win_0_val_2_3_fu_406;
reg   [7:0] src_kernel_win_0_val_2_4_fu_410;
reg   [7:0] src_kernel_win_0_val_2_5_fu_414;
reg   [7:0] src_kernel_win_0_val_2_6_fu_418;
reg   [7:0] src_kernel_win_0_val_2_7_fu_422;
reg   [7:0] src_kernel_win_0_val_2_8_fu_426;
reg   [7:0] src_kernel_win_0_val_2_9_fu_430;
reg   [7:0] src_kernel_win_0_val_3_1_fu_434;
reg   [7:0] src_kernel_win_0_val_3_2_fu_438;
reg   [7:0] src_kernel_win_0_val_3_3_fu_442;
reg   [7:0] src_kernel_win_0_val_3_4_fu_446;
reg   [7:0] src_kernel_win_0_val_3_5_fu_450;
reg   [7:0] src_kernel_win_0_val_3_6_fu_454;
reg   [7:0] src_kernel_win_0_val_3_7_fu_458;
reg   [7:0] src_kernel_win_0_val_3_8_fu_462;
reg   [7:0] src_kernel_win_0_val_3_9_fu_466;
reg   [7:0] src_kernel_win_0_val_4_1_fu_470;
reg   [7:0] src_kernel_win_0_val_4_2_fu_474;
reg   [7:0] src_kernel_win_0_val_4_3_fu_478;
reg   [7:0] src_kernel_win_0_val_4_4_fu_482;
reg   [7:0] src_kernel_win_0_val_4_5_fu_486;
reg   [7:0] src_kernel_win_0_val_4_6_fu_490;
reg   [7:0] src_kernel_win_0_val_4_7_fu_494;
reg   [7:0] src_kernel_win_0_val_4_8_fu_498;
reg   [7:0] src_kernel_win_0_val_4_9_fu_502;
reg   [7:0] src_kernel_win_0_val_9_9_fu_506;
reg   [7:0] src_kernel_win_0_val_5_1_fu_510;
reg   [7:0] src_kernel_win_0_val_5_2_fu_514;
reg   [7:0] src_kernel_win_0_val_5_3_fu_518;
reg   [7:0] src_kernel_win_0_val_5_4_fu_522;
reg   [7:0] src_kernel_win_0_val_5_5_fu_526;
reg   [7:0] src_kernel_win_0_val_5_6_fu_530;
reg   [7:0] src_kernel_win_0_val_5_7_fu_534;
reg   [7:0] src_kernel_win_0_val_5_8_fu_538;
reg   [7:0] src_kernel_win_0_val_5_9_fu_542;
reg   [7:0] src_kernel_win_0_val_9_8_fu_546;
reg   [7:0] src_kernel_win_0_val_6_1_fu_550;
reg   [7:0] src_kernel_win_0_val_6_2_fu_554;
reg   [7:0] src_kernel_win_0_val_6_3_fu_558;
reg   [7:0] src_kernel_win_0_val_6_4_fu_562;
reg   [7:0] src_kernel_win_0_val_6_5_fu_566;
reg   [7:0] src_kernel_win_0_val_6_6_fu_570;
reg   [7:0] src_kernel_win_0_val_6_7_fu_574;
reg   [7:0] src_kernel_win_0_val_6_8_fu_578;
reg   [7:0] src_kernel_win_0_val_6_9_fu_582;
reg   [7:0] src_kernel_win_0_val_9_7_fu_586;
reg   [7:0] src_kernel_win_0_val_7_1_fu_590;
reg   [7:0] src_kernel_win_0_val_7_2_fu_594;
reg   [7:0] src_kernel_win_0_val_7_3_fu_598;
reg   [7:0] src_kernel_win_0_val_7_4_fu_602;
reg   [7:0] src_kernel_win_0_val_7_5_fu_606;
reg   [7:0] src_kernel_win_0_val_7_6_fu_610;
reg   [7:0] src_kernel_win_0_val_7_7_fu_614;
reg   [7:0] src_kernel_win_0_val_7_8_fu_618;
reg   [7:0] src_kernel_win_0_val_7_9_fu_622;
reg   [7:0] src_kernel_win_0_val_9_6_fu_626;
reg   [7:0] src_kernel_win_0_val_8_1_fu_630;
reg   [7:0] src_kernel_win_0_val_8_2_fu_634;
reg   [7:0] src_kernel_win_0_val_8_3_fu_638;
reg   [7:0] src_kernel_win_0_val_8_4_fu_642;
reg   [7:0] src_kernel_win_0_val_8_5_fu_646;
reg   [7:0] src_kernel_win_0_val_8_6_fu_650;
reg   [7:0] src_kernel_win_0_val_8_7_fu_654;
reg   [7:0] src_kernel_win_0_val_8_8_fu_658;
reg   [7:0] src_kernel_win_0_val_8_9_fu_662;
reg   [7:0] src_kernel_win_0_val_9_5_fu_666;
reg   [7:0] src_kernel_win_0_val_9_1_fu_670;
reg   [7:0] src_kernel_win_0_val_9_2_fu_674;
reg   [7:0] src_kernel_win_0_val_9_3_fu_678;
reg   [7:0] src_kernel_win_0_val_9_4_fu_682;
reg   [7:0] right_border_buf_0_val_9_0_fu_686;
wire   [7:0] col_buf_0_val_9_0_fu_3113_p3;
reg   [7:0] right_border_buf_0_val_8_0_fu_690;
wire   [7:0] col_buf_0_val_8_0_fu_3081_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_694;
wire   [7:0] col_buf_0_val_0_0_fu_2825_p3;
reg   [7:0] right_border_buf_0_val_7_0_fu_698;
wire   [7:0] col_buf_0_val_7_0_fu_3049_p3;
reg   [7:0] right_border_buf_0_val_6_0_fu_702;
wire   [7:0] col_buf_0_val_6_0_fu_3017_p3;
reg   [7:0] right_border_buf_0_val_5_0_fu_706;
wire   [7:0] col_buf_0_val_5_0_fu_2985_p3;
reg   [7:0] right_border_buf_0_val_4_0_fu_710;
wire   [7:0] col_buf_0_val_4_0_fu_2953_p3;
reg   [7:0] right_border_buf_0_val_3_0_fu_714;
wire   [7:0] col_buf_0_val_3_0_fu_2921_p3;
reg   [7:0] right_border_buf_0_val_2_0_fu_718;
wire   [7:0] col_buf_0_val_2_0_fu_2889_p3;
reg   [7:0] right_border_buf_0_val_1_0_fu_722;
wire   [7:0] col_buf_0_val_1_0_fu_2857_p3;
wire   [0:0] tmp_399_5_i_fu_1628_p2;
wire   [0:0] y_6_5_i_fu_1634_p2;
wire   [11:0] tmp_102_cast27801_i_fu_2252_p1;
wire   [10:0] tmp_4461_i_fu_2324_p2;
wire   [0:0] tmp_4481_i_fu_2330_p2;
wire   [3:0] tmp_6_fu_2335_p1;
wire   [3:0] tmp_3_fu_2339_p3;
wire   [10:0] p_assign_22_1_i_fu_2351_p2;
wire   [0:0] tmp_448_1_i_fu_2357_p2;
wire   [3:0] tmp_7_fu_2362_p1;
wire   [3:0] tmp_8_fu_2366_p3;
wire   [11:0] p_assign_22_2_i_fu_2378_p2;
wire   [0:0] tmp_448_2_i_fu_2384_p2;
wire   [3:0] tmp_9_fu_2389_p1;
wire   [3:0] tmp_10_fu_2393_p1;
wire   [3:0] tmp_s_fu_2396_p3;
wire   [11:0] p_assign_22_3_i_fu_2409_p2;
wire   [0:0] tmp_448_3_i_fu_2415_p2;
wire   [3:0] tmp_11_fu_2420_p1;
wire   [3:0] tmp_1_fu_2424_p3;
wire   [11:0] p_assign_22_4_i_fu_2437_p2;
wire   [0:0] tmp_448_4_i_fu_2443_p2;
wire   [3:0] tmp_12_fu_2448_p1;
wire   [3:0] tmp_13_fu_2452_p3;
wire   [11:0] p_assign_22_5_i_fu_2465_p2;
wire   [0:0] tmp_448_5_i_fu_2471_p2;
wire   [3:0] tmp_24_fu_2476_p1;
wire   [3:0] tmp_25_fu_2480_p3;
wire   [11:0] p_assign_22_6_i_fu_2493_p2;
wire   [0:0] tmp_448_6_i_fu_2499_p2;
wire   [3:0] tmp_27_fu_2504_p1;
wire   [3:0] tmp_36_fu_2508_p3;
wire   [11:0] p_assign_22_7_i_fu_2521_p2;
wire   [0:0] tmp_448_7_i_fu_2527_p2;
wire   [3:0] tmp_37_fu_2532_p1;
wire   [3:0] tmp_42_fu_2536_p3;
wire   [11:0] p_assign_22_8_i_fu_2549_p2;
wire   [0:0] tmp_448_8_i_fu_2555_p2;
wire   [3:0] tmp_43_fu_2560_p1;
wire   [3:0] tmp_44_fu_2564_p3;
wire   [11:0] p_assign_22_9_i_fu_2577_p2;
wire   [0:0] tmp_45_fu_2583_p3;
wire   [0:0] tmp_448_9_i_fu_2597_p2;
wire   [0:0] rev_fu_2591_p2;
wire   [0:0] tmp_46_fu_2608_p3;
wire   [0:0] or_cond_i411_i_i_i_9_i_fu_2602_p2;
wire   [3:0] tmp_47_fu_2616_p1;
wire   [3:0] tmp_38_fu_2620_p3;
wire   [3:0] tmp_39_fu_2627_p3;
wire   [11:0] tmp_109_cast27800_i_fu_2640_p1;
wire   [11:0] ImagLoc_x_fu_2661_p2;
wire   [0:0] tmp_49_fu_2671_p3;
wire   [0:0] tmp_117_i_fu_2685_p2;
wire   [0:0] rev8_fu_2679_p2;
wire   [0:0] tmp_114_i_fu_2655_p2;
wire   [10:0] p_assign_1_fu_2714_p3;
wire   [10:0] x_fu_2720_p3;
wire   [3:0] tmp_51_fu_2740_p1;
wire   [7:0] tmp_14_fu_2800_p12;
wire   [7:0] tmp_15_fu_2832_p12;
wire   [7:0] tmp_16_fu_2864_p12;
wire   [7:0] tmp_17_fu_2896_p12;
wire   [7:0] tmp_18_fu_2928_p12;
wire   [7:0] tmp_19_fu_2960_p12;
wire   [7:0] tmp_20_fu_2992_p12;
wire   [7:0] tmp_21_fu_3024_p12;
wire   [7:0] tmp_22_fu_3056_p12;
wire   [7:0] tmp_23_fu_3088_p12;
wire   [7:0] tmp_26_fu_3170_p12;
wire   [7:0] tmp_28_fu_3202_p12;
wire   [7:0] tmp_29_fu_3234_p12;
wire   [7:0] tmp_30_fu_3266_p12;
wire   [7:0] tmp_31_fu_3298_p12;
wire   [7:0] tmp_32_fu_3330_p12;
wire   [7:0] tmp_33_fu_3362_p12;
wire   [7:0] tmp_34_fu_3394_p12;
wire   [7:0] tmp_35_fu_3426_p12;
wire   [7:0] tmp_40_fu_3458_p12;
wire   [7:0] p_temp_3_0_i_fu_3502_p3;
wire   [0:0] tmp_466_0_1_i_fu_3509_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_s_fu_3515_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_1_fu_3600_p3;
wire   [7:0] p_059_i_i_i_3_0_2_i_fu_3605_p3;
wire   [0:0] tmp_466_0_3_i_fu_3611_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_2_fu_3616_p3;
wire   [0:0] tmp_466_0_4_i_fu_3630_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_3_fu_3634_p3;
wire   [0:0] tmp_466_0_5_i_fu_3646_p2;
wire   [7:0] p_059_i_i_i_3_0_5_i_fu_3658_p3;
wire   [0:0] tmp_466_0_6_i_fu_3663_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_5_fu_3668_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_6_fu_3687_p3;
wire   [7:0] p_059_i_i_i_3_0_7_i_fu_3692_p3;
wire   [0:0] tmp_466_0_8_i_fu_3698_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_7_fu_3703_p3;
wire   [0:0] tmp_466_0_9_i_fu_3717_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_0_8_fu_3721_p3;
wire   [0:0] tmp_466_1_i_fu_3760_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_s_fu_3765_p3;
wire   [0:0] tmp_466_1_1_i_fu_3778_p2;
wire   [7:0] p_059_i_i_i_3_1_1_i_fu_3860_p3;
wire   [0:0] tmp_466_1_2_i_fu_3865_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_2_fu_3870_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_3_fu_3889_p3;
wire   [7:0] p_059_i_i_i_3_1_3_i_fu_3894_p3;
wire   [0:0] tmp_466_1_4_i_fu_3900_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_4_fu_3905_p3;
wire   [0:0] tmp_466_1_5_i_fu_3919_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_5_fu_3923_p3;
wire   [0:0] tmp_466_1_6_i_fu_3935_p2;
wire   [7:0] p_059_i_i_i_3_1_6_i_fu_3947_p3;
wire   [0:0] tmp_466_1_7_i_fu_3952_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_7_fu_3957_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_8_fu_3976_p3;
wire   [7:0] p_059_i_i_i_3_1_8_i_fu_3981_p3;
wire   [0:0] tmp_466_1_9_i_fu_3987_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_1_9_fu_3992_p3;
wire   [0:0] tmp_466_2_i_fu_4033_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_s_fu_4038_p3;
wire   [0:0] tmp_466_2_1_i_fu_4051_p2;
wire   [7:0] p_059_i_i_i_3_2_1_i_fu_4133_p3;
wire   [0:0] tmp_466_2_2_i_fu_4138_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_2_fu_4143_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_3_fu_4162_p3;
wire   [7:0] p_059_i_i_i_3_2_3_i_fu_4167_p3;
wire   [0:0] tmp_466_2_4_i_fu_4173_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_4_fu_4178_p3;
wire   [0:0] tmp_466_2_5_i_fu_4192_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_5_fu_4196_p3;
wire   [0:0] tmp_466_2_6_i_fu_4208_p2;
wire   [7:0] p_059_i_i_i_3_2_6_i_fu_4220_p3;
wire   [0:0] tmp_466_2_7_i_fu_4225_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_7_fu_4230_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_8_fu_4249_p3;
wire   [7:0] p_059_i_i_i_3_2_8_i_fu_4254_p3;
wire   [0:0] tmp_466_2_9_i_fu_4260_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_2_9_fu_4265_p3;
wire   [0:0] tmp_466_3_i_fu_4306_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_s_fu_4311_p3;
wire   [0:0] tmp_466_3_1_i_fu_4324_p2;
wire   [7:0] p_059_i_i_i_3_3_1_i_fu_4406_p3;
wire   [0:0] tmp_466_3_2_i_fu_4411_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_2_fu_4416_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_3_fu_4435_p3;
wire   [7:0] p_059_i_i_i_3_3_3_i_fu_4440_p3;
wire   [0:0] tmp_466_3_4_i_fu_4446_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_4_fu_4451_p3;
wire   [0:0] tmp_466_3_5_i_fu_4465_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_5_fu_4469_p3;
wire   [0:0] tmp_466_3_6_i_fu_4481_p2;
wire   [7:0] p_059_i_i_i_3_3_6_i_fu_4493_p3;
wire   [0:0] tmp_466_3_7_i_fu_4498_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_7_fu_4503_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_8_fu_4522_p3;
wire   [7:0] p_059_i_i_i_3_3_8_i_fu_4527_p3;
wire   [0:0] tmp_466_3_9_i_fu_4533_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_3_9_fu_4538_p3;
wire   [0:0] tmp_466_4_i_fu_4579_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_s_fu_4584_p3;
wire   [0:0] tmp_466_4_1_i_fu_4597_p2;
wire   [7:0] p_059_i_i_i_3_4_1_i_fu_4679_p3;
wire   [0:0] tmp_466_4_2_i_fu_4684_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_2_fu_4689_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_3_fu_4708_p3;
wire   [7:0] p_059_i_i_i_3_4_3_i_fu_4713_p3;
wire   [0:0] tmp_466_4_4_i_fu_4719_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_4_fu_4724_p3;
wire   [0:0] tmp_466_4_5_i_fu_4738_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_5_fu_4742_p3;
wire   [0:0] tmp_466_4_6_i_fu_4754_p2;
wire   [7:0] p_059_i_i_i_3_4_6_i_fu_4766_p3;
wire   [0:0] tmp_466_4_7_i_fu_4771_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_7_fu_4776_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_8_fu_4795_p3;
wire   [7:0] p_059_i_i_i_3_4_8_i_fu_4800_p3;
wire   [0:0] tmp_466_4_9_i_fu_4806_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_4_9_fu_4811_p3;
wire   [0:0] tmp_466_5_i_fu_4852_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_s_fu_4857_p3;
wire   [0:0] tmp_466_5_1_i_fu_4870_p2;
wire   [7:0] p_059_i_i_i_3_5_1_i_fu_4952_p3;
wire   [0:0] tmp_466_5_2_i_fu_4957_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_2_fu_4962_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_3_fu_4981_p3;
wire   [7:0] p_059_i_i_i_3_5_3_i_fu_4986_p3;
wire   [0:0] tmp_466_5_4_i_fu_4992_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_4_fu_4997_p3;
wire   [0:0] tmp_466_5_5_i_fu_5011_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_5_fu_5015_p3;
wire   [0:0] tmp_466_5_6_i_fu_5027_p2;
wire   [7:0] p_059_i_i_i_3_5_6_i_fu_5039_p3;
wire   [0:0] tmp_466_5_7_i_fu_5044_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_7_fu_5049_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_8_fu_5068_p3;
wire   [7:0] p_059_i_i_i_3_5_8_i_fu_5073_p3;
wire   [0:0] tmp_466_5_9_i_fu_5079_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_5_9_fu_5084_p3;
wire   [0:0] tmp_466_6_i_fu_5125_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_s_fu_5130_p3;
wire   [0:0] tmp_466_6_1_i_fu_5143_p2;
wire   [7:0] p_059_i_i_i_3_6_1_i_fu_5225_p3;
wire   [0:0] tmp_466_6_2_i_fu_5230_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_2_fu_5235_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_3_fu_5254_p3;
wire   [7:0] p_059_i_i_i_3_6_3_i_fu_5259_p3;
wire   [0:0] tmp_466_6_4_i_fu_5265_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_4_fu_5270_p3;
wire   [0:0] tmp_466_6_5_i_fu_5284_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_5_fu_5288_p3;
wire   [0:0] tmp_466_6_6_i_fu_5300_p2;
wire   [7:0] p_059_i_i_i_3_6_6_i_fu_5312_p3;
wire   [0:0] tmp_466_6_7_i_fu_5317_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_7_fu_5322_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_8_fu_5341_p3;
wire   [7:0] p_059_i_i_i_3_6_8_i_fu_5346_p3;
wire   [0:0] tmp_466_6_9_i_fu_5352_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_6_9_fu_5357_p3;
wire   [0:0] tmp_466_7_i_fu_5398_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_s_fu_5403_p3;
wire   [0:0] tmp_466_7_1_i_fu_5416_p2;
wire   [7:0] p_059_i_i_i_3_7_1_i_fu_5498_p3;
wire   [0:0] tmp_466_7_2_i_fu_5503_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_2_fu_5508_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_3_fu_5527_p3;
wire   [7:0] p_059_i_i_i_3_7_3_i_fu_5532_p3;
wire   [0:0] tmp_466_7_4_i_fu_5538_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_4_fu_5543_p3;
wire   [0:0] tmp_466_7_5_i_fu_5557_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_5_fu_5561_p3;
wire   [0:0] tmp_466_7_6_i_fu_5573_p2;
wire   [7:0] p_059_i_i_i_3_7_6_i_fu_5585_p3;
wire   [0:0] tmp_466_7_7_i_fu_5590_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_7_fu_5595_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_8_fu_5614_p3;
wire   [7:0] p_059_i_i_i_3_7_8_i_fu_5619_p3;
wire   [0:0] tmp_466_7_9_i_fu_5625_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_7_9_fu_5630_p3;
wire   [0:0] tmp_466_8_i_fu_5671_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_s_fu_5676_p3;
wire   [0:0] tmp_466_8_1_i_fu_5689_p2;
wire   [7:0] p_059_i_i_i_3_8_1_i_fu_5771_p3;
wire   [0:0] tmp_466_8_2_i_fu_5776_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_2_fu_5781_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_3_fu_5800_p3;
wire   [7:0] p_059_i_i_i_3_8_3_i_fu_5805_p3;
wire   [0:0] tmp_466_8_4_i_fu_5811_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_4_fu_5816_p3;
wire   [0:0] tmp_466_8_5_i_fu_5830_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_5_fu_5834_p3;
wire   [0:0] tmp_466_8_6_i_fu_5846_p2;
wire   [7:0] p_059_i_i_i_3_8_6_i_fu_5858_p3;
wire   [0:0] tmp_466_8_7_i_fu_5863_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_7_fu_5868_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_8_fu_5887_p3;
wire   [7:0] p_059_i_i_i_3_8_8_i_fu_5892_p3;
wire   [0:0] tmp_466_8_9_i_fu_5898_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_8_9_fu_5903_p3;
wire   [0:0] tmp_466_9_i_fu_5938_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_s_fu_5943_p3;
wire   [0:0] tmp_466_9_1_i_fu_5956_p2;
wire   [7:0] p_059_i_i_i_3_9_1_i_fu_6022_p3;
wire   [0:0] tmp_466_9_2_i_fu_6027_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_2_fu_6032_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_3_fu_6051_p3;
wire   [7:0] p_059_i_i_i_3_9_3_i_fu_6056_p3;
wire   [0:0] tmp_466_9_4_i_fu_6062_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_4_fu_6067_p3;
wire   [0:0] tmp_466_9_5_i_fu_6081_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_5_fu_6085_p3;
wire   [0:0] tmp_466_9_6_i_fu_6097_p2;
wire   [7:0] p_059_i_i_i_3_9_6_i_fu_6109_p3;
wire   [0:0] tmp_466_9_7_i_fu_6114_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_7_fu_6119_p3;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_8_fu_6138_p3;
wire   [7:0] p_059_i_i_i_3_9_8_i_fu_6143_p3;
wire   [0:0] tmp_466_9_9_i_fu_6149_p2;
wire   [7:0] temp_0_i_i_i_i_059_i_i_i_1_9_9_fu_6154_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_6289;
reg    ap_sig_bdd_6291;
reg    ap_sig_bdd_6288;
reg    ap_sig_bdd_6294;
reg    ap_sig_bdd_6296;
reg    ap_sig_bdd_6298;
reg    ap_sig_bdd_6300;


morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_10_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_10_1_i_address0 ),
    .ce0( k_buf_0_val_10_1_i_ce0 ),
    .q0( k_buf_0_val_10_1_i_q0 ),
    .address1( k_buf_0_val_10_1_i_address1 ),
    .ce1( k_buf_0_val_10_1_i_ce1 ),
    .we1( k_buf_0_val_10_1_i_we1 ),
    .d1( k_buf_0_val_10_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_11_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_11_1_i_address0 ),
    .ce0( k_buf_0_val_11_1_i_ce0 ),
    .q0( k_buf_0_val_11_1_i_q0 ),
    .address1( k_buf_0_val_11_1_i_address1 ),
    .ce1( k_buf_0_val_11_1_i_ce1 ),
    .we1( k_buf_0_val_11_1_i_we1 ),
    .d1( k_buf_0_val_11_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_12_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_12_1_i_address0 ),
    .ce0( k_buf_0_val_12_1_i_ce0 ),
    .q0( k_buf_0_val_12_1_i_q0 ),
    .address1( k_buf_0_val_12_1_i_address1 ),
    .ce1( k_buf_0_val_12_1_i_ce1 ),
    .we1( k_buf_0_val_12_1_i_we1 ),
    .d1( k_buf_0_val_12_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_13_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_13_1_i_address0 ),
    .ce0( k_buf_0_val_13_1_i_ce0 ),
    .q0( k_buf_0_val_13_1_i_q0 ),
    .address1( k_buf_0_val_13_1_i_address1 ),
    .ce1( k_buf_0_val_13_1_i_ce1 ),
    .we1( k_buf_0_val_13_1_i_we1 ),
    .d1( k_buf_0_val_13_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_14_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_14_1_i_address0 ),
    .ce0( k_buf_0_val_14_1_i_ce0 ),
    .q0( k_buf_0_val_14_1_i_q0 ),
    .address1( k_buf_0_val_14_1_i_address1 ),
    .ce1( k_buf_0_val_14_1_i_ce1 ),
    .we1( k_buf_0_val_14_1_i_we1 ),
    .d1( k_buf_0_val_14_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_15_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_15_1_i_address0 ),
    .ce0( k_buf_0_val_15_1_i_ce0 ),
    .q0( k_buf_0_val_15_1_i_q0 ),
    .address1( k_buf_0_val_15_1_i_address1 ),
    .ce1( k_buf_0_val_15_1_i_ce1 ),
    .we1( k_buf_0_val_15_1_i_we1 ),
    .d1( k_buf_0_val_15_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_16_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_16_1_i_address0 ),
    .ce0( k_buf_0_val_16_1_i_ce0 ),
    .q0( k_buf_0_val_16_1_i_q0 ),
    .address1( k_buf_0_val_16_1_i_address1 ),
    .ce1( k_buf_0_val_16_1_i_ce1 ),
    .we1( k_buf_0_val_16_1_i_we1 ),
    .d1( k_buf_0_val_16_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_17_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_17_1_i_address0 ),
    .ce0( k_buf_0_val_17_1_i_ce0 ),
    .q0( k_buf_0_val_17_1_i_q0 ),
    .address1( k_buf_0_val_17_1_i_address1 ),
    .ce1( k_buf_0_val_17_1_i_ce1 ),
    .we1( k_buf_0_val_17_1_i_we1 ),
    .d1( k_buf_0_val_17_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_18_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_18_1_i_address0 ),
    .ce0( k_buf_0_val_18_1_i_ce0 ),
    .q0( k_buf_0_val_18_1_i_q0 ),
    .address1( k_buf_0_val_18_1_i_address1 ),
    .ce1( k_buf_0_val_18_1_i_ce1 ),
    .we1( k_buf_0_val_18_1_i_we1 ),
    .d1( k_buf_0_val_18_1_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_19_1_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_19_1_i_address0 ),
    .ce0( k_buf_0_val_19_1_i_ce0 ),
    .q0( k_buf_0_val_19_1_i_q0 ),
    .address1( k_buf_0_val_19_1_i_address1 ),
    .ce1( k_buf_0_val_19_1_i_ce1 ),
    .we1( k_buf_0_val_19_1_i_we1 ),
    .d1( k_buf_0_val_19_1_i_d1 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U830(
    .din1( right_border_buf_0_val_0_0_fu_694 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_14_fu_2800_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U831(
    .din1( right_border_buf_0_val_1_0_fu_722 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_15_fu_2832_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U832(
    .din1( right_border_buf_0_val_2_0_fu_718 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_16_fu_2864_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U833(
    .din1( right_border_buf_0_val_3_0_fu_714 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_17_fu_2896_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U834(
    .din1( right_border_buf_0_val_4_0_fu_710 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_18_fu_2928_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U835(
    .din1( right_border_buf_0_val_5_0_fu_706 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_19_fu_2960_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U836(
    .din1( right_border_buf_0_val_6_0_fu_702 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_20_fu_2992_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U837(
    .din1( right_border_buf_0_val_7_0_fu_698 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_21_fu_3024_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U838(
    .din1( right_border_buf_0_val_8_0_fu_690 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_22_fu_3056_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U839(
    .din1( right_border_buf_0_val_9_0_fu_686 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_7_t_i_reg_7576 ),
    .dout( tmp_23_fu_3088_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U840(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_i_reg_7478 ),
    .dout( tmp_26_fu_3170_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U841(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_1_t_i_reg_7483 ),
    .dout( tmp_28_fu_3202_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U842(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_2_t_i_reg_7488 ),
    .dout( tmp_29_fu_3234_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U843(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_3_t_i_reg_7493 ),
    .dout( tmp_30_fu_3266_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U844(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_4_t_i_reg_7498 ),
    .dout( tmp_31_fu_3298_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U845(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_5_t_i_reg_7503 ),
    .dout( tmp_32_fu_3330_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U846(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_6_t_i_reg_7508 ),
    .dout( tmp_33_fu_3362_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U847(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_7_t_i_reg_7513 ),
    .dout( tmp_34_fu_3394_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U848(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_8_t_i_reg_7518 ),
    .dout( tmp_35_fu_3426_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U849(
    .din1( col_buf_0_val_0_0_fu_2825_p3 ),
    .din2( col_buf_0_val_1_0_fu_2857_p3 ),
    .din3( col_buf_0_val_2_0_fu_2889_p3 ),
    .din4( col_buf_0_val_3_0_fu_2921_p3 ),
    .din5( col_buf_0_val_4_0_fu_2953_p3 ),
    .din6( col_buf_0_val_5_0_fu_2985_p3 ),
    .din7( col_buf_0_val_6_0_fu_3017_p3 ),
    .din8( col_buf_0_val_7_0_fu_3049_p3 ),
    .din9( col_buf_0_val_8_0_fu_3081_p3 ),
    .din10( col_buf_0_val_9_0_fu_3113_p3 ),
    .din11( row_assign_42_9_t_i_reg_7523 ),
    .dout( tmp_40_fu_3458_p12 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_2256_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == exitcond_fu_2644_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2256_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2256_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2256_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_3)) begin
        p_014_0_i_i_i_i_reg_1598 <= i_V_reg_7421;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_014_0_i_i_i_i_reg_1598 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_2644_p2))) begin
        p_027_0_i_i_i_i_reg_1609 <= j_V_fu_2649_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2256_p2 == ap_const_lv1_0))) begin
        p_027_0_i_i_i_i_reg_1609 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1 <= brmerge8_i_reg_7552;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it1 <= exitcond_reg_7528;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it1 <= or_cond_i_i_i4_i_reg_7566;
        ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 <= or_cond_i_i_i_i_i_reg_7542;
        exitcond_reg_7528 <= exitcond_fu_2644_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
        ap_reg_ppstg_exitcond_reg_7528_pp0_it10 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it9;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it11 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it10;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it12 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it11;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it13 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it12;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it14 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it13;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it15 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it14;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it16 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it15;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it17 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it16;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it18 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it17;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it19 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it18;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it2 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it1;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it20 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it19;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it21 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it20;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it22 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it21;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it23 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it22;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it24 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it23;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it25 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it24;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it26 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it25;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it27 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it26;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it28 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it27;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it29 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it28;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it3 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it2;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it30 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it29;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it31 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it30;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it32 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it31;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it33 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it32;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it34 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it33;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it35 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it34;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it36 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it35;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it37 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it36;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it38 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it37;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it39 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it38;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it4 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it3;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it40 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it39;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it41 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it40;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it42 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it41;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it43 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it42;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it44 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it43;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it45 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it44;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it46 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it45;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it47 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it46;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it48 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it47;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it49 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it48;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it5 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it4;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it50 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it49;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it51 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it50;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it52 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it51;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it53 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it52;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it54 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it53;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it55 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it54;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it6 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it5;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it7 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it6;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it8 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it7;
        ap_reg_ppstg_exitcond_reg_7528_pp0_it9 <= ap_reg_ppstg_exitcond_reg_7528_pp0_it8;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it10 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it9;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it11 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it10;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it12 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it11;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it12;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it14 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it15 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it14;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it16 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it15;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it17 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it16;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it18 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it17;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it18;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it20 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it21 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it20;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it22 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it21;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it23 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it22;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it24 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it23;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it24;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it26 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it27 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it26;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it28 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it27;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it29 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it28;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it30 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it29;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it30;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it32 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it33 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it32;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it34 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it33;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it35 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it34;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it36 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it35;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it36;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it38 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it39 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it38;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it40 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it39;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it41 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it40;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it42 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it41;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it42;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it44 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it45 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it44;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it46 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it45;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it47 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it46;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it48 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it47;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it48;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it4;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it50 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it51 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it50;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it52 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it51;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it53 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it52;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it54 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it53;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it54;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it56 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it57 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it56;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it58 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it57;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it59 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it58;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it6 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it5;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it60 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it59;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it61 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it60;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it6;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it8 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7;
        ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it9 <= ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it3 <= src_kernel_win_0_val_0_0_reg_7680;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it3 <= src_kernel_win_0_val_0_1_1_reg_7651;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it3 <= src_kernel_win_0_val_0_2_1_reg_7644;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8603_pp0_it57 <= src_kernel_win_0_val_0_3_lo_1_reg_8603;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8603_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8603_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8609_pp0_it57 <= src_kernel_win_0_val_0_4_lo_1_reg_8609;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8609_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8609_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_1_reg_8615_pp0_it57 <= src_kernel_win_0_val_0_5_lo_1_reg_8615;
        ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_1_reg_8621_pp0_it57 <= src_kernel_win_0_val_0_6_lo_1_reg_8621;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it3 <= src_kernel_win_0_val_1_0_reg_7686;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it51 <= src_kernel_win_0_val_1_1_lo_1_reg_8505;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it51 <= src_kernel_win_0_val_1_2_lo_1_reg_8511;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8517_pp0_it51 <= src_kernel_win_0_val_1_3_lo_1_reg_8517;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8517_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8517_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8523_pp0_it51 <= src_kernel_win_0_val_1_4_lo_1_reg_8523;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8523_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8523_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_1_reg_8529_pp0_it51 <= src_kernel_win_0_val_1_5_lo_1_reg_8529;
        ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_1_reg_8535_pp0_it51 <= src_kernel_win_0_val_1_6_lo_1_reg_8535;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it3 <= src_kernel_win_0_val_2_0_reg_7693;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it45 <= src_kernel_win_0_val_2_1_lo_1_reg_8407;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it45 <= src_kernel_win_0_val_2_2_lo_1_reg_8413;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8419_pp0_it45 <= src_kernel_win_0_val_2_3_lo_1_reg_8419;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8419_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8419_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8425_pp0_it45 <= src_kernel_win_0_val_2_4_lo_1_reg_8425;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8425_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8425_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_1_reg_8431_pp0_it45 <= src_kernel_win_0_val_2_5_lo_1_reg_8431;
        ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_1_reg_8437_pp0_it45 <= src_kernel_win_0_val_2_6_lo_1_reg_8437;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it3 <= src_kernel_win_0_val_3_0_reg_7700;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it39 <= src_kernel_win_0_val_3_1_lo_1_reg_8309;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it39 <= src_kernel_win_0_val_3_2_lo_1_reg_8315;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8321_pp0_it39 <= src_kernel_win_0_val_3_3_lo_1_reg_8321;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8321_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8321_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8327_pp0_it39 <= src_kernel_win_0_val_3_4_lo_1_reg_8327;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8327_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8327_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_1_reg_8333_pp0_it39 <= src_kernel_win_0_val_3_5_lo_1_reg_8333;
        ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_1_reg_8339_pp0_it39 <= src_kernel_win_0_val_3_6_lo_1_reg_8339;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it3 <= src_kernel_win_0_val_4_0_reg_7707;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it33 <= src_kernel_win_0_val_4_1_lo_1_reg_8211;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it33 <= src_kernel_win_0_val_4_2_lo_1_reg_8217;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8223_pp0_it33 <= src_kernel_win_0_val_4_3_lo_1_reg_8223;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8223_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8223_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8229_pp0_it33 <= src_kernel_win_0_val_4_4_lo_1_reg_8229;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8229_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8229_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_1_reg_8235_pp0_it33 <= src_kernel_win_0_val_4_5_lo_1_reg_8235;
        ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_1_reg_8241_pp0_it33 <= src_kernel_win_0_val_4_6_lo_1_reg_8241;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it3 <= src_kernel_win_0_val_5_0_reg_7714;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it27 <= src_kernel_win_0_val_5_1_lo_1_reg_8113;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it27 <= src_kernel_win_0_val_5_2_lo_1_reg_8119;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8125_pp0_it27 <= src_kernel_win_0_val_5_3_lo_1_reg_8125;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8125_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8125_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8131_pp0_it27 <= src_kernel_win_0_val_5_4_lo_1_reg_8131;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8131_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8131_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_1_reg_8137_pp0_it27 <= src_kernel_win_0_val_5_5_lo_1_reg_8137;
        ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_1_reg_8143_pp0_it27 <= src_kernel_win_0_val_5_6_lo_1_reg_8143;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it3 <= src_kernel_win_0_val_6_0_reg_7721;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it21 <= src_kernel_win_0_val_6_1_lo_1_reg_8015;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it21 <= src_kernel_win_0_val_6_2_lo_1_reg_8021;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8027_pp0_it21 <= src_kernel_win_0_val_6_3_lo_1_reg_8027;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8027_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8027_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8033_pp0_it21 <= src_kernel_win_0_val_6_4_lo_1_reg_8033;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8033_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8033_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_1_reg_8039_pp0_it21 <= src_kernel_win_0_val_6_5_lo_1_reg_8039;
        ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_1_reg_8045_pp0_it21 <= src_kernel_win_0_val_6_6_lo_1_reg_8045;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it3 <= src_kernel_win_0_val_7_0_reg_7728;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it15 <= src_kernel_win_0_val_7_1_lo_1_reg_7917;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it15 <= src_kernel_win_0_val_7_2_lo_1_reg_7923;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7929_pp0_it15 <= src_kernel_win_0_val_7_3_lo_1_reg_7929;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7929_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7929_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7935_pp0_it15 <= src_kernel_win_0_val_7_4_lo_1_reg_7935;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7935_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7935_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_1_reg_7941_pp0_it15 <= src_kernel_win_0_val_7_5_lo_1_reg_7941;
        ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_1_reg_7947_pp0_it15 <= src_kernel_win_0_val_7_6_lo_1_reg_7947;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it3 <= src_kernel_win_0_val_8_0_reg_7735;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it9 <= src_kernel_win_0_val_8_1_lo_1_reg_7819;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it9 <= src_kernel_win_0_val_8_2_lo_1_reg_7825;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7831_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7831_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7831_pp0_it9 <= src_kernel_win_0_val_8_3_lo_1_reg_7831;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7837_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7837_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7837_pp0_it9 <= src_kernel_win_0_val_8_4_lo_1_reg_7837;
        ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_1_reg_7843_pp0_it9 <= src_kernel_win_0_val_8_5_lo_1_reg_7843;
        ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_1_reg_7849_pp0_it9 <= src_kernel_win_0_val_8_6_lo_1_reg_7849;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it3 <= src_kernel_win_0_val_9_0_reg_7742;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it3 <= src_kernel_win_0_val_9_1_lo_1_reg_7748;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it3 <= src_kernel_win_0_val_9_2_lo_1_reg_7754;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7760_pp0_it3 <= src_kernel_win_0_val_9_3_lo_1_reg_7760;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7760_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7760_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_4_1_reg_7674_pp0_it3 <= src_kernel_win_0_val_9_4_1_reg_7674;
        ap_reg_ppstg_src_kernel_win_0_val_9_5_1_reg_7668_pp0_it3 <= src_kernel_win_0_val_9_5_1_reg_7668;
        src_kernel_win_0_val_0_1_1_reg_7651 <= src_kernel_win_0_val_0_1_fu_334;
        src_kernel_win_0_val_0_2_1_reg_7644 <= src_kernel_win_0_val_0_2_fu_330;
        src_kernel_win_0_val_9_4_1_reg_7674 <= src_kernel_win_0_val_9_4_fu_682;
        src_kernel_win_0_val_9_5_1_reg_7668 <= src_kernel_win_0_val_9_5_fu_666;
        src_kernel_win_0_val_9_6_1_reg_7662 <= src_kernel_win_0_val_9_6_fu_626;
        src_kernel_win_0_val_9_7_1_reg_7657 <= src_kernel_win_0_val_9_7_fu_586;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_2644_p2))) begin
        brmerge8_i_reg_7552 <= brmerge8_i_fu_2704_p2;
        or_cond_i_i_i4_i_reg_7566 <= or_cond_i_i_i4_i_fu_2709_p2;
        or_cond_i_i_i_i_i_reg_7542 <= or_cond_i_i_i_i_i_fu_2690_p2;
        tmp_48_reg_7537 <= tmp_48_fu_2667_p1;
        tmp_50_reg_7547 <= ImagLoc_x_fu_2661_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_reg_7528))) begin
        col_assign_7_t_i_reg_7576 <= col_assign_7_t_i_fu_2744_p2;
        k_buf_0_val_10_1_i_addr_reg_7570 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_11_1_i_addr_reg_7590 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_12_1_i_addr_reg_7596 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_13_1_i_addr_reg_7602 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_14_1_i_addr_reg_7608 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_15_1_i_addr_reg_7614 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_16_1_i_addr_reg_7620 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_17_1_i_addr_reg_7626 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_18_1_i_addr_reg_7632 <= tmp_122_i_fu_2726_p1;
        k_buf_0_val_19_1_i_addr_reg_7638 <= tmp_122_i_fu_2726_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        heightloop_1_reload_read_reg_6878 <= heightloop_1_reload_dout;
        p_neg392_i_i_i2_cast27806_reloa_reg_6849 <= p_neg392_i_i_i2_cast27806_reload_dout;
        p_neg392_i_i_i2_cast_reload_rea_reg_6854 <= p_neg392_i_i_i2_cast_reload_dout;
        tmp_2_reg_7410 <= tmp_2_fu_2248_p1;
        tmp_41_reload_read_reg_6868 <= tmp_41_reload_dout;
        tmp_464_0_1_i_reg_6910 <= tmp_464_0_1_i_fu_1650_p2;
        tmp_464_0_2_i_reg_6915 <= tmp_464_0_2_i_fu_1656_p2;
        tmp_464_0_3_i_reg_6920 <= tmp_464_0_3_i_fu_1662_p2;
        tmp_464_0_4_i_reg_6925 <= tmp_464_0_4_i_fu_1668_p2;
        tmp_464_0_5_i_reg_6930 <= tmp_464_0_5_i_fu_1674_p2;
        tmp_464_0_6_i_reg_6935 <= tmp_464_0_6_i_fu_1680_p2;
        tmp_464_0_7_i_reg_6940 <= tmp_464_0_7_i_fu_1686_p2;
        tmp_464_0_8_i_reg_6945 <= tmp_464_0_8_i_fu_1692_p2;
        tmp_464_0_9_i_reg_6950 <= tmp_464_0_9_i_fu_1698_p2;
        tmp_464_0_i_reg_6905 <= tmp_464_0_i_fu_1644_p2;
        tmp_464_1_1_i_reg_6960 <= tmp_464_1_1_i_fu_1710_p2;
        tmp_464_1_2_i_reg_6965 <= tmp_464_1_2_i_fu_1716_p2;
        tmp_464_1_3_i_reg_6970 <= tmp_464_1_3_i_fu_1722_p2;
        tmp_464_1_4_i_reg_6975 <= tmp_464_1_4_i_fu_1728_p2;
        tmp_464_1_5_i_reg_6980 <= tmp_464_1_5_i_fu_1734_p2;
        tmp_464_1_6_i_reg_6985 <= tmp_464_1_6_i_fu_1740_p2;
        tmp_464_1_7_i_reg_6990 <= tmp_464_1_7_i_fu_1746_p2;
        tmp_464_1_8_i_reg_6995 <= tmp_464_1_8_i_fu_1752_p2;
        tmp_464_1_9_i_reg_7000 <= tmp_464_1_9_i_fu_1758_p2;
        tmp_464_1_i_reg_6955 <= tmp_464_1_i_fu_1704_p2;
        tmp_464_2_1_i_reg_7010 <= tmp_464_2_1_i_fu_1770_p2;
        tmp_464_2_2_i_reg_7015 <= tmp_464_2_2_i_fu_1776_p2;
        tmp_464_2_3_i_reg_7020 <= tmp_464_2_3_i_fu_1782_p2;
        tmp_464_2_4_i_reg_7025 <= tmp_464_2_4_i_fu_1788_p2;
        tmp_464_2_5_i_reg_7030 <= tmp_464_2_5_i_fu_1794_p2;
        tmp_464_2_6_i_reg_7035 <= tmp_464_2_6_i_fu_1800_p2;
        tmp_464_2_7_i_reg_7040 <= tmp_464_2_7_i_fu_1806_p2;
        tmp_464_2_8_i_reg_7045 <= tmp_464_2_8_i_fu_1812_p2;
        tmp_464_2_9_i_reg_7050 <= tmp_464_2_9_i_fu_1818_p2;
        tmp_464_2_i_reg_7005 <= tmp_464_2_i_fu_1764_p2;
        tmp_464_3_1_i_reg_7060 <= tmp_464_3_1_i_fu_1830_p2;
        tmp_464_3_2_i_reg_7065 <= tmp_464_3_2_i_fu_1836_p2;
        tmp_464_3_3_i_reg_7070 <= tmp_464_3_3_i_fu_1842_p2;
        tmp_464_3_4_i_reg_7075 <= tmp_464_3_4_i_fu_1848_p2;
        tmp_464_3_5_i_reg_7080 <= tmp_464_3_5_i_fu_1854_p2;
        tmp_464_3_6_i_reg_7085 <= tmp_464_3_6_i_fu_1860_p2;
        tmp_464_3_7_i_reg_7090 <= tmp_464_3_7_i_fu_1866_p2;
        tmp_464_3_8_i_reg_7095 <= tmp_464_3_8_i_fu_1872_p2;
        tmp_464_3_9_i_reg_7100 <= tmp_464_3_9_i_fu_1878_p2;
        tmp_464_3_i_reg_7055 <= tmp_464_3_i_fu_1824_p2;
        tmp_464_4_1_i_reg_7110 <= tmp_464_4_1_i_fu_1890_p2;
        tmp_464_4_2_i_reg_7115 <= tmp_464_4_2_i_fu_1896_p2;
        tmp_464_4_3_i_reg_7120 <= tmp_464_4_3_i_fu_1902_p2;
        tmp_464_4_4_i_reg_7125 <= tmp_464_4_4_i_fu_1908_p2;
        tmp_464_4_5_i_reg_7130 <= tmp_464_4_5_i_fu_1914_p2;
        tmp_464_4_6_i_reg_7135 <= tmp_464_4_6_i_fu_1920_p2;
        tmp_464_4_7_i_reg_7140 <= tmp_464_4_7_i_fu_1926_p2;
        tmp_464_4_8_i_reg_7145 <= tmp_464_4_8_i_fu_1932_p2;
        tmp_464_4_9_i_reg_7150 <= tmp_464_4_9_i_fu_1938_p2;
        tmp_464_4_i_reg_7105 <= tmp_464_4_i_fu_1884_p2;
        tmp_464_5_1_i_reg_7160 <= tmp_464_5_1_i_fu_1950_p2;
        tmp_464_5_2_i_reg_7165 <= tmp_464_5_2_i_fu_1956_p2;
        tmp_464_5_3_i_reg_7170 <= tmp_464_5_3_i_fu_1962_p2;
        tmp_464_5_4_i_reg_7175 <= tmp_464_5_4_i_fu_1968_p2;
        tmp_464_5_5_i_reg_7180 <= tmp_464_5_5_i_fu_1974_p2;
        tmp_464_5_6_i_reg_7185 <= tmp_464_5_6_i_fu_1980_p2;
        tmp_464_5_7_i_reg_7190 <= tmp_464_5_7_i_fu_1986_p2;
        tmp_464_5_8_i_reg_7195 <= tmp_464_5_8_i_fu_1992_p2;
        tmp_464_5_9_i_reg_7200 <= tmp_464_5_9_i_fu_1998_p2;
        tmp_464_5_i_reg_7155 <= tmp_464_5_i_fu_1944_p2;
        tmp_464_6_1_i_reg_7210 <= tmp_464_6_1_i_fu_2010_p2;
        tmp_464_6_2_i_reg_7215 <= tmp_464_6_2_i_fu_2016_p2;
        tmp_464_6_3_i_reg_7220 <= tmp_464_6_3_i_fu_2022_p2;
        tmp_464_6_4_i_reg_7225 <= tmp_464_6_4_i_fu_2028_p2;
        tmp_464_6_5_i_reg_7230 <= tmp_464_6_5_i_fu_2034_p2;
        tmp_464_6_6_i_reg_7235 <= tmp_464_6_6_i_fu_2040_p2;
        tmp_464_6_7_i_reg_7240 <= tmp_464_6_7_i_fu_2046_p2;
        tmp_464_6_8_i_reg_7245 <= tmp_464_6_8_i_fu_2052_p2;
        tmp_464_6_9_i_reg_7250 <= tmp_464_6_9_i_fu_2058_p2;
        tmp_464_6_i_reg_7205 <= tmp_464_6_i_fu_2004_p2;
        tmp_464_7_1_i_reg_7260 <= tmp_464_7_1_i_fu_2070_p2;
        tmp_464_7_2_i_reg_7265 <= tmp_464_7_2_i_fu_2076_p2;
        tmp_464_7_3_i_reg_7270 <= tmp_464_7_3_i_fu_2082_p2;
        tmp_464_7_4_i_reg_7275 <= tmp_464_7_4_i_fu_2088_p2;
        tmp_464_7_5_i_reg_7280 <= tmp_464_7_5_i_fu_2094_p2;
        tmp_464_7_6_i_reg_7285 <= tmp_464_7_6_i_fu_2100_p2;
        tmp_464_7_7_i_reg_7290 <= tmp_464_7_7_i_fu_2106_p2;
        tmp_464_7_8_i_reg_7295 <= tmp_464_7_8_i_fu_2112_p2;
        tmp_464_7_9_i_reg_7300 <= tmp_464_7_9_i_fu_2118_p2;
        tmp_464_7_i_reg_7255 <= tmp_464_7_i_fu_2064_p2;
        tmp_464_8_1_i_reg_7310 <= tmp_464_8_1_i_fu_2130_p2;
        tmp_464_8_2_i_reg_7315 <= tmp_464_8_2_i_fu_2136_p2;
        tmp_464_8_3_i_reg_7320 <= tmp_464_8_3_i_fu_2142_p2;
        tmp_464_8_4_i_reg_7325 <= tmp_464_8_4_i_fu_2148_p2;
        tmp_464_8_5_i_reg_7330 <= tmp_464_8_5_i_fu_2154_p2;
        tmp_464_8_6_i_reg_7335 <= tmp_464_8_6_i_fu_2160_p2;
        tmp_464_8_7_i_reg_7340 <= tmp_464_8_7_i_fu_2166_p2;
        tmp_464_8_8_i_reg_7345 <= tmp_464_8_8_i_fu_2172_p2;
        tmp_464_8_9_i_reg_7350 <= tmp_464_8_9_i_fu_2178_p2;
        tmp_464_8_i_reg_7305 <= tmp_464_8_i_fu_2124_p2;
        tmp_464_9_1_i_reg_7360 <= tmp_464_9_1_i_fu_2190_p2;
        tmp_464_9_2_i_reg_7365 <= tmp_464_9_2_i_fu_2196_p2;
        tmp_464_9_3_i_reg_7370 <= tmp_464_9_3_i_fu_2202_p2;
        tmp_464_9_4_i_reg_7375 <= tmp_464_9_4_i_fu_2208_p2;
        tmp_464_9_5_i_reg_7380 <= tmp_464_9_5_i_fu_2214_p2;
        tmp_464_9_6_i_reg_7385 <= tmp_464_9_6_i_fu_2220_p2;
        tmp_464_9_7_i_reg_7390 <= tmp_464_9_7_i_fu_2226_p2;
        tmp_464_9_8_i_reg_7395 <= tmp_464_9_8_i_fu_2232_p2;
        tmp_464_9_9_i_reg_7400 <= tmp_464_9_9_i_fu_2238_p2;
        tmp_464_9_i_reg_7355 <= tmp_464_9_i_fu_2184_p2;
        tmp_reg_7405 <= tmp_fu_2244_p1;
        widthloop_1_reload_read_reg_6873 <= widthloop_1_reload_dout;
        y_6_5_cast_i_reg_6900[0] <= y_6_5_cast_i_fu_1640_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_7421 <= i_V_fu_2261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it1))) begin
        p_059_i_i_i_3_0_1_i_reg_7766 <= p_059_i_i_i_3_0_1_i_fu_3523_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it2))) begin
        p_059_i_i_i_3_0_3_i_reg_7777 <= p_059_i_i_i_3_0_3_i_fu_3623_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it3))) begin
        p_059_i_i_i_3_0_4_i_reg_7784 <= p_059_i_i_i_3_0_4_i_fu_3640_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it4))) begin
        p_059_i_i_i_3_0_6_i_reg_7794 <= p_059_i_i_i_3_0_6_i_fu_3675_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it5))) begin
        p_059_i_i_i_3_0_8_i_reg_7805 <= p_059_i_i_i_3_0_8_i_fu_3710_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it6))) begin
        p_059_i_i_i_3_0_9_i_reg_7812 <= p_059_i_i_i_3_0_9_i_fu_3727_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it8))) begin
        p_059_i_i_i_3_1_2_i_reg_7871 <= p_059_i_i_i_3_1_2_i_fu_3877_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it9))) begin
        p_059_i_i_i_3_1_4_i_reg_7882 <= p_059_i_i_i_3_1_4_i_fu_3912_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it10))) begin
        p_059_i_i_i_3_1_5_i_reg_7889 <= p_059_i_i_i_3_1_5_i_fu_3929_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it11))) begin
        p_059_i_i_i_3_1_7_i_reg_7899 <= p_059_i_i_i_3_1_7_i_fu_3964_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it12))) begin
        p_059_i_i_i_3_1_9_i_reg_7910 <= p_059_i_i_i_3_1_9_i_fu_3999_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7))) begin
        p_059_i_i_i_3_1_i_reg_7861 <= p_059_i_i_i_3_1_i_fu_3772_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it14))) begin
        p_059_i_i_i_3_2_2_i_reg_7969 <= p_059_i_i_i_3_2_2_i_fu_4150_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it15))) begin
        p_059_i_i_i_3_2_4_i_reg_7980 <= p_059_i_i_i_3_2_4_i_fu_4185_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it16))) begin
        p_059_i_i_i_3_2_5_i_reg_7987 <= p_059_i_i_i_3_2_5_i_fu_4202_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it17))) begin
        p_059_i_i_i_3_2_7_i_reg_7997 <= p_059_i_i_i_3_2_7_i_fu_4237_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it18))) begin
        p_059_i_i_i_3_2_9_i_reg_8008 <= p_059_i_i_i_3_2_9_i_fu_4272_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13))) begin
        p_059_i_i_i_3_2_i_reg_7959 <= p_059_i_i_i_3_2_i_fu_4045_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it20))) begin
        p_059_i_i_i_3_3_2_i_reg_8067 <= p_059_i_i_i_3_3_2_i_fu_4423_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it21))) begin
        p_059_i_i_i_3_3_4_i_reg_8078 <= p_059_i_i_i_3_3_4_i_fu_4458_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it22))) begin
        p_059_i_i_i_3_3_5_i_reg_8085 <= p_059_i_i_i_3_3_5_i_fu_4475_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it23))) begin
        p_059_i_i_i_3_3_7_i_reg_8095 <= p_059_i_i_i_3_3_7_i_fu_4510_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it24))) begin
        p_059_i_i_i_3_3_9_i_reg_8106 <= p_059_i_i_i_3_3_9_i_fu_4545_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19))) begin
        p_059_i_i_i_3_3_i_reg_8057 <= p_059_i_i_i_3_3_i_fu_4318_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it26))) begin
        p_059_i_i_i_3_4_2_i_reg_8165 <= p_059_i_i_i_3_4_2_i_fu_4696_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it27))) begin
        p_059_i_i_i_3_4_4_i_reg_8176 <= p_059_i_i_i_3_4_4_i_fu_4731_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it28))) begin
        p_059_i_i_i_3_4_5_i_reg_8183 <= p_059_i_i_i_3_4_5_i_fu_4748_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it29))) begin
        p_059_i_i_i_3_4_7_i_reg_8193 <= p_059_i_i_i_3_4_7_i_fu_4783_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it30))) begin
        p_059_i_i_i_3_4_9_i_reg_8204 <= p_059_i_i_i_3_4_9_i_fu_4818_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25))) begin
        p_059_i_i_i_3_4_i_reg_8155 <= p_059_i_i_i_3_4_i_fu_4591_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it32))) begin
        p_059_i_i_i_3_5_2_i_reg_8263 <= p_059_i_i_i_3_5_2_i_fu_4969_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it33))) begin
        p_059_i_i_i_3_5_4_i_reg_8274 <= p_059_i_i_i_3_5_4_i_fu_5004_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it34))) begin
        p_059_i_i_i_3_5_5_i_reg_8281 <= p_059_i_i_i_3_5_5_i_fu_5021_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it35))) begin
        p_059_i_i_i_3_5_7_i_reg_8291 <= p_059_i_i_i_3_5_7_i_fu_5056_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it36))) begin
        p_059_i_i_i_3_5_9_i_reg_8302 <= p_059_i_i_i_3_5_9_i_fu_5091_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31))) begin
        p_059_i_i_i_3_5_i_reg_8253 <= p_059_i_i_i_3_5_i_fu_4864_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it38))) begin
        p_059_i_i_i_3_6_2_i_reg_8361 <= p_059_i_i_i_3_6_2_i_fu_5242_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it39))) begin
        p_059_i_i_i_3_6_4_i_reg_8372 <= p_059_i_i_i_3_6_4_i_fu_5277_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it40))) begin
        p_059_i_i_i_3_6_5_i_reg_8379 <= p_059_i_i_i_3_6_5_i_fu_5294_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it41))) begin
        p_059_i_i_i_3_6_7_i_reg_8389 <= p_059_i_i_i_3_6_7_i_fu_5329_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it42))) begin
        p_059_i_i_i_3_6_9_i_reg_8400 <= p_059_i_i_i_3_6_9_i_fu_5364_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37))) begin
        p_059_i_i_i_3_6_i_reg_8351 <= p_059_i_i_i_3_6_i_fu_5137_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it44))) begin
        p_059_i_i_i_3_7_2_i_reg_8459 <= p_059_i_i_i_3_7_2_i_fu_5515_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it45))) begin
        p_059_i_i_i_3_7_4_i_reg_8470 <= p_059_i_i_i_3_7_4_i_fu_5550_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it46))) begin
        p_059_i_i_i_3_7_5_i_reg_8477 <= p_059_i_i_i_3_7_5_i_fu_5567_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it47))) begin
        p_059_i_i_i_3_7_7_i_reg_8487 <= p_059_i_i_i_3_7_7_i_fu_5602_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it48))) begin
        p_059_i_i_i_3_7_9_i_reg_8498 <= p_059_i_i_i_3_7_9_i_fu_5637_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43))) begin
        p_059_i_i_i_3_7_i_reg_8449 <= p_059_i_i_i_3_7_i_fu_5410_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it50))) begin
        p_059_i_i_i_3_8_2_i_reg_8557 <= p_059_i_i_i_3_8_2_i_fu_5788_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it51))) begin
        p_059_i_i_i_3_8_4_i_reg_8568 <= p_059_i_i_i_3_8_4_i_fu_5823_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it52))) begin
        p_059_i_i_i_3_8_5_i_reg_8575 <= p_059_i_i_i_3_8_5_i_fu_5840_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it53))) begin
        p_059_i_i_i_3_8_7_i_reg_8585 <= p_059_i_i_i_3_8_7_i_fu_5875_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it54))) begin
        p_059_i_i_i_3_8_9_i_reg_8596 <= p_059_i_i_i_3_8_9_i_fu_5910_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49))) begin
        p_059_i_i_i_3_8_i_reg_8547 <= p_059_i_i_i_3_8_i_fu_5683_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it56))) begin
        p_059_i_i_i_3_9_2_i_reg_8643 <= p_059_i_i_i_3_9_2_i_fu_6039_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it57))) begin
        p_059_i_i_i_3_9_4_i_reg_8654 <= p_059_i_i_i_3_9_4_i_fu_6074_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it58))) begin
        p_059_i_i_i_3_9_5_i_reg_8661 <= p_059_i_i_i_3_9_5_i_fu_6091_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it59))) begin
        p_059_i_i_i_3_9_7_i_reg_8671 <= p_059_i_i_i_3_9_7_i_fu_6126_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55))) begin
        p_059_i_i_i_3_9_i_reg_8633 <= p_059_i_i_i_3_9_i_fu_5950_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        right_border_buf_0_val_0_0_fu_694 <= col_buf_0_val_0_0_fu_2825_p3;
        right_border_buf_0_val_1_0_fu_722 <= col_buf_0_val_1_0_fu_2857_p3;
        right_border_buf_0_val_2_0_fu_718 <= col_buf_0_val_2_0_fu_2889_p3;
        right_border_buf_0_val_3_0_fu_714 <= col_buf_0_val_3_0_fu_2921_p3;
        right_border_buf_0_val_4_0_fu_710 <= col_buf_0_val_4_0_fu_2953_p3;
        right_border_buf_0_val_5_0_fu_706 <= col_buf_0_val_5_0_fu_2985_p3;
        right_border_buf_0_val_6_0_fu_702 <= col_buf_0_val_6_0_fu_3017_p3;
        right_border_buf_0_val_7_0_fu_698 <= col_buf_0_val_7_0_fu_3049_p3;
        right_border_buf_0_val_8_0_fu_690 <= col_buf_0_val_8_0_fu_3081_p3;
        right_border_buf_0_val_9_0_fu_686 <= col_buf_0_val_9_0_fu_3113_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_2256_p2 == ap_const_lv1_0))) begin
        row_assign_42_1_t_i_reg_7483 <= row_assign_42_1_t_i_fu_2373_p2;
        row_assign_42_2_t_i_reg_7488 <= row_assign_42_2_t_i_fu_2404_p2;
        row_assign_42_3_t_i_reg_7493 <= row_assign_42_3_t_i_fu_2432_p2;
        row_assign_42_4_t_i_reg_7498 <= row_assign_42_4_t_i_fu_2460_p2;
        row_assign_42_5_t_i_reg_7503 <= row_assign_42_5_t_i_fu_2488_p2;
        row_assign_42_6_t_i_reg_7508 <= row_assign_42_6_t_i_fu_2516_p2;
        row_assign_42_7_t_i_reg_7513 <= row_assign_42_7_t_i_fu_2544_p2;
        row_assign_42_8_t_i_reg_7518 <= row_assign_42_8_t_i_fu_2572_p2;
        row_assign_42_9_t_i_reg_7523 <= row_assign_42_9_t_i_fu_2635_p2;
        row_assign_42_i_reg_7478 <= row_assign_42_i_fu_2346_p2;
        tmp_107_i_reg_7426 <= tmp_107_i_fu_2267_p2;
        tmp_330_not_i_reg_7430 <= tmp_330_not_i_fu_2272_p2;
        tmp_363_i_reg_7435 <= tmp_363_i_fu_2278_p2;
        tmp_412_5_i_reg_7444 <= tmp_412_5_i_fu_2290_p2;
        tmp_412_6_i_reg_7448 <= tmp_412_6_i_fu_2295_p2;
        tmp_412_7_i_reg_7452 <= tmp_412_7_i_fu_2301_p2;
        tmp_412_8_i_reg_7456 <= tmp_412_8_i_fu_2307_p2;
        tmp_412_9_i_reg_7460 <= tmp_412_9_i_fu_2313_p2;
        tmp_412_i_reg_7440 <= tmp_412_i_fu_2284_p2;
        tmp_4431_i_reg_7464 <= tmp_4431_i_fu_2319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_0_reg_7680 <= src_kernel_win_0_val_0_0_fu_3195_p3;
        src_kernel_win_0_val_1_0_reg_7686 <= src_kernel_win_0_val_1_0_fu_3227_p3;
        src_kernel_win_0_val_2_0_reg_7693 <= src_kernel_win_0_val_2_0_fu_3259_p3;
        src_kernel_win_0_val_3_0_reg_7700 <= src_kernel_win_0_val_3_0_fu_3291_p3;
        src_kernel_win_0_val_4_0_reg_7707 <= src_kernel_win_0_val_4_0_fu_3323_p3;
        src_kernel_win_0_val_5_0_reg_7714 <= src_kernel_win_0_val_5_0_fu_3355_p3;
        src_kernel_win_0_val_6_0_reg_7721 <= src_kernel_win_0_val_6_0_fu_3387_p3;
        src_kernel_win_0_val_7_0_reg_7728 <= src_kernel_win_0_val_7_0_fu_3419_p3;
        src_kernel_win_0_val_8_0_reg_7735 <= src_kernel_win_0_val_8_0_fu_3451_p3;
        src_kernel_win_0_val_9_0_reg_7742 <= src_kernel_win_0_val_9_0_fu_3483_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_1_fu_334 <= src_kernel_win_0_val_0_0_fu_3195_p3;
        src_kernel_win_0_val_0_2_fu_330 <= src_kernel_win_0_val_0_1_fu_334;
        src_kernel_win_0_val_9_1_fu_670 <= src_kernel_win_0_val_9_0_fu_3483_p3;
        src_kernel_win_0_val_9_2_fu_674 <= src_kernel_win_0_val_9_1_fu_670;
        src_kernel_win_0_val_9_3_fu_678 <= src_kernel_win_0_val_9_2_fu_674;
        src_kernel_win_0_val_9_4_fu_682 <= src_kernel_win_0_val_9_3_fu_678;
        src_kernel_win_0_val_9_5_fu_666 <= src_kernel_win_0_val_9_4_fu_682;
        src_kernel_win_0_val_9_6_fu_626 <= src_kernel_win_0_val_9_5_fu_666;
        src_kernel_win_0_val_9_7_fu_586 <= src_kernel_win_0_val_9_6_fu_626;
        src_kernel_win_0_val_9_8_fu_546 <= src_kernel_win_0_val_9_7_fu_586;
        src_kernel_win_0_val_9_9_fu_506 <= src_kernel_win_0_val_9_8_fu_546;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it55))) begin
        src_kernel_win_0_val_0_3_fu_326 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it55;
        src_kernel_win_0_val_0_4_fu_338 <= src_kernel_win_0_val_0_3_fu_326;
        src_kernel_win_0_val_0_5_fu_342 <= src_kernel_win_0_val_0_4_fu_338;
        src_kernel_win_0_val_0_6_fu_346 <= src_kernel_win_0_val_0_5_fu_342;
        src_kernel_win_0_val_0_7_fu_350 <= src_kernel_win_0_val_0_6_fu_346;
        src_kernel_win_0_val_0_8_fu_354 <= src_kernel_win_0_val_0_7_fu_350;
        src_kernel_win_0_val_0_9_fu_358 <= src_kernel_win_0_val_0_8_fu_354;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55) & (tmp_464_9_6_i_reg_7385 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_3_lo_1_reg_8603 <= src_kernel_win_0_val_0_3_fu_326;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55) & (tmp_464_9_5_i_reg_7380 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_4_lo_1_reg_8609 <= src_kernel_win_0_val_0_4_fu_338;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55) & (tmp_464_9_4_i_reg_7375 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_5_lo_1_reg_8615 <= src_kernel_win_0_val_0_5_fu_342;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55) & (tmp_464_9_3_i_reg_7370 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_6_lo_1_reg_8621 <= src_kernel_win_0_val_0_6_fu_346;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55) & (tmp_464_9_2_i_reg_7365 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_7_lo_1_reg_8627 <= src_kernel_win_0_val_0_7_fu_350;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it49))) begin
        src_kernel_win_0_val_1_1_fu_362 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it49;
        src_kernel_win_0_val_1_2_fu_366 <= src_kernel_win_0_val_1_1_fu_362;
        src_kernel_win_0_val_1_3_fu_370 <= src_kernel_win_0_val_1_2_fu_366;
        src_kernel_win_0_val_1_4_fu_374 <= src_kernel_win_0_val_1_3_fu_370;
        src_kernel_win_0_val_1_5_fu_378 <= src_kernel_win_0_val_1_4_fu_374;
        src_kernel_win_0_val_1_6_fu_382 <= src_kernel_win_0_val_1_5_fu_378;
        src_kernel_win_0_val_1_7_fu_386 <= src_kernel_win_0_val_1_6_fu_382;
        src_kernel_win_0_val_1_8_fu_390 <= src_kernel_win_0_val_1_7_fu_386;
        src_kernel_win_0_val_1_9_fu_394 <= src_kernel_win_0_val_1_8_fu_390;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49) & (tmp_464_8_8_i_reg_7345 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_1_lo_1_reg_8505 <= src_kernel_win_0_val_1_1_fu_362;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49) & (tmp_464_8_7_i_reg_7340 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_2_lo_1_reg_8511 <= src_kernel_win_0_val_1_2_fu_366;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49) & (tmp_464_8_6_i_reg_7335 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_3_lo_1_reg_8517 <= src_kernel_win_0_val_1_3_fu_370;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49) & (tmp_464_8_5_i_reg_7330 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_4_lo_1_reg_8523 <= src_kernel_win_0_val_1_4_fu_374;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49) & (tmp_464_8_4_i_reg_7325 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_5_lo_1_reg_8529 <= src_kernel_win_0_val_1_5_fu_378;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49) & (tmp_464_8_3_i_reg_7320 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_6_lo_1_reg_8535 <= src_kernel_win_0_val_1_6_fu_382;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49) & (tmp_464_8_2_i_reg_7315 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_7_lo_1_reg_8541 <= src_kernel_win_0_val_1_7_fu_386;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it43))) begin
        src_kernel_win_0_val_2_1_fu_398 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it43;
        src_kernel_win_0_val_2_2_fu_402 <= src_kernel_win_0_val_2_1_fu_398;
        src_kernel_win_0_val_2_3_fu_406 <= src_kernel_win_0_val_2_2_fu_402;
        src_kernel_win_0_val_2_4_fu_410 <= src_kernel_win_0_val_2_3_fu_406;
        src_kernel_win_0_val_2_5_fu_414 <= src_kernel_win_0_val_2_4_fu_410;
        src_kernel_win_0_val_2_6_fu_418 <= src_kernel_win_0_val_2_5_fu_414;
        src_kernel_win_0_val_2_7_fu_422 <= src_kernel_win_0_val_2_6_fu_418;
        src_kernel_win_0_val_2_8_fu_426 <= src_kernel_win_0_val_2_7_fu_422;
        src_kernel_win_0_val_2_9_fu_430 <= src_kernel_win_0_val_2_8_fu_426;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43) & (tmp_464_7_8_i_reg_7295 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_1_lo_1_reg_8407 <= src_kernel_win_0_val_2_1_fu_398;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43) & (tmp_464_7_7_i_reg_7290 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_2_lo_1_reg_8413 <= src_kernel_win_0_val_2_2_fu_402;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43) & (tmp_464_7_6_i_reg_7285 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_3_lo_1_reg_8419 <= src_kernel_win_0_val_2_3_fu_406;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43) & (tmp_464_7_5_i_reg_7280 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_4_lo_1_reg_8425 <= src_kernel_win_0_val_2_4_fu_410;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43) & (tmp_464_7_4_i_reg_7275 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_5_lo_1_reg_8431 <= src_kernel_win_0_val_2_5_fu_414;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43) & (tmp_464_7_3_i_reg_7270 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_6_lo_1_reg_8437 <= src_kernel_win_0_val_2_6_fu_418;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43) & (tmp_464_7_2_i_reg_7265 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_7_lo_1_reg_8443 <= src_kernel_win_0_val_2_7_fu_422;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it37))) begin
        src_kernel_win_0_val_3_1_fu_434 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it37;
        src_kernel_win_0_val_3_2_fu_438 <= src_kernel_win_0_val_3_1_fu_434;
        src_kernel_win_0_val_3_3_fu_442 <= src_kernel_win_0_val_3_2_fu_438;
        src_kernel_win_0_val_3_4_fu_446 <= src_kernel_win_0_val_3_3_fu_442;
        src_kernel_win_0_val_3_5_fu_450 <= src_kernel_win_0_val_3_4_fu_446;
        src_kernel_win_0_val_3_6_fu_454 <= src_kernel_win_0_val_3_5_fu_450;
        src_kernel_win_0_val_3_7_fu_458 <= src_kernel_win_0_val_3_6_fu_454;
        src_kernel_win_0_val_3_8_fu_462 <= src_kernel_win_0_val_3_7_fu_458;
        src_kernel_win_0_val_3_9_fu_466 <= src_kernel_win_0_val_3_8_fu_462;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37) & (tmp_464_6_8_i_reg_7245 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_1_lo_1_reg_8309 <= src_kernel_win_0_val_3_1_fu_434;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37) & (tmp_464_6_7_i_reg_7240 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_2_lo_1_reg_8315 <= src_kernel_win_0_val_3_2_fu_438;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37) & (tmp_464_6_6_i_reg_7235 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_3_lo_1_reg_8321 <= src_kernel_win_0_val_3_3_fu_442;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37) & (tmp_464_6_5_i_reg_7230 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_4_lo_1_reg_8327 <= src_kernel_win_0_val_3_4_fu_446;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37) & (tmp_464_6_4_i_reg_7225 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_5_lo_1_reg_8333 <= src_kernel_win_0_val_3_5_fu_450;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37) & (tmp_464_6_3_i_reg_7220 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_6_lo_1_reg_8339 <= src_kernel_win_0_val_3_6_fu_454;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37) & (tmp_464_6_2_i_reg_7215 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_7_lo_1_reg_8345 <= src_kernel_win_0_val_3_7_fu_458;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it31))) begin
        src_kernel_win_0_val_4_1_fu_470 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it31;
        src_kernel_win_0_val_4_2_fu_474 <= src_kernel_win_0_val_4_1_fu_470;
        src_kernel_win_0_val_4_3_fu_478 <= src_kernel_win_0_val_4_2_fu_474;
        src_kernel_win_0_val_4_4_fu_482 <= src_kernel_win_0_val_4_3_fu_478;
        src_kernel_win_0_val_4_5_fu_486 <= src_kernel_win_0_val_4_4_fu_482;
        src_kernel_win_0_val_4_6_fu_490 <= src_kernel_win_0_val_4_5_fu_486;
        src_kernel_win_0_val_4_7_fu_494 <= src_kernel_win_0_val_4_6_fu_490;
        src_kernel_win_0_val_4_8_fu_498 <= src_kernel_win_0_val_4_7_fu_494;
        src_kernel_win_0_val_4_9_fu_502 <= src_kernel_win_0_val_4_8_fu_498;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31) & (tmp_464_5_8_i_reg_7195 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_1_lo_1_reg_8211 <= src_kernel_win_0_val_4_1_fu_470;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31) & (tmp_464_5_7_i_reg_7190 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_2_lo_1_reg_8217 <= src_kernel_win_0_val_4_2_fu_474;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31) & (tmp_464_5_6_i_reg_7185 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_3_lo_1_reg_8223 <= src_kernel_win_0_val_4_3_fu_478;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31) & (tmp_464_5_5_i_reg_7180 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_4_lo_1_reg_8229 <= src_kernel_win_0_val_4_4_fu_482;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31) & (tmp_464_5_4_i_reg_7175 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_5_lo_1_reg_8235 <= src_kernel_win_0_val_4_5_fu_486;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31) & (tmp_464_5_3_i_reg_7170 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_6_lo_1_reg_8241 <= src_kernel_win_0_val_4_6_fu_490;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31) & (tmp_464_5_2_i_reg_7165 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_7_lo_1_reg_8247 <= src_kernel_win_0_val_4_7_fu_494;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it25))) begin
        src_kernel_win_0_val_5_1_fu_510 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it25;
        src_kernel_win_0_val_5_2_fu_514 <= src_kernel_win_0_val_5_1_fu_510;
        src_kernel_win_0_val_5_3_fu_518 <= src_kernel_win_0_val_5_2_fu_514;
        src_kernel_win_0_val_5_4_fu_522 <= src_kernel_win_0_val_5_3_fu_518;
        src_kernel_win_0_val_5_5_fu_526 <= src_kernel_win_0_val_5_4_fu_522;
        src_kernel_win_0_val_5_6_fu_530 <= src_kernel_win_0_val_5_5_fu_526;
        src_kernel_win_0_val_5_7_fu_534 <= src_kernel_win_0_val_5_6_fu_530;
        src_kernel_win_0_val_5_8_fu_538 <= src_kernel_win_0_val_5_7_fu_534;
        src_kernel_win_0_val_5_9_fu_542 <= src_kernel_win_0_val_5_8_fu_538;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25) & (tmp_464_4_8_i_reg_7145 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_1_lo_1_reg_8113 <= src_kernel_win_0_val_5_1_fu_510;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25) & (tmp_464_4_7_i_reg_7140 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_2_lo_1_reg_8119 <= src_kernel_win_0_val_5_2_fu_514;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25) & (tmp_464_4_6_i_reg_7135 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_3_lo_1_reg_8125 <= src_kernel_win_0_val_5_3_fu_518;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25) & (tmp_464_4_5_i_reg_7130 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_4_lo_1_reg_8131 <= src_kernel_win_0_val_5_4_fu_522;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25) & (tmp_464_4_4_i_reg_7125 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_5_lo_1_reg_8137 <= src_kernel_win_0_val_5_5_fu_526;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25) & (tmp_464_4_3_i_reg_7120 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_6_lo_1_reg_8143 <= src_kernel_win_0_val_5_6_fu_530;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25) & (tmp_464_4_2_i_reg_7115 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_7_lo_1_reg_8149 <= src_kernel_win_0_val_5_7_fu_534;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it19))) begin
        src_kernel_win_0_val_6_1_fu_550 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it19;
        src_kernel_win_0_val_6_2_fu_554 <= src_kernel_win_0_val_6_1_fu_550;
        src_kernel_win_0_val_6_3_fu_558 <= src_kernel_win_0_val_6_2_fu_554;
        src_kernel_win_0_val_6_4_fu_562 <= src_kernel_win_0_val_6_3_fu_558;
        src_kernel_win_0_val_6_5_fu_566 <= src_kernel_win_0_val_6_4_fu_562;
        src_kernel_win_0_val_6_6_fu_570 <= src_kernel_win_0_val_6_5_fu_566;
        src_kernel_win_0_val_6_7_fu_574 <= src_kernel_win_0_val_6_6_fu_570;
        src_kernel_win_0_val_6_8_fu_578 <= src_kernel_win_0_val_6_7_fu_574;
        src_kernel_win_0_val_6_9_fu_582 <= src_kernel_win_0_val_6_8_fu_578;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19) & (tmp_464_3_8_i_reg_7095 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_1_lo_1_reg_8015 <= src_kernel_win_0_val_6_1_fu_550;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19) & (tmp_464_3_7_i_reg_7090 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_2_lo_1_reg_8021 <= src_kernel_win_0_val_6_2_fu_554;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19) & (tmp_464_3_6_i_reg_7085 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_3_lo_1_reg_8027 <= src_kernel_win_0_val_6_3_fu_558;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19) & (tmp_464_3_5_i_reg_7080 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_4_lo_1_reg_8033 <= src_kernel_win_0_val_6_4_fu_562;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19) & (tmp_464_3_4_i_reg_7075 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_5_lo_1_reg_8039 <= src_kernel_win_0_val_6_5_fu_566;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19) & (tmp_464_3_3_i_reg_7070 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_6_lo_1_reg_8045 <= src_kernel_win_0_val_6_6_fu_570;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19) & (tmp_464_3_2_i_reg_7065 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_7_lo_1_reg_8051 <= src_kernel_win_0_val_6_7_fu_574;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it13))) begin
        src_kernel_win_0_val_7_1_fu_590 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it13;
        src_kernel_win_0_val_7_2_fu_594 <= src_kernel_win_0_val_7_1_fu_590;
        src_kernel_win_0_val_7_3_fu_598 <= src_kernel_win_0_val_7_2_fu_594;
        src_kernel_win_0_val_7_4_fu_602 <= src_kernel_win_0_val_7_3_fu_598;
        src_kernel_win_0_val_7_5_fu_606 <= src_kernel_win_0_val_7_4_fu_602;
        src_kernel_win_0_val_7_6_fu_610 <= src_kernel_win_0_val_7_5_fu_606;
        src_kernel_win_0_val_7_7_fu_614 <= src_kernel_win_0_val_7_6_fu_610;
        src_kernel_win_0_val_7_8_fu_618 <= src_kernel_win_0_val_7_7_fu_614;
        src_kernel_win_0_val_7_9_fu_622 <= src_kernel_win_0_val_7_8_fu_618;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13) & (tmp_464_2_8_i_reg_7045 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_1_lo_1_reg_7917 <= src_kernel_win_0_val_7_1_fu_590;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13) & (tmp_464_2_7_i_reg_7040 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_2_lo_1_reg_7923 <= src_kernel_win_0_val_7_2_fu_594;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13) & (tmp_464_2_6_i_reg_7035 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_3_lo_1_reg_7929 <= src_kernel_win_0_val_7_3_fu_598;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13) & (tmp_464_2_5_i_reg_7030 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_4_lo_1_reg_7935 <= src_kernel_win_0_val_7_4_fu_602;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13) & (tmp_464_2_4_i_reg_7025 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_5_lo_1_reg_7941 <= src_kernel_win_0_val_7_5_fu_606;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13) & (tmp_464_2_3_i_reg_7020 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_6_lo_1_reg_7947 <= src_kernel_win_0_val_7_6_fu_610;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13) & (tmp_464_2_2_i_reg_7015 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_7_lo_1_reg_7953 <= src_kernel_win_0_val_7_7_fu_614;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it7))) begin
        src_kernel_win_0_val_8_1_fu_630 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it7;
        src_kernel_win_0_val_8_2_fu_634 <= src_kernel_win_0_val_8_1_fu_630;
        src_kernel_win_0_val_8_3_fu_638 <= src_kernel_win_0_val_8_2_fu_634;
        src_kernel_win_0_val_8_4_fu_642 <= src_kernel_win_0_val_8_3_fu_638;
        src_kernel_win_0_val_8_5_fu_646 <= src_kernel_win_0_val_8_4_fu_642;
        src_kernel_win_0_val_8_6_fu_650 <= src_kernel_win_0_val_8_5_fu_646;
        src_kernel_win_0_val_8_7_fu_654 <= src_kernel_win_0_val_8_6_fu_650;
        src_kernel_win_0_val_8_8_fu_658 <= src_kernel_win_0_val_8_7_fu_654;
        src_kernel_win_0_val_8_9_fu_662 <= src_kernel_win_0_val_8_8_fu_658;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7) & (tmp_464_1_8_i_reg_6995 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_1_lo_1_reg_7819 <= src_kernel_win_0_val_8_1_fu_630;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7) & (tmp_464_1_7_i_reg_6990 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_2_lo_1_reg_7825 <= src_kernel_win_0_val_8_2_fu_634;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7) & (tmp_464_1_6_i_reg_6985 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_3_lo_1_reg_7831 <= src_kernel_win_0_val_8_3_fu_638;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7) & (tmp_464_1_5_i_reg_6980 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_4_lo_1_reg_7837 <= src_kernel_win_0_val_8_4_fu_642;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7) & (tmp_464_1_4_i_reg_6975 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_5_lo_1_reg_7843 <= src_kernel_win_0_val_8_5_fu_646;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7) & (tmp_464_1_3_i_reg_6970 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_6_lo_1_reg_7849 <= src_kernel_win_0_val_8_6_fu_650;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7) & (tmp_464_1_2_i_reg_6965 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_7_lo_1_reg_7855 <= src_kernel_win_0_val_8_7_fu_654;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it1) & (tmp_464_0_8_i_reg_6945 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_1_lo_1_reg_7748 <= src_kernel_win_0_val_9_1_fu_670;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it1) & (tmp_464_0_7_i_reg_6940 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_2_lo_1_reg_7754 <= src_kernel_win_0_val_9_2_fu_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it1) & (tmp_464_0_6_i_reg_6935 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_3_lo_1_reg_7760 <= src_kernel_win_0_val_9_3_fu_678;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it3) & (tmp_464_0_5_i_reg_6930 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_0_4_reg_7789 <= temp_0_i_i_i_i_059_i_i_i_1_0_4_fu_3651_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it7) & (tmp_464_1_1_i_reg_6960 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_1_1_reg_7866 <= temp_0_i_i_i_i_059_i_i_i_1_1_1_fu_3784_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_1_6_i_reg_6985 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it10))) begin
        temp_0_i_i_i_i_059_i_i_i_1_1_6_reg_7894 <= temp_0_i_i_i_i_059_i_i_i_1_1_6_fu_3940_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it13) & (tmp_464_2_1_i_reg_7010 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_2_1_reg_7964 <= temp_0_i_i_i_i_059_i_i_i_1_2_1_fu_4057_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_2_6_i_reg_7035 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it16))) begin
        temp_0_i_i_i_i_059_i_i_i_1_2_6_reg_7992 <= temp_0_i_i_i_i_059_i_i_i_1_2_6_fu_4213_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it19) & (tmp_464_3_1_i_reg_7060 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_3_1_reg_8062 <= temp_0_i_i_i_i_059_i_i_i_1_3_1_fu_4330_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_3_6_i_reg_7085 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it22))) begin
        temp_0_i_i_i_i_059_i_i_i_1_3_6_reg_8090 <= temp_0_i_i_i_i_059_i_i_i_1_3_6_fu_4486_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it25) & (tmp_464_4_1_i_reg_7110 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_4_1_reg_8160 <= temp_0_i_i_i_i_059_i_i_i_1_4_1_fu_4603_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_4_6_i_reg_7135 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it28))) begin
        temp_0_i_i_i_i_059_i_i_i_1_4_6_reg_8188 <= temp_0_i_i_i_i_059_i_i_i_1_4_6_fu_4759_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it31) & (tmp_464_5_1_i_reg_7160 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_5_1_reg_8258 <= temp_0_i_i_i_i_059_i_i_i_1_5_1_fu_4876_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_5_6_i_reg_7185 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it34))) begin
        temp_0_i_i_i_i_059_i_i_i_1_5_6_reg_8286 <= temp_0_i_i_i_i_059_i_i_i_1_5_6_fu_5032_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it37) & (tmp_464_6_1_i_reg_7210 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_6_1_reg_8356 <= temp_0_i_i_i_i_059_i_i_i_1_6_1_fu_5149_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_6_6_i_reg_7235 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it40))) begin
        temp_0_i_i_i_i_059_i_i_i_1_6_6_reg_8384 <= temp_0_i_i_i_i_059_i_i_i_1_6_6_fu_5305_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it43) & (tmp_464_7_1_i_reg_7260 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_7_1_reg_8454 <= temp_0_i_i_i_i_059_i_i_i_1_7_1_fu_5422_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_7_6_i_reg_7285 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it46))) begin
        temp_0_i_i_i_i_059_i_i_i_1_7_6_reg_8482 <= temp_0_i_i_i_i_059_i_i_i_1_7_6_fu_5578_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it49) & (tmp_464_8_1_i_reg_7310 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_8_1_reg_8552 <= temp_0_i_i_i_i_059_i_i_i_1_8_1_fu_5695_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_8_6_i_reg_7335 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it52))) begin
        temp_0_i_i_i_i_059_i_i_i_1_8_6_reg_8580 <= temp_0_i_i_i_i_059_i_i_i_1_8_6_fu_5851_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it55) & (tmp_464_9_1_i_reg_7360 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i_059_i_i_i_1_9_1_reg_8638 <= temp_0_i_i_i_i_059_i_i_i_1_9_1_fu_5962_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_9_6_i_reg_7385 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it58))) begin
        temp_0_i_i_i_i_059_i_i_i_1_9_6_reg_8666 <= temp_0_i_i_i_i_059_i_i_i_1_9_6_fu_6102_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it60))) begin
        tmp_41_reg_8682 <= tmp_41_fu_6161_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it1) & (tmp_464_0_2_i_reg_6915 == ap_const_lv1_0))) begin
        tmp_466_0_2_i_reg_7772 <= tmp_466_0_2_i_fu_3530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_0_7_i_reg_6940 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it4))) begin
        tmp_466_0_7_i_reg_7800 <= tmp_466_0_7_i_fu_3682_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_1_3_i_reg_6970 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it8))) begin
        tmp_466_1_3_i_reg_7877 <= tmp_466_1_3_i_fu_3884_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_1_8_i_reg_6995 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it11))) begin
        tmp_466_1_8_i_reg_7905 <= tmp_466_1_8_i_fu_3971_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_2_3_i_reg_7020 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it14))) begin
        tmp_466_2_3_i_reg_7975 <= tmp_466_2_3_i_fu_4157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_2_8_i_reg_7045 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it17))) begin
        tmp_466_2_8_i_reg_8003 <= tmp_466_2_8_i_fu_4244_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_3_3_i_reg_7070 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it20))) begin
        tmp_466_3_3_i_reg_8073 <= tmp_466_3_3_i_fu_4430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_3_8_i_reg_7095 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it23))) begin
        tmp_466_3_8_i_reg_8101 <= tmp_466_3_8_i_fu_4517_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_4_3_i_reg_7120 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it26))) begin
        tmp_466_4_3_i_reg_8171 <= tmp_466_4_3_i_fu_4703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_4_8_i_reg_7145 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it29))) begin
        tmp_466_4_8_i_reg_8199 <= tmp_466_4_8_i_fu_4790_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_5_3_i_reg_7170 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it32))) begin
        tmp_466_5_3_i_reg_8269 <= tmp_466_5_3_i_fu_4976_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_5_8_i_reg_7195 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it35))) begin
        tmp_466_5_8_i_reg_8297 <= tmp_466_5_8_i_fu_5063_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_6_3_i_reg_7220 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it38))) begin
        tmp_466_6_3_i_reg_8367 <= tmp_466_6_3_i_fu_5249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_6_8_i_reg_7245 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it41))) begin
        tmp_466_6_8_i_reg_8395 <= tmp_466_6_8_i_fu_5336_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_7_3_i_reg_7270 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it44))) begin
        tmp_466_7_3_i_reg_8465 <= tmp_466_7_3_i_fu_5522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_7_8_i_reg_7295 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it47))) begin
        tmp_466_7_8_i_reg_8493 <= tmp_466_7_8_i_fu_5609_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_8_3_i_reg_7320 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it50))) begin
        tmp_466_8_3_i_reg_8563 <= tmp_466_8_3_i_fu_5795_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_8_8_i_reg_7345 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it53))) begin
        tmp_466_8_8_i_reg_8591 <= tmp_466_8_8_i_fu_5882_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_464_9_3_i_reg_7370 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it56))) begin
        tmp_466_9_3_i_reg_8649 <= tmp_466_9_3_i_fu_6046_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it59) & (tmp_464_9_8_i_reg_7395 == ap_const_lv1_0))) begin
        tmp_466_9_8_i_reg_8677 <= tmp_466_9_8_i_fu_6133_p2;
    end
end

always @ (ap_done_reg or exitcond1_fu_2256_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_2256_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_2256_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_2256_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_979) begin
    if (ap_sig_bdd_979) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_925) begin
    if (ap_sig_bdd_925) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2861) begin
    if (ap_sig_bdd_2861) begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        heightloop_1_reload_read = ap_const_logic_1;
    end else begin
        heightloop_1_reload_read = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))))) begin
        img_3_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        img_3_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it61 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it61) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        img_4_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        img_4_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_10_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_9_i_reg_7460 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_9_i_reg_7460)))) begin
        k_buf_0_val_10_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_9_i_reg_7460 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_9_i_reg_7460)))) begin
        k_buf_0_val_10_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_11_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_8_i_reg_7456 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_8_i_reg_7456)))) begin
        k_buf_0_val_11_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_10_1_i_q0 or ap_sig_bdd_6289 or ap_sig_bdd_6291 or ap_sig_bdd_6288) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_11_1_i_d1 = k_buf_0_val_10_1_i_q0;
        end else if (ap_sig_bdd_6289) begin
            k_buf_0_val_11_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_8_i_reg_7456 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_8_i_reg_7456)))) begin
        k_buf_0_val_11_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_12_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_7_i_reg_7452 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_7_i_reg_7452)))) begin
        k_buf_0_val_12_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_11_1_i_q0 or ap_sig_bdd_6291 or ap_sig_bdd_6288 or ap_sig_bdd_6294) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_12_1_i_d1 = k_buf_0_val_11_1_i_q0;
        end else if (ap_sig_bdd_6294) begin
            k_buf_0_val_12_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_7_i_reg_7452 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_7_i_reg_7452)))) begin
        k_buf_0_val_12_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_13_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_6_i_reg_7448 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_6_i_reg_7448)))) begin
        k_buf_0_val_13_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_12_1_i_q0 or ap_sig_bdd_6291 or ap_sig_bdd_6288 or ap_sig_bdd_6296) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_13_1_i_d1 = k_buf_0_val_12_1_i_q0;
        end else if (ap_sig_bdd_6296) begin
            k_buf_0_val_13_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_6_i_reg_7448 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_6_i_reg_7448)))) begin
        k_buf_0_val_13_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_14_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_5_i_reg_7444 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_5_i_reg_7444)))) begin
        k_buf_0_val_14_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_13_1_i_q0 or ap_sig_bdd_6291 or ap_sig_bdd_6288 or ap_sig_bdd_6298) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_14_1_i_d1 = k_buf_0_val_13_1_i_q0;
        end else if (ap_sig_bdd_6298) begin
            k_buf_0_val_14_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_5_i_reg_7444 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_5_i_reg_7444)))) begin
        k_buf_0_val_14_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_15_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_15_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_14_1_i_q0 or ap_sig_bdd_6291 or ap_sig_bdd_6288 or ap_sig_bdd_6300) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_15_1_i_d1 = k_buf_0_val_14_1_i_q0;
        end else if (ap_sig_bdd_6300) begin
            k_buf_0_val_15_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_15_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_16_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_16_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_15_1_i_q0 or ap_sig_bdd_6291 or ap_sig_bdd_6288 or ap_sig_bdd_6300) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_16_1_i_d1 = k_buf_0_val_15_1_i_q0;
        end else if (ap_sig_bdd_6300) begin
            k_buf_0_val_16_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_16_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_17_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_17_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_16_1_i_q0 or ap_sig_bdd_6291 or ap_sig_bdd_6288 or ap_sig_bdd_6300) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_17_1_i_d1 = k_buf_0_val_16_1_i_q0;
        end else if (ap_sig_bdd_6300) begin
            k_buf_0_val_17_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_17_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_18_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_18_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_17_1_i_q0 or ap_sig_bdd_6291 or ap_sig_bdd_6288 or ap_sig_bdd_6300) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_18_1_i_d1 = k_buf_0_val_17_1_i_q0;
        end else if (ap_sig_bdd_6300) begin
            k_buf_0_val_18_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_18_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_18_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_18_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_19_1_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_1_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_19_1_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_1_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_3_data_stream_0_V_dout or k_buf_0_val_18_1_i_q0 or ap_sig_bdd_6291 or ap_sig_bdd_6288 or ap_sig_bdd_6300) begin
    if (ap_sig_bdd_6288) begin
        if (ap_sig_bdd_6291) begin
            k_buf_0_val_19_1_i_d1 = k_buf_0_val_18_1_i_q0;
        end else if (ap_sig_bdd_6300) begin
            k_buf_0_val_19_1_i_d1 = img_3_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_19_1_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_19_1_i_d1 = 'bx;
    end
end

always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or tmp_412_i_reg_7440 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440)))) begin
        k_buf_0_val_19_1_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_1_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_neg392_i_i_i2_cast27806_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27806_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_neg392_i_i_i2_cast27807_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27807_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        tmp_41_cast_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        tmp_41_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_0_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_1_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_2_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_3_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_4_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_5_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_6_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_7_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_8_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        wdw_val_9_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_695) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_695)) begin
        widthloop_1_reload_read = ap_const_logic_1;
    end else begin
        widthloop_1_reload_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_695 or exitcond1_fu_2256_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1003 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it61 or ap_sig_bdd_1131 or ap_reg_ppiten_pp0_it62) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_695) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond1_fu_2256_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1003 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st66_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st66_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_fu_2661_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_109_cast27800_i_fu_2640_p1));


always @ (img_3_data_stream_0_V_empty_n or tmp_107_i_reg_7426 or tmp_363_i_reg_7435 or ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) begin
    ap_sig_bdd_1003 = (((img_3_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_lv1_0 == tmp_363_i_reg_7435)) | ((img_3_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & ~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0)));
end


always @ (img_4_data_stream_0_V_full_n or ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it61) begin
    ap_sig_bdd_1131 = ((img_4_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i4_i_reg_7566_pp0_it61));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2861 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_reg_ppstg_exitcond_reg_7528_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_6288 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_7528_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_i_reg_7542_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (tmp_363_i_reg_7435 or tmp_412_8_i_reg_7456) begin
    ap_sig_bdd_6289 = ((ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(ap_const_lv1_0 == tmp_412_8_i_reg_7456));
end


always @ (tmp_107_i_reg_7426 or tmp_363_i_reg_7435) begin
    ap_sig_bdd_6291 = (~(ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(tmp_107_i_reg_7426 == ap_const_lv1_0));
end


always @ (tmp_363_i_reg_7435 or tmp_412_7_i_reg_7452) begin
    ap_sig_bdd_6294 = ((ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(ap_const_lv1_0 == tmp_412_7_i_reg_7452));
end


always @ (tmp_363_i_reg_7435 or tmp_412_6_i_reg_7448) begin
    ap_sig_bdd_6296 = ((ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(ap_const_lv1_0 == tmp_412_6_i_reg_7448));
end


always @ (tmp_363_i_reg_7435 or tmp_412_5_i_reg_7444) begin
    ap_sig_bdd_6298 = ((ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(ap_const_lv1_0 == tmp_412_5_i_reg_7444));
end


always @ (tmp_363_i_reg_7435 or tmp_412_i_reg_7440) begin
    ap_sig_bdd_6300 = ((ap_const_lv1_0 == tmp_363_i_reg_7435) & ~(ap_const_lv1_0 == tmp_412_i_reg_7440));
end


always @ (ap_start or ap_done_reg or heightloop_1_reload_empty_n or widthloop_1_reload_empty_n or p_neg392_i_i_i2_cast_reload_empty_n or p_neg392_i_i_i2_cast27806_reload_empty_n or p_neg392_i_i_i2_reload_empty_n or tmp_41_cast_reload_empty_n or tmp_41_reload_empty_n or p_neg392_i_i_i2_cast27807_reload_empty_n or wdw_val_0_0_reload_empty_n or wdw_val_0_1_reload_empty_n or wdw_val_0_2_reload_empty_n or wdw_val_0_3_reload_empty_n or wdw_val_0_4_reload_empty_n or wdw_val_0_5_reload_empty_n or wdw_val_0_6_reload_empty_n or wdw_val_0_7_reload_empty_n or wdw_val_0_8_reload_empty_n or wdw_val_0_9_reload_empty_n or wdw_val_1_0_reload_empty_n or wdw_val_1_1_reload_empty_n or wdw_val_1_2_reload_empty_n or wdw_val_1_3_reload_empty_n or wdw_val_1_4_reload_empty_n or wdw_val_1_5_reload_empty_n or wdw_val_1_6_reload_empty_n or wdw_val_1_7_reload_empty_n or wdw_val_1_8_reload_empty_n or wdw_val_1_9_reload_empty_n or wdw_val_2_0_reload_empty_n or wdw_val_2_1_reload_empty_n or wdw_val_2_2_reload_empty_n or wdw_val_2_3_reload_empty_n or wdw_val_2_4_reload_empty_n or wdw_val_2_5_reload_empty_n or wdw_val_2_6_reload_empty_n or wdw_val_2_7_reload_empty_n or wdw_val_2_8_reload_empty_n or wdw_val_2_9_reload_empty_n or wdw_val_3_0_reload_empty_n or wdw_val_3_1_reload_empty_n or wdw_val_3_2_reload_empty_n or wdw_val_3_3_reload_empty_n or wdw_val_3_4_reload_empty_n or wdw_val_3_5_reload_empty_n or wdw_val_3_6_reload_empty_n or wdw_val_3_7_reload_empty_n or wdw_val_3_8_reload_empty_n or wdw_val_3_9_reload_empty_n or wdw_val_4_0_reload_empty_n or wdw_val_4_1_reload_empty_n or wdw_val_4_2_reload_empty_n or wdw_val_4_3_reload_empty_n or wdw_val_4_4_reload_empty_n or wdw_val_4_5_reload_empty_n or wdw_val_4_6_reload_empty_n or wdw_val_4_7_reload_empty_n or wdw_val_4_8_reload_empty_n or wdw_val_4_9_reload_empty_n or wdw_val_5_0_reload_empty_n or wdw_val_5_1_reload_empty_n or wdw_val_5_2_reload_empty_n or wdw_val_5_3_reload_empty_n or wdw_val_5_4_reload_empty_n or wdw_val_5_5_reload_empty_n or wdw_val_5_6_reload_empty_n or wdw_val_5_7_reload_empty_n or wdw_val_5_8_reload_empty_n or wdw_val_5_9_reload_empty_n or wdw_val_6_0_reload_empty_n or wdw_val_6_1_reload_empty_n or wdw_val_6_2_reload_empty_n or wdw_val_6_3_reload_empty_n or wdw_val_6_4_reload_empty_n or wdw_val_6_5_reload_empty_n or wdw_val_6_6_reload_empty_n or wdw_val_6_7_reload_empty_n or wdw_val_6_8_reload_empty_n or wdw_val_6_9_reload_empty_n or wdw_val_7_0_reload_empty_n or wdw_val_7_1_reload_empty_n or wdw_val_7_2_reload_empty_n or wdw_val_7_3_reload_empty_n or wdw_val_7_4_reload_empty_n or wdw_val_7_5_reload_empty_n or wdw_val_7_6_reload_empty_n or wdw_val_7_7_reload_empty_n or wdw_val_7_8_reload_empty_n or wdw_val_7_9_reload_empty_n or wdw_val_8_0_reload_empty_n or wdw_val_8_1_reload_empty_n or wdw_val_8_2_reload_empty_n or wdw_val_8_3_reload_empty_n or wdw_val_8_4_reload_empty_n or wdw_val_8_5_reload_empty_n or wdw_val_8_6_reload_empty_n or wdw_val_8_7_reload_empty_n or wdw_val_8_8_reload_empty_n or wdw_val_8_9_reload_empty_n or wdw_val_9_0_reload_empty_n or wdw_val_9_1_reload_empty_n or wdw_val_9_2_reload_empty_n or wdw_val_9_3_reload_empty_n or wdw_val_9_4_reload_empty_n or wdw_val_9_5_reload_empty_n or wdw_val_9_6_reload_empty_n or wdw_val_9_7_reload_empty_n or wdw_val_9_9_reload_empty_n or wdw_val_9_8_reload_empty_n) begin
    ap_sig_bdd_695 = ((p_neg392_i_i_i2_cast27807_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27806_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_empty_n == ap_const_logic_0) | (tmp_41_cast_reload_empty_n == ap_const_logic_0) | (tmp_41_reload_empty_n == ap_const_logic_0) | (widthloop_1_reload_empty_n == ap_const_logic_0) | (heightloop_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_3_reload_empty_n == ap_const_logic_0) | (wdw_val_0_2_reload_empty_n == ap_const_logic_0) | (wdw_val_0_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_0_reload_empty_n == ap_const_logic_0) | (wdw_val_0_4_reload_empty_n == ap_const_logic_0) | (wdw_val_0_5_reload_empty_n == ap_const_logic_0) | (wdw_val_0_6_reload_empty_n == ap_const_logic_0) | (wdw_val_0_7_reload_empty_n == ap_const_logic_0) | (wdw_val_0_8_reload_empty_n == ap_const_logic_0) | (wdw_val_0_9_reload_empty_n == ap_const_logic_0) | (wdw_val_1_0_reload_empty_n == ap_const_logic_0) | (wdw_val_1_1_reload_empty_n == ap_const_logic_0) | (wdw_val_1_2_reload_empty_n == ap_const_logic_0) | (wdw_val_1_3_reload_empty_n == ap_const_logic_0) | (wdw_val_1_4_reload_empty_n == ap_const_logic_0) | (wdw_val_1_5_reload_empty_n == ap_const_logic_0) | (wdw_val_1_6_reload_empty_n == ap_const_logic_0) | (wdw_val_1_7_reload_empty_n == ap_const_logic_0) | (wdw_val_1_8_reload_empty_n == ap_const_logic_0) | (wdw_val_1_9_reload_empty_n == ap_const_logic_0) | (wdw_val_2_0_reload_empty_n == ap_const_logic_0) | (wdw_val_2_1_reload_empty_n == ap_const_logic_0) | (wdw_val_2_2_reload_empty_n == ap_const_logic_0) | (wdw_val_2_3_reload_empty_n == ap_const_logic_0) | (wdw_val_2_4_reload_empty_n == ap_const_logic_0) | (wdw_val_2_5_reload_empty_n == ap_const_logic_0) | (wdw_val_2_6_reload_empty_n == ap_const_logic_0) | (wdw_val_2_7_reload_empty_n == ap_const_logic_0) | (wdw_val_2_8_reload_empty_n == ap_const_logic_0) | (wdw_val_2_9_reload_empty_n == ap_const_logic_0) | (wdw_val_3_0_reload_empty_n == ap_const_logic_0) | (wdw_val_3_1_reload_empty_n == ap_const_logic_0) | (wdw_val_3_2_reload_empty_n == ap_const_logic_0) | (wdw_val_3_3_reload_empty_n == ap_const_logic_0) | (wdw_val_3_4_reload_empty_n == ap_const_logic_0) | (wdw_val_3_5_reload_empty_n == ap_const_logic_0) | (wdw_val_3_6_reload_empty_n == ap_const_logic_0) | (wdw_val_3_7_reload_empty_n == ap_const_logic_0) | (wdw_val_3_8_reload_empty_n == ap_const_logic_0) | (wdw_val_3_9_reload_empty_n == ap_const_logic_0) | (wdw_val_4_0_reload_empty_n == ap_const_logic_0) | (wdw_val_4_1_reload_empty_n == ap_const_logic_0) | (wdw_val_4_2_reload_empty_n == ap_const_logic_0) | (wdw_val_4_3_reload_empty_n == ap_const_logic_0) | (wdw_val_4_4_reload_empty_n == ap_const_logic_0) | (wdw_val_4_5_reload_empty_n == ap_const_logic_0) | (wdw_val_4_6_reload_empty_n == ap_const_logic_0) | (wdw_val_4_7_reload_empty_n == ap_const_logic_0) | (wdw_val_4_8_reload_empty_n == ap_const_logic_0) | (wdw_val_4_9_reload_empty_n == ap_const_logic_0) | (wdw_val_5_0_reload_empty_n == ap_const_logic_0) | (wdw_val_5_1_reload_empty_n == ap_const_logic_0) | (wdw_val_5_2_reload_empty_n == ap_const_logic_0) | (wdw_val_5_3_reload_empty_n == ap_const_logic_0) | (wdw_val_5_4_reload_empty_n == ap_const_logic_0) | (wdw_val_5_5_reload_empty_n == ap_const_logic_0) | (wdw_val_5_6_reload_empty_n == ap_const_logic_0) | (wdw_val_5_7_reload_empty_n == ap_const_logic_0) | (wdw_val_5_8_reload_empty_n == ap_const_logic_0) | (wdw_val_5_9_reload_empty_n == ap_const_logic_0) | (wdw_val_6_0_reload_empty_n == ap_const_logic_0) | (wdw_val_6_1_reload_empty_n == ap_const_logic_0) | (wdw_val_6_2_reload_empty_n == ap_const_logic_0) | (wdw_val_6_3_reload_empty_n == ap_const_logic_0) | (wdw_val_6_4_reload_empty_n == ap_const_logic_0) | (wdw_val_6_5_reload_empty_n == ap_const_logic_0) | (wdw_val_6_6_reload_empty_n == ap_const_logic_0) | (wdw_val_6_7_reload_empty_n == ap_const_logic_0) | (wdw_val_6_8_reload_empty_n == ap_const_logic_0) | (wdw_val_6_9_reload_empty_n == ap_const_logic_0) | (wdw_val_7_0_reload_empty_n == ap_const_logic_0) | (wdw_val_7_1_reload_empty_n == ap_const_logic_0) | (wdw_val_7_2_reload_empty_n == ap_const_logic_0) | (wdw_val_7_3_reload_empty_n == ap_const_logic_0) | (wdw_val_7_4_reload_empty_n == ap_const_logic_0) | (wdw_val_7_5_reload_empty_n == ap_const_logic_0) | (wdw_val_7_6_reload_empty_n == ap_const_logic_0) | (wdw_val_7_7_reload_empty_n == ap_const_logic_0) | (wdw_val_7_8_reload_empty_n == ap_const_logic_0) | (wdw_val_7_9_reload_empty_n == ap_const_logic_0) | (wdw_val_8_0_reload_empty_n == ap_const_logic_0) | (wdw_val_8_1_reload_empty_n == ap_const_logic_0) | (wdw_val_8_2_reload_empty_n == ap_const_logic_0) | (wdw_val_8_3_reload_empty_n == ap_const_logic_0) | (wdw_val_8_4_reload_empty_n == ap_const_logic_0) | (wdw_val_8_5_reload_empty_n == ap_const_logic_0) | (wdw_val_8_6_reload_empty_n == ap_const_logic_0) | (wdw_val_8_7_reload_empty_n == ap_const_logic_0) | (wdw_val_8_8_reload_empty_n == ap_const_logic_0) | (wdw_val_8_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_0_reload_empty_n == ap_const_logic_0) | (wdw_val_9_1_reload_empty_n == ap_const_logic_0) | (wdw_val_9_2_reload_empty_n == ap_const_logic_0) | (wdw_val_9_3_reload_empty_n == ap_const_logic_0) | (wdw_val_9_4_reload_empty_n == ap_const_logic_0) | (wdw_val_9_5_reload_empty_n == ap_const_logic_0) | (wdw_val_9_6_reload_empty_n == ap_const_logic_0) | (wdw_val_9_7_reload_empty_n == ap_const_logic_0) | (wdw_val_9_8_reload_empty_n == ap_const_logic_0) | (wdw_val_9_9_reload_empty_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_925 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_979 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign brmerge8_i_fu_2704_p2 = (tmp_117_i_fu_2685_p2 | tmp_330_not_i_reg_7430);

assign col_assign_7_t_i_fu_2744_p2 = (tmp_reg_7405 - tmp_51_fu_2740_p1);

assign col_buf_0_val_0_0_fu_2825_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_10_1_i_q0 : tmp_14_fu_2800_p12);

assign col_buf_0_val_1_0_fu_2857_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_11_1_i_q0 : tmp_15_fu_2832_p12);

assign col_buf_0_val_2_0_fu_2889_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_12_1_i_q0 : tmp_16_fu_2864_p12);

assign col_buf_0_val_3_0_fu_2921_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_13_1_i_q0 : tmp_17_fu_2896_p12);

assign col_buf_0_val_4_0_fu_2953_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_14_1_i_q0 : tmp_18_fu_2928_p12);

assign col_buf_0_val_5_0_fu_2985_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_15_1_i_q0 : tmp_19_fu_2960_p12);

assign col_buf_0_val_6_0_fu_3017_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_16_1_i_q0 : tmp_20_fu_2992_p12);

assign col_buf_0_val_7_0_fu_3049_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_17_1_i_q0 : tmp_21_fu_3024_p12);

assign col_buf_0_val_8_0_fu_3081_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_18_1_i_q0 : tmp_22_fu_3056_p12);

assign col_buf_0_val_9_0_fu_3113_p3 = ((ap_reg_ppstg_brmerge8_i_reg_7552_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_19_1_i_q0 : tmp_23_fu_3088_p12);

assign exitcond1_fu_2256_p2 = (p_014_0_i_i_i_i_reg_1598 == heightloop_1_reload_read_reg_6878? 1'b1: 1'b0);

assign exitcond_fu_2644_p2 = (p_027_0_i_i_i_i_reg_1609 == widthloop_1_reload_read_reg_6873? 1'b1: 1'b0);

assign i_V_fu_2261_p2 = (p_014_0_i_i_i_i_reg_1598 + ap_const_lv11_1);

assign img_4_data_stream_0_V_din = tmp_41_reg_8682;

assign j_V_fu_2649_p2 = (p_027_0_i_i_i_i_reg_1609 + ap_const_lv11_1);

assign k_buf_0_val_10_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_10_1_i_address1 = k_buf_0_val_10_1_i_addr_reg_7570;

assign k_buf_0_val_10_1_i_d1 = img_3_data_stream_0_V_dout;

assign k_buf_0_val_11_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_11_1_i_address1 = k_buf_0_val_11_1_i_addr_reg_7590;

assign k_buf_0_val_12_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_12_1_i_address1 = k_buf_0_val_12_1_i_addr_reg_7596;

assign k_buf_0_val_13_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_13_1_i_address1 = k_buf_0_val_13_1_i_addr_reg_7602;

assign k_buf_0_val_14_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_14_1_i_address1 = k_buf_0_val_14_1_i_addr_reg_7608;

assign k_buf_0_val_15_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_15_1_i_address1 = k_buf_0_val_15_1_i_addr_reg_7614;

assign k_buf_0_val_16_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_16_1_i_address1 = k_buf_0_val_16_1_i_addr_reg_7620;

assign k_buf_0_val_17_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_17_1_i_address1 = k_buf_0_val_17_1_i_addr_reg_7626;

assign k_buf_0_val_18_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_18_1_i_address1 = k_buf_0_val_18_1_i_addr_reg_7632;

assign k_buf_0_val_19_1_i_address0 = tmp_122_i_fu_2726_p1;

assign k_buf_0_val_19_1_i_address1 = k_buf_0_val_19_1_i_addr_reg_7638;

assign or_cond_i411_i_i_i_9_i_fu_2602_p2 = (tmp_448_9_i_fu_2597_p2 & rev_fu_2591_p2);

assign or_cond_i_i_i4_i_fu_2709_p2 = (tmp_363_i_reg_7435 & tmp_114_i_fu_2655_p2);

assign or_cond_i_i_i_i_i_fu_2690_p2 = (tmp_117_i_fu_2685_p2 & rev8_fu_2679_p2);

assign p_059_i_i_i_3_0_1_i_fu_3523_p3 = ((tmp_464_0_1_i_reg_6910[0:0] === 1'b1) ? p_temp_3_0_i_fu_3502_p3 : temp_0_i_i_i_i_059_i_i_i_1_0_s_fu_3515_p3);

assign p_059_i_i_i_3_0_2_i_fu_3605_p3 = ((tmp_464_0_2_i_reg_6915[0:0] === 1'b1) ? p_059_i_i_i_3_0_1_i_reg_7766 : temp_0_i_i_i_i_059_i_i_i_1_0_1_fu_3600_p3);

assign p_059_i_i_i_3_0_3_i_fu_3623_p3 = ((tmp_464_0_3_i_reg_6920[0:0] === 1'b1) ? p_059_i_i_i_3_0_2_i_fu_3605_p3 : temp_0_i_i_i_i_059_i_i_i_1_0_2_fu_3616_p3);

assign p_059_i_i_i_3_0_4_i_fu_3640_p3 = ((tmp_464_0_4_i_reg_6925[0:0] === 1'b1) ? p_059_i_i_i_3_0_3_i_reg_7777 : temp_0_i_i_i_i_059_i_i_i_1_0_3_fu_3634_p3);

assign p_059_i_i_i_3_0_5_i_fu_3658_p3 = ((tmp_464_0_5_i_reg_6930[0:0] === 1'b1) ? p_059_i_i_i_3_0_4_i_reg_7784 : temp_0_i_i_i_i_059_i_i_i_1_0_4_reg_7789);

assign p_059_i_i_i_3_0_6_i_fu_3675_p3 = ((tmp_464_0_6_i_reg_6935[0:0] === 1'b1) ? p_059_i_i_i_3_0_5_i_fu_3658_p3 : temp_0_i_i_i_i_059_i_i_i_1_0_5_fu_3668_p3);

assign p_059_i_i_i_3_0_7_i_fu_3692_p3 = ((tmp_464_0_7_i_reg_6940[0:0] === 1'b1) ? p_059_i_i_i_3_0_6_i_reg_7794 : temp_0_i_i_i_i_059_i_i_i_1_0_6_fu_3687_p3);

assign p_059_i_i_i_3_0_8_i_fu_3710_p3 = ((tmp_464_0_8_i_reg_6945[0:0] === 1'b1) ? p_059_i_i_i_3_0_7_i_fu_3692_p3 : temp_0_i_i_i_i_059_i_i_i_1_0_7_fu_3703_p3);

assign p_059_i_i_i_3_0_9_i_fu_3727_p3 = ((tmp_464_0_9_i_reg_6950[0:0] === 1'b1) ? p_059_i_i_i_3_0_8_i_reg_7805 : temp_0_i_i_i_i_059_i_i_i_1_0_8_fu_3721_p3);

assign p_059_i_i_i_3_1_1_i_fu_3860_p3 = ((tmp_464_1_1_i_reg_6960[0:0] === 1'b1) ? p_059_i_i_i_3_1_i_reg_7861 : temp_0_i_i_i_i_059_i_i_i_1_1_1_reg_7866);

assign p_059_i_i_i_3_1_2_i_fu_3877_p3 = ((tmp_464_1_2_i_reg_6965[0:0] === 1'b1) ? p_059_i_i_i_3_1_1_i_fu_3860_p3 : temp_0_i_i_i_i_059_i_i_i_1_1_2_fu_3870_p3);

assign p_059_i_i_i_3_1_3_i_fu_3894_p3 = ((tmp_464_1_3_i_reg_6970[0:0] === 1'b1) ? p_059_i_i_i_3_1_2_i_reg_7871 : temp_0_i_i_i_i_059_i_i_i_1_1_3_fu_3889_p3);

assign p_059_i_i_i_3_1_4_i_fu_3912_p3 = ((tmp_464_1_4_i_reg_6975[0:0] === 1'b1) ? p_059_i_i_i_3_1_3_i_fu_3894_p3 : temp_0_i_i_i_i_059_i_i_i_1_1_4_fu_3905_p3);

assign p_059_i_i_i_3_1_5_i_fu_3929_p3 = ((tmp_464_1_5_i_reg_6980[0:0] === 1'b1) ? p_059_i_i_i_3_1_4_i_reg_7882 : temp_0_i_i_i_i_059_i_i_i_1_1_5_fu_3923_p3);

assign p_059_i_i_i_3_1_6_i_fu_3947_p3 = ((tmp_464_1_6_i_reg_6985[0:0] === 1'b1) ? p_059_i_i_i_3_1_5_i_reg_7889 : temp_0_i_i_i_i_059_i_i_i_1_1_6_reg_7894);

assign p_059_i_i_i_3_1_7_i_fu_3964_p3 = ((tmp_464_1_7_i_reg_6990[0:0] === 1'b1) ? p_059_i_i_i_3_1_6_i_fu_3947_p3 : temp_0_i_i_i_i_059_i_i_i_1_1_7_fu_3957_p3);

assign p_059_i_i_i_3_1_8_i_fu_3981_p3 = ((tmp_464_1_8_i_reg_6995[0:0] === 1'b1) ? p_059_i_i_i_3_1_7_i_reg_7899 : temp_0_i_i_i_i_059_i_i_i_1_1_8_fu_3976_p3);

assign p_059_i_i_i_3_1_9_i_fu_3999_p3 = ((tmp_464_1_9_i_reg_7000[0:0] === 1'b1) ? p_059_i_i_i_3_1_8_i_fu_3981_p3 : temp_0_i_i_i_i_059_i_i_i_1_1_9_fu_3992_p3);

assign p_059_i_i_i_3_1_i_fu_3772_p3 = ((tmp_464_1_i_reg_6955[0:0] === 1'b1) ? p_059_i_i_i_3_0_9_i_reg_7812 : temp_0_i_i_i_i_059_i_i_i_1_1_s_fu_3765_p3);

assign p_059_i_i_i_3_2_1_i_fu_4133_p3 = ((tmp_464_2_1_i_reg_7010[0:0] === 1'b1) ? p_059_i_i_i_3_2_i_reg_7959 : temp_0_i_i_i_i_059_i_i_i_1_2_1_reg_7964);

assign p_059_i_i_i_3_2_2_i_fu_4150_p3 = ((tmp_464_2_2_i_reg_7015[0:0] === 1'b1) ? p_059_i_i_i_3_2_1_i_fu_4133_p3 : temp_0_i_i_i_i_059_i_i_i_1_2_2_fu_4143_p3);

assign p_059_i_i_i_3_2_3_i_fu_4167_p3 = ((tmp_464_2_3_i_reg_7020[0:0] === 1'b1) ? p_059_i_i_i_3_2_2_i_reg_7969 : temp_0_i_i_i_i_059_i_i_i_1_2_3_fu_4162_p3);

assign p_059_i_i_i_3_2_4_i_fu_4185_p3 = ((tmp_464_2_4_i_reg_7025[0:0] === 1'b1) ? p_059_i_i_i_3_2_3_i_fu_4167_p3 : temp_0_i_i_i_i_059_i_i_i_1_2_4_fu_4178_p3);

assign p_059_i_i_i_3_2_5_i_fu_4202_p3 = ((tmp_464_2_5_i_reg_7030[0:0] === 1'b1) ? p_059_i_i_i_3_2_4_i_reg_7980 : temp_0_i_i_i_i_059_i_i_i_1_2_5_fu_4196_p3);

assign p_059_i_i_i_3_2_6_i_fu_4220_p3 = ((tmp_464_2_6_i_reg_7035[0:0] === 1'b1) ? p_059_i_i_i_3_2_5_i_reg_7987 : temp_0_i_i_i_i_059_i_i_i_1_2_6_reg_7992);

assign p_059_i_i_i_3_2_7_i_fu_4237_p3 = ((tmp_464_2_7_i_reg_7040[0:0] === 1'b1) ? p_059_i_i_i_3_2_6_i_fu_4220_p3 : temp_0_i_i_i_i_059_i_i_i_1_2_7_fu_4230_p3);

assign p_059_i_i_i_3_2_8_i_fu_4254_p3 = ((tmp_464_2_8_i_reg_7045[0:0] === 1'b1) ? p_059_i_i_i_3_2_7_i_reg_7997 : temp_0_i_i_i_i_059_i_i_i_1_2_8_fu_4249_p3);

assign p_059_i_i_i_3_2_9_i_fu_4272_p3 = ((tmp_464_2_9_i_reg_7050[0:0] === 1'b1) ? p_059_i_i_i_3_2_8_i_fu_4254_p3 : temp_0_i_i_i_i_059_i_i_i_1_2_9_fu_4265_p3);

assign p_059_i_i_i_3_2_i_fu_4045_p3 = ((tmp_464_2_i_reg_7005[0:0] === 1'b1) ? p_059_i_i_i_3_1_9_i_reg_7910 : temp_0_i_i_i_i_059_i_i_i_1_2_s_fu_4038_p3);

assign p_059_i_i_i_3_3_1_i_fu_4406_p3 = ((tmp_464_3_1_i_reg_7060[0:0] === 1'b1) ? p_059_i_i_i_3_3_i_reg_8057 : temp_0_i_i_i_i_059_i_i_i_1_3_1_reg_8062);

assign p_059_i_i_i_3_3_2_i_fu_4423_p3 = ((tmp_464_3_2_i_reg_7065[0:0] === 1'b1) ? p_059_i_i_i_3_3_1_i_fu_4406_p3 : temp_0_i_i_i_i_059_i_i_i_1_3_2_fu_4416_p3);

assign p_059_i_i_i_3_3_3_i_fu_4440_p3 = ((tmp_464_3_3_i_reg_7070[0:0] === 1'b1) ? p_059_i_i_i_3_3_2_i_reg_8067 : temp_0_i_i_i_i_059_i_i_i_1_3_3_fu_4435_p3);

assign p_059_i_i_i_3_3_4_i_fu_4458_p3 = ((tmp_464_3_4_i_reg_7075[0:0] === 1'b1) ? p_059_i_i_i_3_3_3_i_fu_4440_p3 : temp_0_i_i_i_i_059_i_i_i_1_3_4_fu_4451_p3);

assign p_059_i_i_i_3_3_5_i_fu_4475_p3 = ((tmp_464_3_5_i_reg_7080[0:0] === 1'b1) ? p_059_i_i_i_3_3_4_i_reg_8078 : temp_0_i_i_i_i_059_i_i_i_1_3_5_fu_4469_p3);

assign p_059_i_i_i_3_3_6_i_fu_4493_p3 = ((tmp_464_3_6_i_reg_7085[0:0] === 1'b1) ? p_059_i_i_i_3_3_5_i_reg_8085 : temp_0_i_i_i_i_059_i_i_i_1_3_6_reg_8090);

assign p_059_i_i_i_3_3_7_i_fu_4510_p3 = ((tmp_464_3_7_i_reg_7090[0:0] === 1'b1) ? p_059_i_i_i_3_3_6_i_fu_4493_p3 : temp_0_i_i_i_i_059_i_i_i_1_3_7_fu_4503_p3);

assign p_059_i_i_i_3_3_8_i_fu_4527_p3 = ((tmp_464_3_8_i_reg_7095[0:0] === 1'b1) ? p_059_i_i_i_3_3_7_i_reg_8095 : temp_0_i_i_i_i_059_i_i_i_1_3_8_fu_4522_p3);

assign p_059_i_i_i_3_3_9_i_fu_4545_p3 = ((tmp_464_3_9_i_reg_7100[0:0] === 1'b1) ? p_059_i_i_i_3_3_8_i_fu_4527_p3 : temp_0_i_i_i_i_059_i_i_i_1_3_9_fu_4538_p3);

assign p_059_i_i_i_3_3_i_fu_4318_p3 = ((tmp_464_3_i_reg_7055[0:0] === 1'b1) ? p_059_i_i_i_3_2_9_i_reg_8008 : temp_0_i_i_i_i_059_i_i_i_1_3_s_fu_4311_p3);

assign p_059_i_i_i_3_4_1_i_fu_4679_p3 = ((tmp_464_4_1_i_reg_7110[0:0] === 1'b1) ? p_059_i_i_i_3_4_i_reg_8155 : temp_0_i_i_i_i_059_i_i_i_1_4_1_reg_8160);

assign p_059_i_i_i_3_4_2_i_fu_4696_p3 = ((tmp_464_4_2_i_reg_7115[0:0] === 1'b1) ? p_059_i_i_i_3_4_1_i_fu_4679_p3 : temp_0_i_i_i_i_059_i_i_i_1_4_2_fu_4689_p3);

assign p_059_i_i_i_3_4_3_i_fu_4713_p3 = ((tmp_464_4_3_i_reg_7120[0:0] === 1'b1) ? p_059_i_i_i_3_4_2_i_reg_8165 : temp_0_i_i_i_i_059_i_i_i_1_4_3_fu_4708_p3);

assign p_059_i_i_i_3_4_4_i_fu_4731_p3 = ((tmp_464_4_4_i_reg_7125[0:0] === 1'b1) ? p_059_i_i_i_3_4_3_i_fu_4713_p3 : temp_0_i_i_i_i_059_i_i_i_1_4_4_fu_4724_p3);

assign p_059_i_i_i_3_4_5_i_fu_4748_p3 = ((tmp_464_4_5_i_reg_7130[0:0] === 1'b1) ? p_059_i_i_i_3_4_4_i_reg_8176 : temp_0_i_i_i_i_059_i_i_i_1_4_5_fu_4742_p3);

assign p_059_i_i_i_3_4_6_i_fu_4766_p3 = ((tmp_464_4_6_i_reg_7135[0:0] === 1'b1) ? p_059_i_i_i_3_4_5_i_reg_8183 : temp_0_i_i_i_i_059_i_i_i_1_4_6_reg_8188);

assign p_059_i_i_i_3_4_7_i_fu_4783_p3 = ((tmp_464_4_7_i_reg_7140[0:0] === 1'b1) ? p_059_i_i_i_3_4_6_i_fu_4766_p3 : temp_0_i_i_i_i_059_i_i_i_1_4_7_fu_4776_p3);

assign p_059_i_i_i_3_4_8_i_fu_4800_p3 = ((tmp_464_4_8_i_reg_7145[0:0] === 1'b1) ? p_059_i_i_i_3_4_7_i_reg_8193 : temp_0_i_i_i_i_059_i_i_i_1_4_8_fu_4795_p3);

assign p_059_i_i_i_3_4_9_i_fu_4818_p3 = ((tmp_464_4_9_i_reg_7150[0:0] === 1'b1) ? p_059_i_i_i_3_4_8_i_fu_4800_p3 : temp_0_i_i_i_i_059_i_i_i_1_4_9_fu_4811_p3);

assign p_059_i_i_i_3_4_i_fu_4591_p3 = ((tmp_464_4_i_reg_7105[0:0] === 1'b1) ? p_059_i_i_i_3_3_9_i_reg_8106 : temp_0_i_i_i_i_059_i_i_i_1_4_s_fu_4584_p3);

assign p_059_i_i_i_3_5_1_i_fu_4952_p3 = ((tmp_464_5_1_i_reg_7160[0:0] === 1'b1) ? p_059_i_i_i_3_5_i_reg_8253 : temp_0_i_i_i_i_059_i_i_i_1_5_1_reg_8258);

assign p_059_i_i_i_3_5_2_i_fu_4969_p3 = ((tmp_464_5_2_i_reg_7165[0:0] === 1'b1) ? p_059_i_i_i_3_5_1_i_fu_4952_p3 : temp_0_i_i_i_i_059_i_i_i_1_5_2_fu_4962_p3);

assign p_059_i_i_i_3_5_3_i_fu_4986_p3 = ((tmp_464_5_3_i_reg_7170[0:0] === 1'b1) ? p_059_i_i_i_3_5_2_i_reg_8263 : temp_0_i_i_i_i_059_i_i_i_1_5_3_fu_4981_p3);

assign p_059_i_i_i_3_5_4_i_fu_5004_p3 = ((tmp_464_5_4_i_reg_7175[0:0] === 1'b1) ? p_059_i_i_i_3_5_3_i_fu_4986_p3 : temp_0_i_i_i_i_059_i_i_i_1_5_4_fu_4997_p3);

assign p_059_i_i_i_3_5_5_i_fu_5021_p3 = ((tmp_464_5_5_i_reg_7180[0:0] === 1'b1) ? p_059_i_i_i_3_5_4_i_reg_8274 : temp_0_i_i_i_i_059_i_i_i_1_5_5_fu_5015_p3);

assign p_059_i_i_i_3_5_6_i_fu_5039_p3 = ((tmp_464_5_6_i_reg_7185[0:0] === 1'b1) ? p_059_i_i_i_3_5_5_i_reg_8281 : temp_0_i_i_i_i_059_i_i_i_1_5_6_reg_8286);

assign p_059_i_i_i_3_5_7_i_fu_5056_p3 = ((tmp_464_5_7_i_reg_7190[0:0] === 1'b1) ? p_059_i_i_i_3_5_6_i_fu_5039_p3 : temp_0_i_i_i_i_059_i_i_i_1_5_7_fu_5049_p3);

assign p_059_i_i_i_3_5_8_i_fu_5073_p3 = ((tmp_464_5_8_i_reg_7195[0:0] === 1'b1) ? p_059_i_i_i_3_5_7_i_reg_8291 : temp_0_i_i_i_i_059_i_i_i_1_5_8_fu_5068_p3);

assign p_059_i_i_i_3_5_9_i_fu_5091_p3 = ((tmp_464_5_9_i_reg_7200[0:0] === 1'b1) ? p_059_i_i_i_3_5_8_i_fu_5073_p3 : temp_0_i_i_i_i_059_i_i_i_1_5_9_fu_5084_p3);

assign p_059_i_i_i_3_5_i_fu_4864_p3 = ((tmp_464_5_i_reg_7155[0:0] === 1'b1) ? p_059_i_i_i_3_4_9_i_reg_8204 : temp_0_i_i_i_i_059_i_i_i_1_5_s_fu_4857_p3);

assign p_059_i_i_i_3_6_1_i_fu_5225_p3 = ((tmp_464_6_1_i_reg_7210[0:0] === 1'b1) ? p_059_i_i_i_3_6_i_reg_8351 : temp_0_i_i_i_i_059_i_i_i_1_6_1_reg_8356);

assign p_059_i_i_i_3_6_2_i_fu_5242_p3 = ((tmp_464_6_2_i_reg_7215[0:0] === 1'b1) ? p_059_i_i_i_3_6_1_i_fu_5225_p3 : temp_0_i_i_i_i_059_i_i_i_1_6_2_fu_5235_p3);

assign p_059_i_i_i_3_6_3_i_fu_5259_p3 = ((tmp_464_6_3_i_reg_7220[0:0] === 1'b1) ? p_059_i_i_i_3_6_2_i_reg_8361 : temp_0_i_i_i_i_059_i_i_i_1_6_3_fu_5254_p3);

assign p_059_i_i_i_3_6_4_i_fu_5277_p3 = ((tmp_464_6_4_i_reg_7225[0:0] === 1'b1) ? p_059_i_i_i_3_6_3_i_fu_5259_p3 : temp_0_i_i_i_i_059_i_i_i_1_6_4_fu_5270_p3);

assign p_059_i_i_i_3_6_5_i_fu_5294_p3 = ((tmp_464_6_5_i_reg_7230[0:0] === 1'b1) ? p_059_i_i_i_3_6_4_i_reg_8372 : temp_0_i_i_i_i_059_i_i_i_1_6_5_fu_5288_p3);

assign p_059_i_i_i_3_6_6_i_fu_5312_p3 = ((tmp_464_6_6_i_reg_7235[0:0] === 1'b1) ? p_059_i_i_i_3_6_5_i_reg_8379 : temp_0_i_i_i_i_059_i_i_i_1_6_6_reg_8384);

assign p_059_i_i_i_3_6_7_i_fu_5329_p3 = ((tmp_464_6_7_i_reg_7240[0:0] === 1'b1) ? p_059_i_i_i_3_6_6_i_fu_5312_p3 : temp_0_i_i_i_i_059_i_i_i_1_6_7_fu_5322_p3);

assign p_059_i_i_i_3_6_8_i_fu_5346_p3 = ((tmp_464_6_8_i_reg_7245[0:0] === 1'b1) ? p_059_i_i_i_3_6_7_i_reg_8389 : temp_0_i_i_i_i_059_i_i_i_1_6_8_fu_5341_p3);

assign p_059_i_i_i_3_6_9_i_fu_5364_p3 = ((tmp_464_6_9_i_reg_7250[0:0] === 1'b1) ? p_059_i_i_i_3_6_8_i_fu_5346_p3 : temp_0_i_i_i_i_059_i_i_i_1_6_9_fu_5357_p3);

assign p_059_i_i_i_3_6_i_fu_5137_p3 = ((tmp_464_6_i_reg_7205[0:0] === 1'b1) ? p_059_i_i_i_3_5_9_i_reg_8302 : temp_0_i_i_i_i_059_i_i_i_1_6_s_fu_5130_p3);

assign p_059_i_i_i_3_7_1_i_fu_5498_p3 = ((tmp_464_7_1_i_reg_7260[0:0] === 1'b1) ? p_059_i_i_i_3_7_i_reg_8449 : temp_0_i_i_i_i_059_i_i_i_1_7_1_reg_8454);

assign p_059_i_i_i_3_7_2_i_fu_5515_p3 = ((tmp_464_7_2_i_reg_7265[0:0] === 1'b1) ? p_059_i_i_i_3_7_1_i_fu_5498_p3 : temp_0_i_i_i_i_059_i_i_i_1_7_2_fu_5508_p3);

assign p_059_i_i_i_3_7_3_i_fu_5532_p3 = ((tmp_464_7_3_i_reg_7270[0:0] === 1'b1) ? p_059_i_i_i_3_7_2_i_reg_8459 : temp_0_i_i_i_i_059_i_i_i_1_7_3_fu_5527_p3);

assign p_059_i_i_i_3_7_4_i_fu_5550_p3 = ((tmp_464_7_4_i_reg_7275[0:0] === 1'b1) ? p_059_i_i_i_3_7_3_i_fu_5532_p3 : temp_0_i_i_i_i_059_i_i_i_1_7_4_fu_5543_p3);

assign p_059_i_i_i_3_7_5_i_fu_5567_p3 = ((tmp_464_7_5_i_reg_7280[0:0] === 1'b1) ? p_059_i_i_i_3_7_4_i_reg_8470 : temp_0_i_i_i_i_059_i_i_i_1_7_5_fu_5561_p3);

assign p_059_i_i_i_3_7_6_i_fu_5585_p3 = ((tmp_464_7_6_i_reg_7285[0:0] === 1'b1) ? p_059_i_i_i_3_7_5_i_reg_8477 : temp_0_i_i_i_i_059_i_i_i_1_7_6_reg_8482);

assign p_059_i_i_i_3_7_7_i_fu_5602_p3 = ((tmp_464_7_7_i_reg_7290[0:0] === 1'b1) ? p_059_i_i_i_3_7_6_i_fu_5585_p3 : temp_0_i_i_i_i_059_i_i_i_1_7_7_fu_5595_p3);

assign p_059_i_i_i_3_7_8_i_fu_5619_p3 = ((tmp_464_7_8_i_reg_7295[0:0] === 1'b1) ? p_059_i_i_i_3_7_7_i_reg_8487 : temp_0_i_i_i_i_059_i_i_i_1_7_8_fu_5614_p3);

assign p_059_i_i_i_3_7_9_i_fu_5637_p3 = ((tmp_464_7_9_i_reg_7300[0:0] === 1'b1) ? p_059_i_i_i_3_7_8_i_fu_5619_p3 : temp_0_i_i_i_i_059_i_i_i_1_7_9_fu_5630_p3);

assign p_059_i_i_i_3_7_i_fu_5410_p3 = ((tmp_464_7_i_reg_7255[0:0] === 1'b1) ? p_059_i_i_i_3_6_9_i_reg_8400 : temp_0_i_i_i_i_059_i_i_i_1_7_s_fu_5403_p3);

assign p_059_i_i_i_3_8_1_i_fu_5771_p3 = ((tmp_464_8_1_i_reg_7310[0:0] === 1'b1) ? p_059_i_i_i_3_8_i_reg_8547 : temp_0_i_i_i_i_059_i_i_i_1_8_1_reg_8552);

assign p_059_i_i_i_3_8_2_i_fu_5788_p3 = ((tmp_464_8_2_i_reg_7315[0:0] === 1'b1) ? p_059_i_i_i_3_8_1_i_fu_5771_p3 : temp_0_i_i_i_i_059_i_i_i_1_8_2_fu_5781_p3);

assign p_059_i_i_i_3_8_3_i_fu_5805_p3 = ((tmp_464_8_3_i_reg_7320[0:0] === 1'b1) ? p_059_i_i_i_3_8_2_i_reg_8557 : temp_0_i_i_i_i_059_i_i_i_1_8_3_fu_5800_p3);

assign p_059_i_i_i_3_8_4_i_fu_5823_p3 = ((tmp_464_8_4_i_reg_7325[0:0] === 1'b1) ? p_059_i_i_i_3_8_3_i_fu_5805_p3 : temp_0_i_i_i_i_059_i_i_i_1_8_4_fu_5816_p3);

assign p_059_i_i_i_3_8_5_i_fu_5840_p3 = ((tmp_464_8_5_i_reg_7330[0:0] === 1'b1) ? p_059_i_i_i_3_8_4_i_reg_8568 : temp_0_i_i_i_i_059_i_i_i_1_8_5_fu_5834_p3);

assign p_059_i_i_i_3_8_6_i_fu_5858_p3 = ((tmp_464_8_6_i_reg_7335[0:0] === 1'b1) ? p_059_i_i_i_3_8_5_i_reg_8575 : temp_0_i_i_i_i_059_i_i_i_1_8_6_reg_8580);

assign p_059_i_i_i_3_8_7_i_fu_5875_p3 = ((tmp_464_8_7_i_reg_7340[0:0] === 1'b1) ? p_059_i_i_i_3_8_6_i_fu_5858_p3 : temp_0_i_i_i_i_059_i_i_i_1_8_7_fu_5868_p3);

assign p_059_i_i_i_3_8_8_i_fu_5892_p3 = ((tmp_464_8_8_i_reg_7345[0:0] === 1'b1) ? p_059_i_i_i_3_8_7_i_reg_8585 : temp_0_i_i_i_i_059_i_i_i_1_8_8_fu_5887_p3);

assign p_059_i_i_i_3_8_9_i_fu_5910_p3 = ((tmp_464_8_9_i_reg_7350[0:0] === 1'b1) ? p_059_i_i_i_3_8_8_i_fu_5892_p3 : temp_0_i_i_i_i_059_i_i_i_1_8_9_fu_5903_p3);

assign p_059_i_i_i_3_8_i_fu_5683_p3 = ((tmp_464_8_i_reg_7305[0:0] === 1'b1) ? p_059_i_i_i_3_7_9_i_reg_8498 : temp_0_i_i_i_i_059_i_i_i_1_8_s_fu_5676_p3);

assign p_059_i_i_i_3_9_1_i_fu_6022_p3 = ((tmp_464_9_1_i_reg_7360[0:0] === 1'b1) ? p_059_i_i_i_3_9_i_reg_8633 : temp_0_i_i_i_i_059_i_i_i_1_9_1_reg_8638);

assign p_059_i_i_i_3_9_2_i_fu_6039_p3 = ((tmp_464_9_2_i_reg_7365[0:0] === 1'b1) ? p_059_i_i_i_3_9_1_i_fu_6022_p3 : temp_0_i_i_i_i_059_i_i_i_1_9_2_fu_6032_p3);

assign p_059_i_i_i_3_9_3_i_fu_6056_p3 = ((tmp_464_9_3_i_reg_7370[0:0] === 1'b1) ? p_059_i_i_i_3_9_2_i_reg_8643 : temp_0_i_i_i_i_059_i_i_i_1_9_3_fu_6051_p3);

assign p_059_i_i_i_3_9_4_i_fu_6074_p3 = ((tmp_464_9_4_i_reg_7375[0:0] === 1'b1) ? p_059_i_i_i_3_9_3_i_fu_6056_p3 : temp_0_i_i_i_i_059_i_i_i_1_9_4_fu_6067_p3);

assign p_059_i_i_i_3_9_5_i_fu_6091_p3 = ((tmp_464_9_5_i_reg_7380[0:0] === 1'b1) ? p_059_i_i_i_3_9_4_i_reg_8654 : temp_0_i_i_i_i_059_i_i_i_1_9_5_fu_6085_p3);

assign p_059_i_i_i_3_9_6_i_fu_6109_p3 = ((tmp_464_9_6_i_reg_7385[0:0] === 1'b1) ? p_059_i_i_i_3_9_5_i_reg_8661 : temp_0_i_i_i_i_059_i_i_i_1_9_6_reg_8666);

assign p_059_i_i_i_3_9_7_i_fu_6126_p3 = ((tmp_464_9_7_i_reg_7390[0:0] === 1'b1) ? p_059_i_i_i_3_9_6_i_fu_6109_p3 : temp_0_i_i_i_i_059_i_i_i_1_9_7_fu_6119_p3);

assign p_059_i_i_i_3_9_8_i_fu_6143_p3 = ((tmp_464_9_8_i_reg_7395[0:0] === 1'b1) ? p_059_i_i_i_3_9_7_i_reg_8671 : temp_0_i_i_i_i_059_i_i_i_1_9_8_fu_6138_p3);

assign p_059_i_i_i_3_9_i_fu_5950_p3 = ((tmp_464_9_i_reg_7355[0:0] === 1'b1) ? p_059_i_i_i_3_8_9_i_reg_8596 : temp_0_i_i_i_i_059_i_i_i_1_9_s_fu_5943_p3);

assign p_assign_1_fu_2714_p3 = ((tmp_50_reg_7547[0:0] === 1'b1) ? ap_const_lv11_0 : tmp_41_reload_read_reg_6868);

assign p_assign_22_1_i_fu_2351_p2 = ($signed(ap_const_lv11_7FE) + $signed(p_014_0_i_i_i_i_reg_1598));

assign p_assign_22_2_i_fu_2378_p2 = ($signed(ap_const_lv12_FFD) + $signed(tmp_102_cast27801_i_fu_2252_p1));

assign p_assign_22_3_i_fu_2409_p2 = ($signed(ap_const_lv12_FFC) + $signed(tmp_102_cast27801_i_fu_2252_p1));

assign p_assign_22_4_i_fu_2437_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_102_cast27801_i_fu_2252_p1));

assign p_assign_22_5_i_fu_2465_p2 = ($signed(ap_const_lv12_FFA) + $signed(tmp_102_cast27801_i_fu_2252_p1));

assign p_assign_22_6_i_fu_2493_p2 = ($signed(ap_const_lv12_FF9) + $signed(tmp_102_cast27801_i_fu_2252_p1));

assign p_assign_22_7_i_fu_2521_p2 = ($signed(ap_const_lv12_FF8) + $signed(tmp_102_cast27801_i_fu_2252_p1));

assign p_assign_22_8_i_fu_2549_p2 = ($signed(ap_const_lv12_FF7) + $signed(tmp_102_cast27801_i_fu_2252_p1));

assign p_assign_22_9_i_fu_2577_p2 = ($signed(ap_const_lv12_FF6) + $signed(tmp_102_cast27801_i_fu_2252_p1));

assign p_temp_3_0_i_fu_3502_p3 = ((tmp_464_0_i_reg_6905[0:0] === 1'b1) ? ap_const_lv8_FF : src_kernel_win_0_val_9_9_fu_506);

assign rev8_fu_2679_p2 = (tmp_49_fu_2671_p3 ^ ap_const_lv1_1);

assign rev_fu_2591_p2 = (tmp_45_fu_2583_p3 ^ ap_const_lv1_1);

assign row_assign_42_1_t_i_fu_2373_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_8_fu_2366_p3);

assign row_assign_42_2_t_i_fu_2404_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_s_fu_2396_p3);

assign row_assign_42_3_t_i_fu_2432_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_1_fu_2424_p3);

assign row_assign_42_4_t_i_fu_2460_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_13_fu_2452_p3);

assign row_assign_42_5_t_i_fu_2488_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_25_fu_2480_p3);

assign row_assign_42_6_t_i_fu_2516_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_36_fu_2508_p3);

assign row_assign_42_7_t_i_fu_2544_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_42_fu_2536_p3);

assign row_assign_42_8_t_i_fu_2572_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_44_fu_2564_p3);

assign row_assign_42_9_t_i_fu_2635_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_39_fu_2627_p3);

assign row_assign_42_i_fu_2346_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_6854 - tmp_3_fu_2339_p3);

assign src_kernel_win_0_val_0_0_fu_3195_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_26_fu_3170_p12 : col_buf_0_val_0_0_fu_2825_p3);

assign src_kernel_win_0_val_1_0_fu_3227_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_28_fu_3202_p12 : col_buf_0_val_1_0_fu_2857_p3);

assign src_kernel_win_0_val_2_0_fu_3259_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_29_fu_3234_p12 : col_buf_0_val_2_0_fu_2889_p3);

assign src_kernel_win_0_val_3_0_fu_3291_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_30_fu_3266_p12 : col_buf_0_val_3_0_fu_2921_p3);

assign src_kernel_win_0_val_4_0_fu_3323_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_31_fu_3298_p12 : col_buf_0_val_4_0_fu_2953_p3);

assign src_kernel_win_0_val_5_0_fu_3355_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_32_fu_3330_p12 : col_buf_0_val_5_0_fu_2985_p3);

assign src_kernel_win_0_val_6_0_fu_3387_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_33_fu_3362_p12 : col_buf_0_val_6_0_fu_3017_p3);

assign src_kernel_win_0_val_7_0_fu_3419_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_34_fu_3394_p12 : col_buf_0_val_7_0_fu_3049_p3);

assign src_kernel_win_0_val_8_0_fu_3451_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_35_fu_3426_p12 : col_buf_0_val_8_0_fu_3081_p3);

assign src_kernel_win_0_val_9_0_fu_3483_p3 = ((tmp_4431_i_reg_7464[0:0] === 1'b1) ? tmp_40_fu_3458_p12 : col_buf_0_val_9_0_fu_3113_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_1_fu_3600_p3 = ((tmp_466_0_2_i_reg_7772[0:0] === 1'b1) ? src_kernel_win_0_val_9_7_1_reg_7657 : p_059_i_i_i_3_0_1_i_reg_7766);

assign temp_0_i_i_i_i_059_i_i_i_1_0_2_fu_3616_p3 = ((tmp_466_0_3_i_fu_3611_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_6_1_reg_7662 : p_059_i_i_i_3_0_2_i_fu_3605_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_3_fu_3634_p3 = ((tmp_466_0_4_i_fu_3630_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_5_1_reg_7668_pp0_it3 : p_059_i_i_i_3_0_3_i_reg_7777);

assign temp_0_i_i_i_i_059_i_i_i_1_0_4_fu_3651_p3 = ((tmp_466_0_5_i_fu_3646_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_4_1_reg_7674_pp0_it3 : p_059_i_i_i_3_0_4_i_fu_3640_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_5_fu_3668_p3 = ((tmp_466_0_6_i_fu_3663_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7760_pp0_it4 : p_059_i_i_i_3_0_5_i_fu_3658_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_6_fu_3687_p3 = ((tmp_466_0_7_i_reg_7800[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it5 : p_059_i_i_i_3_0_6_i_reg_7794);

assign temp_0_i_i_i_i_059_i_i_i_1_0_7_fu_3703_p3 = ((tmp_466_0_8_i_fu_3698_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it5 : p_059_i_i_i_3_0_7_i_fu_3692_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_0_8_fu_3721_p3 = ((tmp_466_0_9_i_fu_3717_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it6 : p_059_i_i_i_3_0_8_i_reg_7805);

assign temp_0_i_i_i_i_059_i_i_i_1_0_s_fu_3515_p3 = ((tmp_466_0_1_i_fu_3509_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_8_fu_546 : p_temp_3_0_i_fu_3502_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_1_fu_3784_p3 = ((tmp_466_1_1_i_fu_3778_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_8_fu_658 : p_059_i_i_i_3_1_i_fu_3772_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_2_fu_3870_p3 = ((tmp_466_1_2_i_fu_3865_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_7_lo_1_reg_7855 : p_059_i_i_i_3_1_1_i_fu_3860_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_3_fu_3889_p3 = ((tmp_466_1_3_i_reg_7877[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_1_reg_7849_pp0_it9 : p_059_i_i_i_3_1_2_i_reg_7871);

assign temp_0_i_i_i_i_059_i_i_i_1_1_4_fu_3905_p3 = ((tmp_466_1_4_i_fu_3900_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_1_reg_7843_pp0_it9 : p_059_i_i_i_3_1_3_i_fu_3894_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_5_fu_3923_p3 = ((tmp_466_1_5_i_fu_3919_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7837_pp0_it10 : p_059_i_i_i_3_1_4_i_reg_7882);

assign temp_0_i_i_i_i_059_i_i_i_1_1_6_fu_3940_p3 = ((tmp_466_1_6_i_fu_3935_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7831_pp0_it10 : p_059_i_i_i_3_1_5_i_fu_3929_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_7_fu_3957_p3 = ((tmp_466_1_7_i_fu_3952_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it11 : p_059_i_i_i_3_1_6_i_fu_3947_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_8_fu_3976_p3 = ((tmp_466_1_8_i_reg_7905[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it12 : p_059_i_i_i_3_1_7_i_reg_7899);

assign temp_0_i_i_i_i_059_i_i_i_1_1_9_fu_3992_p3 = ((tmp_466_1_9_i_fu_3987_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it12 : p_059_i_i_i_3_1_8_i_fu_3981_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_1_s_fu_3765_p3 = ((tmp_466_1_i_fu_3760_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_9_fu_662 : p_059_i_i_i_3_0_9_i_reg_7812);

assign temp_0_i_i_i_i_059_i_i_i_1_2_1_fu_4057_p3 = ((tmp_466_2_1_i_fu_4051_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_8_fu_618 : p_059_i_i_i_3_2_i_fu_4045_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_2_fu_4143_p3 = ((tmp_466_2_2_i_fu_4138_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_7_lo_1_reg_7953 : p_059_i_i_i_3_2_1_i_fu_4133_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_3_fu_4162_p3 = ((tmp_466_2_3_i_reg_7975[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_1_reg_7947_pp0_it15 : p_059_i_i_i_3_2_2_i_reg_7969);

assign temp_0_i_i_i_i_059_i_i_i_1_2_4_fu_4178_p3 = ((tmp_466_2_4_i_fu_4173_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_1_reg_7941_pp0_it15 : p_059_i_i_i_3_2_3_i_fu_4167_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_5_fu_4196_p3 = ((tmp_466_2_5_i_fu_4192_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7935_pp0_it16 : p_059_i_i_i_3_2_4_i_reg_7980);

assign temp_0_i_i_i_i_059_i_i_i_1_2_6_fu_4213_p3 = ((tmp_466_2_6_i_fu_4208_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7929_pp0_it16 : p_059_i_i_i_3_2_5_i_fu_4202_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_7_fu_4230_p3 = ((tmp_466_2_7_i_fu_4225_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it17 : p_059_i_i_i_3_2_6_i_fu_4220_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_8_fu_4249_p3 = ((tmp_466_2_8_i_reg_8003[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it18 : p_059_i_i_i_3_2_7_i_reg_7997);

assign temp_0_i_i_i_i_059_i_i_i_1_2_9_fu_4265_p3 = ((tmp_466_2_9_i_fu_4260_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it18 : p_059_i_i_i_3_2_8_i_fu_4254_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_2_s_fu_4038_p3 = ((tmp_466_2_i_fu_4033_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_9_fu_622 : p_059_i_i_i_3_1_9_i_reg_7910);

assign temp_0_i_i_i_i_059_i_i_i_1_3_1_fu_4330_p3 = ((tmp_466_3_1_i_fu_4324_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_8_fu_578 : p_059_i_i_i_3_3_i_fu_4318_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_2_fu_4416_p3 = ((tmp_466_3_2_i_fu_4411_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_7_lo_1_reg_8051 : p_059_i_i_i_3_3_1_i_fu_4406_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_3_fu_4435_p3 = ((tmp_466_3_3_i_reg_8073[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_1_reg_8045_pp0_it21 : p_059_i_i_i_3_3_2_i_reg_8067);

assign temp_0_i_i_i_i_059_i_i_i_1_3_4_fu_4451_p3 = ((tmp_466_3_4_i_fu_4446_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_1_reg_8039_pp0_it21 : p_059_i_i_i_3_3_3_i_fu_4440_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_5_fu_4469_p3 = ((tmp_466_3_5_i_fu_4465_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8033_pp0_it22 : p_059_i_i_i_3_3_4_i_reg_8078);

assign temp_0_i_i_i_i_059_i_i_i_1_3_6_fu_4486_p3 = ((tmp_466_3_6_i_fu_4481_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8027_pp0_it22 : p_059_i_i_i_3_3_5_i_fu_4475_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_7_fu_4503_p3 = ((tmp_466_3_7_i_fu_4498_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it23 : p_059_i_i_i_3_3_6_i_fu_4493_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_8_fu_4522_p3 = ((tmp_466_3_8_i_reg_8101[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it24 : p_059_i_i_i_3_3_7_i_reg_8095);

assign temp_0_i_i_i_i_059_i_i_i_1_3_9_fu_4538_p3 = ((tmp_466_3_9_i_fu_4533_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it24 : p_059_i_i_i_3_3_8_i_fu_4527_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_3_s_fu_4311_p3 = ((tmp_466_3_i_fu_4306_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_9_fu_582 : p_059_i_i_i_3_2_9_i_reg_8008);

assign temp_0_i_i_i_i_059_i_i_i_1_4_1_fu_4603_p3 = ((tmp_466_4_1_i_fu_4597_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_8_fu_538 : p_059_i_i_i_3_4_i_fu_4591_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_2_fu_4689_p3 = ((tmp_466_4_2_i_fu_4684_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_7_lo_1_reg_8149 : p_059_i_i_i_3_4_1_i_fu_4679_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_3_fu_4708_p3 = ((tmp_466_4_3_i_reg_8171[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_1_reg_8143_pp0_it27 : p_059_i_i_i_3_4_2_i_reg_8165);

assign temp_0_i_i_i_i_059_i_i_i_1_4_4_fu_4724_p3 = ((tmp_466_4_4_i_fu_4719_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_1_reg_8137_pp0_it27 : p_059_i_i_i_3_4_3_i_fu_4713_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_5_fu_4742_p3 = ((tmp_466_4_5_i_fu_4738_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8131_pp0_it28 : p_059_i_i_i_3_4_4_i_reg_8176);

assign temp_0_i_i_i_i_059_i_i_i_1_4_6_fu_4759_p3 = ((tmp_466_4_6_i_fu_4754_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8125_pp0_it28 : p_059_i_i_i_3_4_5_i_fu_4748_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_7_fu_4776_p3 = ((tmp_466_4_7_i_fu_4771_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it29 : p_059_i_i_i_3_4_6_i_fu_4766_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_8_fu_4795_p3 = ((tmp_466_4_8_i_reg_8199[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it30 : p_059_i_i_i_3_4_7_i_reg_8193);

assign temp_0_i_i_i_i_059_i_i_i_1_4_9_fu_4811_p3 = ((tmp_466_4_9_i_fu_4806_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it30 : p_059_i_i_i_3_4_8_i_fu_4800_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_4_s_fu_4584_p3 = ((tmp_466_4_i_fu_4579_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_9_fu_542 : p_059_i_i_i_3_3_9_i_reg_8106);

assign temp_0_i_i_i_i_059_i_i_i_1_5_1_fu_4876_p3 = ((tmp_466_5_1_i_fu_4870_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_8_fu_498 : p_059_i_i_i_3_5_i_fu_4864_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_2_fu_4962_p3 = ((tmp_466_5_2_i_fu_4957_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_7_lo_1_reg_8247 : p_059_i_i_i_3_5_1_i_fu_4952_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_3_fu_4981_p3 = ((tmp_466_5_3_i_reg_8269[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_1_reg_8241_pp0_it33 : p_059_i_i_i_3_5_2_i_reg_8263);

assign temp_0_i_i_i_i_059_i_i_i_1_5_4_fu_4997_p3 = ((tmp_466_5_4_i_fu_4992_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_1_reg_8235_pp0_it33 : p_059_i_i_i_3_5_3_i_fu_4986_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_5_fu_5015_p3 = ((tmp_466_5_5_i_fu_5011_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8229_pp0_it34 : p_059_i_i_i_3_5_4_i_reg_8274);

assign temp_0_i_i_i_i_059_i_i_i_1_5_6_fu_5032_p3 = ((tmp_466_5_6_i_fu_5027_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8223_pp0_it34 : p_059_i_i_i_3_5_5_i_fu_5021_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_7_fu_5049_p3 = ((tmp_466_5_7_i_fu_5044_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it35 : p_059_i_i_i_3_5_6_i_fu_5039_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_8_fu_5068_p3 = ((tmp_466_5_8_i_reg_8297[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it36 : p_059_i_i_i_3_5_7_i_reg_8291);

assign temp_0_i_i_i_i_059_i_i_i_1_5_9_fu_5084_p3 = ((tmp_466_5_9_i_fu_5079_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it36 : p_059_i_i_i_3_5_8_i_fu_5073_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_5_s_fu_4857_p3 = ((tmp_466_5_i_fu_4852_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_9_fu_502 : p_059_i_i_i_3_4_9_i_reg_8204);

assign temp_0_i_i_i_i_059_i_i_i_1_6_1_fu_5149_p3 = ((tmp_466_6_1_i_fu_5143_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_8_fu_462 : p_059_i_i_i_3_6_i_fu_5137_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_2_fu_5235_p3 = ((tmp_466_6_2_i_fu_5230_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_7_lo_1_reg_8345 : p_059_i_i_i_3_6_1_i_fu_5225_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_3_fu_5254_p3 = ((tmp_466_6_3_i_reg_8367[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_1_reg_8339_pp0_it39 : p_059_i_i_i_3_6_2_i_reg_8361);

assign temp_0_i_i_i_i_059_i_i_i_1_6_4_fu_5270_p3 = ((tmp_466_6_4_i_fu_5265_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_1_reg_8333_pp0_it39 : p_059_i_i_i_3_6_3_i_fu_5259_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_5_fu_5288_p3 = ((tmp_466_6_5_i_fu_5284_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8327_pp0_it40 : p_059_i_i_i_3_6_4_i_reg_8372);

assign temp_0_i_i_i_i_059_i_i_i_1_6_6_fu_5305_p3 = ((tmp_466_6_6_i_fu_5300_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8321_pp0_it40 : p_059_i_i_i_3_6_5_i_fu_5294_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_7_fu_5322_p3 = ((tmp_466_6_7_i_fu_5317_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it41 : p_059_i_i_i_3_6_6_i_fu_5312_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_8_fu_5341_p3 = ((tmp_466_6_8_i_reg_8395[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it42 : p_059_i_i_i_3_6_7_i_reg_8389);

assign temp_0_i_i_i_i_059_i_i_i_1_6_9_fu_5357_p3 = ((tmp_466_6_9_i_fu_5352_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it42 : p_059_i_i_i_3_6_8_i_fu_5346_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_6_s_fu_5130_p3 = ((tmp_466_6_i_fu_5125_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_9_fu_466 : p_059_i_i_i_3_5_9_i_reg_8302);

assign temp_0_i_i_i_i_059_i_i_i_1_7_1_fu_5422_p3 = ((tmp_466_7_1_i_fu_5416_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_8_fu_426 : p_059_i_i_i_3_7_i_fu_5410_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_2_fu_5508_p3 = ((tmp_466_7_2_i_fu_5503_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_7_lo_1_reg_8443 : p_059_i_i_i_3_7_1_i_fu_5498_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_3_fu_5527_p3 = ((tmp_466_7_3_i_reg_8465[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_1_reg_8437_pp0_it45 : p_059_i_i_i_3_7_2_i_reg_8459);

assign temp_0_i_i_i_i_059_i_i_i_1_7_4_fu_5543_p3 = ((tmp_466_7_4_i_fu_5538_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_1_reg_8431_pp0_it45 : p_059_i_i_i_3_7_3_i_fu_5532_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_5_fu_5561_p3 = ((tmp_466_7_5_i_fu_5557_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8425_pp0_it46 : p_059_i_i_i_3_7_4_i_reg_8470);

assign temp_0_i_i_i_i_059_i_i_i_1_7_6_fu_5578_p3 = ((tmp_466_7_6_i_fu_5573_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8419_pp0_it46 : p_059_i_i_i_3_7_5_i_fu_5567_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_7_fu_5595_p3 = ((tmp_466_7_7_i_fu_5590_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it47 : p_059_i_i_i_3_7_6_i_fu_5585_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_8_fu_5614_p3 = ((tmp_466_7_8_i_reg_8493[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it48 : p_059_i_i_i_3_7_7_i_reg_8487);

assign temp_0_i_i_i_i_059_i_i_i_1_7_9_fu_5630_p3 = ((tmp_466_7_9_i_fu_5625_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it48 : p_059_i_i_i_3_7_8_i_fu_5619_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_7_s_fu_5403_p3 = ((tmp_466_7_i_fu_5398_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_9_fu_430 : p_059_i_i_i_3_6_9_i_reg_8400);

assign temp_0_i_i_i_i_059_i_i_i_1_8_1_fu_5695_p3 = ((tmp_466_8_1_i_fu_5689_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_8_fu_390 : p_059_i_i_i_3_8_i_fu_5683_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_2_fu_5781_p3 = ((tmp_466_8_2_i_fu_5776_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_7_lo_1_reg_8541 : p_059_i_i_i_3_8_1_i_fu_5771_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_3_fu_5800_p3 = ((tmp_466_8_3_i_reg_8563[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_1_reg_8535_pp0_it51 : p_059_i_i_i_3_8_2_i_reg_8557);

assign temp_0_i_i_i_i_059_i_i_i_1_8_4_fu_5816_p3 = ((tmp_466_8_4_i_fu_5811_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_1_reg_8529_pp0_it51 : p_059_i_i_i_3_8_3_i_fu_5805_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_5_fu_5834_p3 = ((tmp_466_8_5_i_fu_5830_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8523_pp0_it52 : p_059_i_i_i_3_8_4_i_reg_8568);

assign temp_0_i_i_i_i_059_i_i_i_1_8_6_fu_5851_p3 = ((tmp_466_8_6_i_fu_5846_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8517_pp0_it52 : p_059_i_i_i_3_8_5_i_fu_5840_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_7_fu_5868_p3 = ((tmp_466_8_7_i_fu_5863_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it53 : p_059_i_i_i_3_8_6_i_fu_5858_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_8_fu_5887_p3 = ((tmp_466_8_8_i_reg_8591[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it54 : p_059_i_i_i_3_8_7_i_reg_8585);

assign temp_0_i_i_i_i_059_i_i_i_1_8_9_fu_5903_p3 = ((tmp_466_8_9_i_fu_5898_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it54 : p_059_i_i_i_3_8_8_i_fu_5892_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_8_s_fu_5676_p3 = ((tmp_466_8_i_fu_5671_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_9_fu_394 : p_059_i_i_i_3_7_9_i_reg_8498);

assign temp_0_i_i_i_i_059_i_i_i_1_9_1_fu_5962_p3 = ((tmp_466_9_1_i_fu_5956_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_8_fu_354 : p_059_i_i_i_3_9_i_fu_5950_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_2_fu_6032_p3 = ((tmp_466_9_2_i_fu_6027_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_7_lo_1_reg_8627 : p_059_i_i_i_3_9_1_i_fu_6022_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_3_fu_6051_p3 = ((tmp_466_9_3_i_reg_8649[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_1_reg_8621_pp0_it57 : p_059_i_i_i_3_9_2_i_reg_8643);

assign temp_0_i_i_i_i_059_i_i_i_1_9_4_fu_6067_p3 = ((tmp_466_9_4_i_fu_6062_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_1_reg_8615_pp0_it57 : p_059_i_i_i_3_9_3_i_fu_6056_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_5_fu_6085_p3 = ((tmp_466_9_5_i_fu_6081_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8609_pp0_it58 : p_059_i_i_i_3_9_4_i_reg_8654);

assign temp_0_i_i_i_i_059_i_i_i_1_9_6_fu_6102_p3 = ((tmp_466_9_6_i_fu_6097_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8603_pp0_it58 : p_059_i_i_i_3_9_5_i_fu_6091_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_7_fu_6119_p3 = ((tmp_466_9_7_i_fu_6114_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it59 : p_059_i_i_i_3_9_6_i_fu_6109_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_8_fu_6138_p3 = ((tmp_466_9_8_i_reg_8677[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it60 : p_059_i_i_i_3_9_7_i_reg_8671);

assign temp_0_i_i_i_i_059_i_i_i_1_9_9_fu_6154_p3 = ((tmp_466_9_9_i_fu_6149_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it60 : p_059_i_i_i_3_9_8_i_fu_6143_p3);

assign temp_0_i_i_i_i_059_i_i_i_1_9_s_fu_5943_p3 = ((tmp_466_9_i_fu_5938_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_9_fu_358 : p_059_i_i_i_3_8_9_i_reg_8596);

assign tmp_102_cast27801_i_fu_2252_p1 = p_014_0_i_i_i_i_reg_1598;

assign tmp_107_i_fu_2267_p2 = (p_014_0_i_i_i_i_reg_1598 < rows? 1'b1: 1'b0);

assign tmp_109_cast27800_i_fu_2640_p1 = p_027_0_i_i_i_i_reg_1609;

assign tmp_10_fu_2393_p1 = p_neg392_i_i_i2_cast27806_reloa_reg_6849[3:0];

assign tmp_114_i_fu_2655_p2 = (p_027_0_i_i_i_i_reg_1609 > ap_const_lv11_8? 1'b1: 1'b0);

assign tmp_117_i_fu_2685_p2 = ($signed(ImagLoc_x_fu_2661_p2) < $signed(tmp_4_fu_1620_p1)? 1'b1: 1'b0);

assign tmp_11_fu_2420_p1 = p_assign_22_3_i_fu_2409_p2[3:0];

assign tmp_122_i_fu_2726_p1 = x_fu_2720_p3;

assign tmp_12_fu_2448_p1 = p_assign_22_4_i_fu_2437_p2[3:0];

assign tmp_13_fu_2452_p3 = ((tmp_448_4_i_fu_2443_p2[0:0] === 1'b1) ? tmp_12_fu_2448_p1 : tmp_10_fu_2393_p1);

assign tmp_1_fu_2424_p3 = ((tmp_448_3_i_fu_2415_p2[0:0] === 1'b1) ? tmp_11_fu_2420_p1 : tmp_10_fu_2393_p1);

assign tmp_24_fu_2476_p1 = p_assign_22_5_i_fu_2465_p2[3:0];

assign tmp_25_fu_2480_p3 = ((tmp_448_5_i_fu_2471_p2[0:0] === 1'b1) ? tmp_24_fu_2476_p1 : tmp_10_fu_2393_p1);

assign tmp_27_fu_2504_p1 = p_assign_22_6_i_fu_2493_p2[3:0];

assign tmp_2_fu_2248_p1 = p_neg392_i_i_i2_reload_dout[3:0];

assign tmp_330_not_i_fu_2272_p2 = (tmp_107_i_fu_2267_p2 ^ ap_const_lv1_1);

assign tmp_363_i_fu_2278_p2 = (p_014_0_i_i_i_i_reg_1598 > ap_const_lv11_4? 1'b1: 1'b0);

assign tmp_36_fu_2508_p3 = ((tmp_448_6_i_fu_2499_p2[0:0] === 1'b1) ? tmp_27_fu_2504_p1 : tmp_10_fu_2393_p1);

assign tmp_37_fu_2532_p1 = p_assign_22_7_i_fu_2521_p2[3:0];

assign tmp_38_fu_2620_p3 = ((tmp_46_fu_2608_p3[0:0] === 1'b1) ? ap_const_lv4_0 : tmp_2_reg_7410);

assign tmp_399_5_i_fu_1628_p2 = (rows == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_39_fu_2627_p3 = ((or_cond_i411_i_i_i_9_i_fu_2602_p2[0:0] === 1'b1) ? tmp_47_fu_2616_p1 : tmp_38_fu_2620_p3);

assign tmp_3_fu_2339_p3 = ((tmp_4481_i_fu_2330_p2[0:0] === 1'b1) ? tmp_6_fu_2335_p1 : tmp_2_reg_7410);

assign tmp_412_5_i_fu_2290_p2 = (y_6_5_cast_i_reg_6900 == tmp_102_cast27801_i_fu_2252_p1? 1'b1: 1'b0);

assign tmp_412_6_i_fu_2295_p2 = (p_014_0_i_i_i_i_reg_1598 == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_412_7_i_fu_2301_p2 = (p_014_0_i_i_i_i_reg_1598 == ap_const_lv11_2? 1'b1: 1'b0);

assign tmp_412_8_i_fu_2307_p2 = (p_014_0_i_i_i_i_reg_1598 == ap_const_lv11_3? 1'b1: 1'b0);

assign tmp_412_9_i_fu_2313_p2 = (p_014_0_i_i_i_i_reg_1598 == ap_const_lv11_4? 1'b1: 1'b0);

assign tmp_412_i_fu_2284_p2 = (p_014_0_i_i_i_i_reg_1598 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_41_fu_6161_p3 = ((tmp_464_9_9_i_reg_7400[0:0] === 1'b1) ? p_059_i_i_i_3_9_8_i_fu_6143_p3 : temp_0_i_i_i_i_059_i_i_i_1_9_9_fu_6154_p3);

assign tmp_42_fu_2536_p3 = ((tmp_448_7_i_fu_2527_p2[0:0] === 1'b1) ? tmp_37_fu_2532_p1 : tmp_10_fu_2393_p1);

assign tmp_43_fu_2560_p1 = p_assign_22_8_i_fu_2549_p2[3:0];

assign tmp_4431_i_fu_2319_p2 = (p_014_0_i_i_i_i_reg_1598 > rows? 1'b1: 1'b0);

assign tmp_4461_i_fu_2324_p2 = ($signed(ap_const_lv11_7FF) + $signed(p_014_0_i_i_i_i_reg_1598));

assign tmp_4481_i_fu_2330_p2 = (tmp_4461_i_fu_2324_p2 < rows? 1'b1: 1'b0);

assign tmp_448_1_i_fu_2357_p2 = (p_assign_22_1_i_fu_2351_p2 < rows? 1'b1: 1'b0);

assign tmp_448_2_i_fu_2384_p2 = ($signed(p_assign_22_2_i_fu_2378_p2) < $signed(tmp_5_fu_1624_p1)? 1'b1: 1'b0);

assign tmp_448_3_i_fu_2415_p2 = ($signed(p_assign_22_3_i_fu_2409_p2) < $signed(tmp_5_fu_1624_p1)? 1'b1: 1'b0);

assign tmp_448_4_i_fu_2443_p2 = ($signed(p_assign_22_4_i_fu_2437_p2) < $signed(tmp_5_fu_1624_p1)? 1'b1: 1'b0);

assign tmp_448_5_i_fu_2471_p2 = ($signed(p_assign_22_5_i_fu_2465_p2) < $signed(tmp_5_fu_1624_p1)? 1'b1: 1'b0);

assign tmp_448_6_i_fu_2499_p2 = ($signed(p_assign_22_6_i_fu_2493_p2) < $signed(tmp_5_fu_1624_p1)? 1'b1: 1'b0);

assign tmp_448_7_i_fu_2527_p2 = ($signed(p_assign_22_7_i_fu_2521_p2) < $signed(tmp_5_fu_1624_p1)? 1'b1: 1'b0);

assign tmp_448_8_i_fu_2555_p2 = ($signed(p_assign_22_8_i_fu_2549_p2) < $signed(tmp_5_fu_1624_p1)? 1'b1: 1'b0);

assign tmp_448_9_i_fu_2597_p2 = ($signed(p_assign_22_9_i_fu_2577_p2) < $signed(tmp_5_fu_1624_p1)? 1'b1: 1'b0);

assign tmp_44_fu_2564_p3 = ((tmp_448_8_i_fu_2555_p2[0:0] === 1'b1) ? tmp_43_fu_2560_p1 : tmp_10_fu_2393_p1);

assign tmp_45_fu_2583_p3 = p_assign_22_9_i_fu_2577_p2[ap_const_lv32_B];

assign tmp_464_0_1_i_fu_1650_p2 = (wdw_val_9_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_2_i_fu_1656_p2 = (wdw_val_9_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_3_i_fu_1662_p2 = (wdw_val_9_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_4_i_fu_1668_p2 = (wdw_val_9_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_5_i_fu_1674_p2 = (wdw_val_9_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_6_i_fu_1680_p2 = (wdw_val_9_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_7_i_fu_1686_p2 = (wdw_val_9_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_8_i_fu_1692_p2 = (wdw_val_9_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_9_i_fu_1698_p2 = (wdw_val_9_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_0_i_fu_1644_p2 = (wdw_val_9_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_1_i_fu_1710_p2 = (wdw_val_8_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_2_i_fu_1716_p2 = (wdw_val_8_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_3_i_fu_1722_p2 = (wdw_val_8_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_4_i_fu_1728_p2 = (wdw_val_8_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_5_i_fu_1734_p2 = (wdw_val_8_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_6_i_fu_1740_p2 = (wdw_val_8_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_7_i_fu_1746_p2 = (wdw_val_8_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_8_i_fu_1752_p2 = (wdw_val_8_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_9_i_fu_1758_p2 = (wdw_val_8_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_1_i_fu_1704_p2 = (wdw_val_8_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_1_i_fu_1770_p2 = (wdw_val_7_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_2_i_fu_1776_p2 = (wdw_val_7_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_3_i_fu_1782_p2 = (wdw_val_7_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_4_i_fu_1788_p2 = (wdw_val_7_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_5_i_fu_1794_p2 = (wdw_val_7_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_6_i_fu_1800_p2 = (wdw_val_7_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_7_i_fu_1806_p2 = (wdw_val_7_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_8_i_fu_1812_p2 = (wdw_val_7_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_9_i_fu_1818_p2 = (wdw_val_7_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_2_i_fu_1764_p2 = (wdw_val_7_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_1_i_fu_1830_p2 = (wdw_val_6_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_2_i_fu_1836_p2 = (wdw_val_6_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_3_i_fu_1842_p2 = (wdw_val_6_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_4_i_fu_1848_p2 = (wdw_val_6_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_5_i_fu_1854_p2 = (wdw_val_6_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_6_i_fu_1860_p2 = (wdw_val_6_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_7_i_fu_1866_p2 = (wdw_val_6_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_8_i_fu_1872_p2 = (wdw_val_6_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_9_i_fu_1878_p2 = (wdw_val_6_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_3_i_fu_1824_p2 = (wdw_val_6_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_1_i_fu_1890_p2 = (wdw_val_5_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_2_i_fu_1896_p2 = (wdw_val_5_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_3_i_fu_1902_p2 = (wdw_val_5_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_4_i_fu_1908_p2 = (wdw_val_5_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_5_i_fu_1914_p2 = (wdw_val_5_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_6_i_fu_1920_p2 = (wdw_val_5_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_7_i_fu_1926_p2 = (wdw_val_5_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_8_i_fu_1932_p2 = (wdw_val_5_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_9_i_fu_1938_p2 = (wdw_val_5_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_4_i_fu_1884_p2 = (wdw_val_5_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_1_i_fu_1950_p2 = (wdw_val_4_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_2_i_fu_1956_p2 = (wdw_val_4_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_3_i_fu_1962_p2 = (wdw_val_4_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_4_i_fu_1968_p2 = (wdw_val_4_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_5_i_fu_1974_p2 = (wdw_val_4_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_6_i_fu_1980_p2 = (wdw_val_4_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_7_i_fu_1986_p2 = (wdw_val_4_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_8_i_fu_1992_p2 = (wdw_val_4_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_9_i_fu_1998_p2 = (wdw_val_4_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_5_i_fu_1944_p2 = (wdw_val_4_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_1_i_fu_2010_p2 = (wdw_val_3_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_2_i_fu_2016_p2 = (wdw_val_3_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_3_i_fu_2022_p2 = (wdw_val_3_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_4_i_fu_2028_p2 = (wdw_val_3_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_5_i_fu_2034_p2 = (wdw_val_3_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_6_i_fu_2040_p2 = (wdw_val_3_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_7_i_fu_2046_p2 = (wdw_val_3_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_8_i_fu_2052_p2 = (wdw_val_3_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_9_i_fu_2058_p2 = (wdw_val_3_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_6_i_fu_2004_p2 = (wdw_val_3_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_1_i_fu_2070_p2 = (wdw_val_2_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_2_i_fu_2076_p2 = (wdw_val_2_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_3_i_fu_2082_p2 = (wdw_val_2_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_4_i_fu_2088_p2 = (wdw_val_2_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_5_i_fu_2094_p2 = (wdw_val_2_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_6_i_fu_2100_p2 = (wdw_val_2_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_7_i_fu_2106_p2 = (wdw_val_2_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_8_i_fu_2112_p2 = (wdw_val_2_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_9_i_fu_2118_p2 = (wdw_val_2_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_7_i_fu_2064_p2 = (wdw_val_2_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_1_i_fu_2130_p2 = (wdw_val_1_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_2_i_fu_2136_p2 = (wdw_val_1_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_3_i_fu_2142_p2 = (wdw_val_1_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_4_i_fu_2148_p2 = (wdw_val_1_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_5_i_fu_2154_p2 = (wdw_val_1_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_6_i_fu_2160_p2 = (wdw_val_1_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_7_i_fu_2166_p2 = (wdw_val_1_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_8_i_fu_2172_p2 = (wdw_val_1_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_9_i_fu_2178_p2 = (wdw_val_1_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_8_i_fu_2124_p2 = (wdw_val_1_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_1_i_fu_2190_p2 = (wdw_val_0_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_2_i_fu_2196_p2 = (wdw_val_0_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_3_i_fu_2202_p2 = (wdw_val_0_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_4_i_fu_2208_p2 = (wdw_val_0_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_5_i_fu_2214_p2 = (wdw_val_0_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_6_i_fu_2220_p2 = (wdw_val_0_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_7_i_fu_2226_p2 = (wdw_val_0_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_8_i_fu_2232_p2 = (wdw_val_0_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_9_i_fu_2238_p2 = (wdw_val_0_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_464_9_i_fu_2184_p2 = (wdw_val_0_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_466_0_1_i_fu_3509_p2 = (src_kernel_win_0_val_9_8_fu_546 < p_temp_3_0_i_fu_3502_p3? 1'b1: 1'b0);

assign tmp_466_0_2_i_fu_3530_p2 = (src_kernel_win_0_val_9_7_fu_586 < p_059_i_i_i_3_0_1_i_fu_3523_p3? 1'b1: 1'b0);

assign tmp_466_0_3_i_fu_3611_p2 = (src_kernel_win_0_val_9_6_1_reg_7662 < p_059_i_i_i_3_0_2_i_fu_3605_p3? 1'b1: 1'b0);

assign tmp_466_0_4_i_fu_3630_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_5_1_reg_7668_pp0_it3 < p_059_i_i_i_3_0_3_i_reg_7777? 1'b1: 1'b0);

assign tmp_466_0_5_i_fu_3646_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_4_1_reg_7674_pp0_it3 < p_059_i_i_i_3_0_4_i_fu_3640_p3? 1'b1: 1'b0);

assign tmp_466_0_6_i_fu_3663_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_3_lo_1_reg_7760_pp0_it4 < p_059_i_i_i_3_0_5_i_fu_3658_p3? 1'b1: 1'b0);

assign tmp_466_0_7_i_fu_3682_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_1_reg_7754_pp0_it4 < p_059_i_i_i_3_0_6_i_fu_3675_p3? 1'b1: 1'b0);

assign tmp_466_0_8_i_fu_3698_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_1_reg_7748_pp0_it5 < p_059_i_i_i_3_0_7_i_fu_3692_p3? 1'b1: 1'b0);

assign tmp_466_0_9_i_fu_3717_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_7742_pp0_it6 < p_059_i_i_i_3_0_8_i_reg_7805? 1'b1: 1'b0);

assign tmp_466_1_1_i_fu_3778_p2 = (src_kernel_win_0_val_8_8_fu_658 < p_059_i_i_i_3_1_i_fu_3772_p3? 1'b1: 1'b0);

assign tmp_466_1_2_i_fu_3865_p2 = (src_kernel_win_0_val_8_7_lo_1_reg_7855 < p_059_i_i_i_3_1_1_i_fu_3860_p3? 1'b1: 1'b0);

assign tmp_466_1_3_i_fu_3884_p2 = (src_kernel_win_0_val_8_6_lo_1_reg_7849 < p_059_i_i_i_3_1_2_i_fu_3877_p3? 1'b1: 1'b0);

assign tmp_466_1_4_i_fu_3900_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_1_reg_7843_pp0_it9 < p_059_i_i_i_3_1_3_i_fu_3894_p3? 1'b1: 1'b0);

assign tmp_466_1_5_i_fu_3919_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_1_reg_7837_pp0_it10 < p_059_i_i_i_3_1_4_i_reg_7882? 1'b1: 1'b0);

assign tmp_466_1_6_i_fu_3935_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_1_reg_7831_pp0_it10 < p_059_i_i_i_3_1_5_i_fu_3929_p3? 1'b1: 1'b0);

assign tmp_466_1_7_i_fu_3952_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_1_reg_7825_pp0_it11 < p_059_i_i_i_3_1_6_i_fu_3947_p3? 1'b1: 1'b0);

assign tmp_466_1_8_i_fu_3971_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_1_reg_7819_pp0_it11 < p_059_i_i_i_3_1_7_i_fu_3964_p3? 1'b1: 1'b0);

assign tmp_466_1_9_i_fu_3987_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_7735_pp0_it12 < p_059_i_i_i_3_1_8_i_fu_3981_p3? 1'b1: 1'b0);

assign tmp_466_1_i_fu_3760_p2 = (src_kernel_win_0_val_8_9_fu_662 < p_059_i_i_i_3_0_9_i_reg_7812? 1'b1: 1'b0);

assign tmp_466_2_1_i_fu_4051_p2 = (src_kernel_win_0_val_7_8_fu_618 < p_059_i_i_i_3_2_i_fu_4045_p3? 1'b1: 1'b0);

assign tmp_466_2_2_i_fu_4138_p2 = (src_kernel_win_0_val_7_7_lo_1_reg_7953 < p_059_i_i_i_3_2_1_i_fu_4133_p3? 1'b1: 1'b0);

assign tmp_466_2_3_i_fu_4157_p2 = (src_kernel_win_0_val_7_6_lo_1_reg_7947 < p_059_i_i_i_3_2_2_i_fu_4150_p3? 1'b1: 1'b0);

assign tmp_466_2_4_i_fu_4173_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_1_reg_7941_pp0_it15 < p_059_i_i_i_3_2_3_i_fu_4167_p3? 1'b1: 1'b0);

assign tmp_466_2_5_i_fu_4192_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_1_reg_7935_pp0_it16 < p_059_i_i_i_3_2_4_i_reg_7980? 1'b1: 1'b0);

assign tmp_466_2_6_i_fu_4208_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_1_reg_7929_pp0_it16 < p_059_i_i_i_3_2_5_i_fu_4202_p3? 1'b1: 1'b0);

assign tmp_466_2_7_i_fu_4225_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_1_reg_7923_pp0_it17 < p_059_i_i_i_3_2_6_i_fu_4220_p3? 1'b1: 1'b0);

assign tmp_466_2_8_i_fu_4244_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_1_reg_7917_pp0_it17 < p_059_i_i_i_3_2_7_i_fu_4237_p3? 1'b1: 1'b0);

assign tmp_466_2_9_i_fu_4260_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_7728_pp0_it18 < p_059_i_i_i_3_2_8_i_fu_4254_p3? 1'b1: 1'b0);

assign tmp_466_2_i_fu_4033_p2 = (src_kernel_win_0_val_7_9_fu_622 < p_059_i_i_i_3_1_9_i_reg_7910? 1'b1: 1'b0);

assign tmp_466_3_1_i_fu_4324_p2 = (src_kernel_win_0_val_6_8_fu_578 < p_059_i_i_i_3_3_i_fu_4318_p3? 1'b1: 1'b0);

assign tmp_466_3_2_i_fu_4411_p2 = (src_kernel_win_0_val_6_7_lo_1_reg_8051 < p_059_i_i_i_3_3_1_i_fu_4406_p3? 1'b1: 1'b0);

assign tmp_466_3_3_i_fu_4430_p2 = (src_kernel_win_0_val_6_6_lo_1_reg_8045 < p_059_i_i_i_3_3_2_i_fu_4423_p3? 1'b1: 1'b0);

assign tmp_466_3_4_i_fu_4446_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_1_reg_8039_pp0_it21 < p_059_i_i_i_3_3_3_i_fu_4440_p3? 1'b1: 1'b0);

assign tmp_466_3_5_i_fu_4465_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_1_reg_8033_pp0_it22 < p_059_i_i_i_3_3_4_i_reg_8078? 1'b1: 1'b0);

assign tmp_466_3_6_i_fu_4481_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_1_reg_8027_pp0_it22 < p_059_i_i_i_3_3_5_i_fu_4475_p3? 1'b1: 1'b0);

assign tmp_466_3_7_i_fu_4498_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_1_reg_8021_pp0_it23 < p_059_i_i_i_3_3_6_i_fu_4493_p3? 1'b1: 1'b0);

assign tmp_466_3_8_i_fu_4517_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_1_reg_8015_pp0_it23 < p_059_i_i_i_3_3_7_i_fu_4510_p3? 1'b1: 1'b0);

assign tmp_466_3_9_i_fu_4533_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_7721_pp0_it24 < p_059_i_i_i_3_3_8_i_fu_4527_p3? 1'b1: 1'b0);

assign tmp_466_3_i_fu_4306_p2 = (src_kernel_win_0_val_6_9_fu_582 < p_059_i_i_i_3_2_9_i_reg_8008? 1'b1: 1'b0);

assign tmp_466_4_1_i_fu_4597_p2 = (src_kernel_win_0_val_5_8_fu_538 < p_059_i_i_i_3_4_i_fu_4591_p3? 1'b1: 1'b0);

assign tmp_466_4_2_i_fu_4684_p2 = (src_kernel_win_0_val_5_7_lo_1_reg_8149 < p_059_i_i_i_3_4_1_i_fu_4679_p3? 1'b1: 1'b0);

assign tmp_466_4_3_i_fu_4703_p2 = (src_kernel_win_0_val_5_6_lo_1_reg_8143 < p_059_i_i_i_3_4_2_i_fu_4696_p3? 1'b1: 1'b0);

assign tmp_466_4_4_i_fu_4719_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_1_reg_8137_pp0_it27 < p_059_i_i_i_3_4_3_i_fu_4713_p3? 1'b1: 1'b0);

assign tmp_466_4_5_i_fu_4738_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_1_reg_8131_pp0_it28 < p_059_i_i_i_3_4_4_i_reg_8176? 1'b1: 1'b0);

assign tmp_466_4_6_i_fu_4754_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_1_reg_8125_pp0_it28 < p_059_i_i_i_3_4_5_i_fu_4748_p3? 1'b1: 1'b0);

assign tmp_466_4_7_i_fu_4771_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_1_reg_8119_pp0_it29 < p_059_i_i_i_3_4_6_i_fu_4766_p3? 1'b1: 1'b0);

assign tmp_466_4_8_i_fu_4790_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_1_reg_8113_pp0_it29 < p_059_i_i_i_3_4_7_i_fu_4783_p3? 1'b1: 1'b0);

assign tmp_466_4_9_i_fu_4806_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_7714_pp0_it30 < p_059_i_i_i_3_4_8_i_fu_4800_p3? 1'b1: 1'b0);

assign tmp_466_4_i_fu_4579_p2 = (src_kernel_win_0_val_5_9_fu_542 < p_059_i_i_i_3_3_9_i_reg_8106? 1'b1: 1'b0);

assign tmp_466_5_1_i_fu_4870_p2 = (src_kernel_win_0_val_4_8_fu_498 < p_059_i_i_i_3_5_i_fu_4864_p3? 1'b1: 1'b0);

assign tmp_466_5_2_i_fu_4957_p2 = (src_kernel_win_0_val_4_7_lo_1_reg_8247 < p_059_i_i_i_3_5_1_i_fu_4952_p3? 1'b1: 1'b0);

assign tmp_466_5_3_i_fu_4976_p2 = (src_kernel_win_0_val_4_6_lo_1_reg_8241 < p_059_i_i_i_3_5_2_i_fu_4969_p3? 1'b1: 1'b0);

assign tmp_466_5_4_i_fu_4992_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_1_reg_8235_pp0_it33 < p_059_i_i_i_3_5_3_i_fu_4986_p3? 1'b1: 1'b0);

assign tmp_466_5_5_i_fu_5011_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_1_reg_8229_pp0_it34 < p_059_i_i_i_3_5_4_i_reg_8274? 1'b1: 1'b0);

assign tmp_466_5_6_i_fu_5027_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_1_reg_8223_pp0_it34 < p_059_i_i_i_3_5_5_i_fu_5021_p3? 1'b1: 1'b0);

assign tmp_466_5_7_i_fu_5044_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_1_reg_8217_pp0_it35 < p_059_i_i_i_3_5_6_i_fu_5039_p3? 1'b1: 1'b0);

assign tmp_466_5_8_i_fu_5063_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_1_reg_8211_pp0_it35 < p_059_i_i_i_3_5_7_i_fu_5056_p3? 1'b1: 1'b0);

assign tmp_466_5_9_i_fu_5079_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_7707_pp0_it36 < p_059_i_i_i_3_5_8_i_fu_5073_p3? 1'b1: 1'b0);

assign tmp_466_5_i_fu_4852_p2 = (src_kernel_win_0_val_4_9_fu_502 < p_059_i_i_i_3_4_9_i_reg_8204? 1'b1: 1'b0);

assign tmp_466_6_1_i_fu_5143_p2 = (src_kernel_win_0_val_3_8_fu_462 < p_059_i_i_i_3_6_i_fu_5137_p3? 1'b1: 1'b0);

assign tmp_466_6_2_i_fu_5230_p2 = (src_kernel_win_0_val_3_7_lo_1_reg_8345 < p_059_i_i_i_3_6_1_i_fu_5225_p3? 1'b1: 1'b0);

assign tmp_466_6_3_i_fu_5249_p2 = (src_kernel_win_0_val_3_6_lo_1_reg_8339 < p_059_i_i_i_3_6_2_i_fu_5242_p3? 1'b1: 1'b0);

assign tmp_466_6_4_i_fu_5265_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_1_reg_8333_pp0_it39 < p_059_i_i_i_3_6_3_i_fu_5259_p3? 1'b1: 1'b0);

assign tmp_466_6_5_i_fu_5284_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_1_reg_8327_pp0_it40 < p_059_i_i_i_3_6_4_i_reg_8372? 1'b1: 1'b0);

assign tmp_466_6_6_i_fu_5300_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_1_reg_8321_pp0_it40 < p_059_i_i_i_3_6_5_i_fu_5294_p3? 1'b1: 1'b0);

assign tmp_466_6_7_i_fu_5317_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_1_reg_8315_pp0_it41 < p_059_i_i_i_3_6_6_i_fu_5312_p3? 1'b1: 1'b0);

assign tmp_466_6_8_i_fu_5336_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_1_reg_8309_pp0_it41 < p_059_i_i_i_3_6_7_i_fu_5329_p3? 1'b1: 1'b0);

assign tmp_466_6_9_i_fu_5352_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_7700_pp0_it42 < p_059_i_i_i_3_6_8_i_fu_5346_p3? 1'b1: 1'b0);

assign tmp_466_6_i_fu_5125_p2 = (src_kernel_win_0_val_3_9_fu_466 < p_059_i_i_i_3_5_9_i_reg_8302? 1'b1: 1'b0);

assign tmp_466_7_1_i_fu_5416_p2 = (src_kernel_win_0_val_2_8_fu_426 < p_059_i_i_i_3_7_i_fu_5410_p3? 1'b1: 1'b0);

assign tmp_466_7_2_i_fu_5503_p2 = (src_kernel_win_0_val_2_7_lo_1_reg_8443 < p_059_i_i_i_3_7_1_i_fu_5498_p3? 1'b1: 1'b0);

assign tmp_466_7_3_i_fu_5522_p2 = (src_kernel_win_0_val_2_6_lo_1_reg_8437 < p_059_i_i_i_3_7_2_i_fu_5515_p3? 1'b1: 1'b0);

assign tmp_466_7_4_i_fu_5538_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_1_reg_8431_pp0_it45 < p_059_i_i_i_3_7_3_i_fu_5532_p3? 1'b1: 1'b0);

assign tmp_466_7_5_i_fu_5557_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_1_reg_8425_pp0_it46 < p_059_i_i_i_3_7_4_i_reg_8470? 1'b1: 1'b0);

assign tmp_466_7_6_i_fu_5573_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_1_reg_8419_pp0_it46 < p_059_i_i_i_3_7_5_i_fu_5567_p3? 1'b1: 1'b0);

assign tmp_466_7_7_i_fu_5590_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_1_reg_8413_pp0_it47 < p_059_i_i_i_3_7_6_i_fu_5585_p3? 1'b1: 1'b0);

assign tmp_466_7_8_i_fu_5609_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_1_reg_8407_pp0_it47 < p_059_i_i_i_3_7_7_i_fu_5602_p3? 1'b1: 1'b0);

assign tmp_466_7_9_i_fu_5625_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_7693_pp0_it48 < p_059_i_i_i_3_7_8_i_fu_5619_p3? 1'b1: 1'b0);

assign tmp_466_7_i_fu_5398_p2 = (src_kernel_win_0_val_2_9_fu_430 < p_059_i_i_i_3_6_9_i_reg_8400? 1'b1: 1'b0);

assign tmp_466_8_1_i_fu_5689_p2 = (src_kernel_win_0_val_1_8_fu_390 < p_059_i_i_i_3_8_i_fu_5683_p3? 1'b1: 1'b0);

assign tmp_466_8_2_i_fu_5776_p2 = (src_kernel_win_0_val_1_7_lo_1_reg_8541 < p_059_i_i_i_3_8_1_i_fu_5771_p3? 1'b1: 1'b0);

assign tmp_466_8_3_i_fu_5795_p2 = (src_kernel_win_0_val_1_6_lo_1_reg_8535 < p_059_i_i_i_3_8_2_i_fu_5788_p3? 1'b1: 1'b0);

assign tmp_466_8_4_i_fu_5811_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_1_reg_8529_pp0_it51 < p_059_i_i_i_3_8_3_i_fu_5805_p3? 1'b1: 1'b0);

assign tmp_466_8_5_i_fu_5830_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_1_reg_8523_pp0_it52 < p_059_i_i_i_3_8_4_i_reg_8568? 1'b1: 1'b0);

assign tmp_466_8_6_i_fu_5846_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_1_reg_8517_pp0_it52 < p_059_i_i_i_3_8_5_i_fu_5840_p3? 1'b1: 1'b0);

assign tmp_466_8_7_i_fu_5863_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_1_reg_8511_pp0_it53 < p_059_i_i_i_3_8_6_i_fu_5858_p3? 1'b1: 1'b0);

assign tmp_466_8_8_i_fu_5882_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_1_reg_8505_pp0_it53 < p_059_i_i_i_3_8_7_i_fu_5875_p3? 1'b1: 1'b0);

assign tmp_466_8_9_i_fu_5898_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_7686_pp0_it54 < p_059_i_i_i_3_8_8_i_fu_5892_p3? 1'b1: 1'b0);

assign tmp_466_8_i_fu_5671_p2 = (src_kernel_win_0_val_1_9_fu_394 < p_059_i_i_i_3_7_9_i_reg_8498? 1'b1: 1'b0);

assign tmp_466_9_1_i_fu_5956_p2 = (src_kernel_win_0_val_0_8_fu_354 < p_059_i_i_i_3_9_i_fu_5950_p3? 1'b1: 1'b0);

assign tmp_466_9_2_i_fu_6027_p2 = (src_kernel_win_0_val_0_7_lo_1_reg_8627 < p_059_i_i_i_3_9_1_i_fu_6022_p3? 1'b1: 1'b0);

assign tmp_466_9_3_i_fu_6046_p2 = (src_kernel_win_0_val_0_6_lo_1_reg_8621 < p_059_i_i_i_3_9_2_i_fu_6039_p3? 1'b1: 1'b0);

assign tmp_466_9_4_i_fu_6062_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_1_reg_8615_pp0_it57 < p_059_i_i_i_3_9_3_i_fu_6056_p3? 1'b1: 1'b0);

assign tmp_466_9_5_i_fu_6081_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_1_reg_8609_pp0_it58 < p_059_i_i_i_3_9_4_i_reg_8654? 1'b1: 1'b0);

assign tmp_466_9_6_i_fu_6097_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_1_reg_8603_pp0_it58 < p_059_i_i_i_3_9_5_i_fu_6091_p3? 1'b1: 1'b0);

assign tmp_466_9_7_i_fu_6114_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_2_1_reg_7644_pp0_it59 < p_059_i_i_i_3_9_6_i_fu_6109_p3? 1'b1: 1'b0);

assign tmp_466_9_8_i_fu_6133_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_7651_pp0_it59 < p_059_i_i_i_3_9_7_i_fu_6126_p3? 1'b1: 1'b0);

assign tmp_466_9_9_i_fu_6149_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_7680_pp0_it60 < p_059_i_i_i_3_9_8_i_fu_6143_p3? 1'b1: 1'b0);

assign tmp_466_9_i_fu_5938_p2 = (src_kernel_win_0_val_0_9_fu_358 < p_059_i_i_i_3_8_9_i_reg_8596? 1'b1: 1'b0);

assign tmp_46_fu_2608_p3 = p_assign_22_9_i_fu_2577_p2[ap_const_lv32_B];

assign tmp_47_fu_2616_p1 = p_assign_22_9_i_fu_2577_p2[3:0];

assign tmp_48_fu_2667_p1 = ImagLoc_x_fu_2661_p2[10:0];

assign tmp_49_fu_2671_p3 = ImagLoc_x_fu_2661_p2[ap_const_lv32_B];

assign tmp_4_fu_1620_p1 = cols;

assign tmp_51_fu_2740_p1 = x_fu_2720_p3[3:0];

assign tmp_5_fu_1624_p1 = rows;

assign tmp_6_fu_2335_p1 = tmp_4461_i_fu_2324_p2[3:0];

assign tmp_7_fu_2362_p1 = p_assign_22_1_i_fu_2351_p2[3:0];

assign tmp_8_fu_2366_p3 = ((tmp_448_1_i_fu_2357_p2[0:0] === 1'b1) ? tmp_7_fu_2362_p1 : tmp_2_reg_7410);

assign tmp_9_fu_2389_p1 = p_assign_22_2_i_fu_2378_p2[3:0];

assign tmp_fu_2244_p1 = tmp_41_cast_reload_dout[3:0];

assign tmp_s_fu_2396_p3 = ((tmp_448_2_i_fu_2384_p2[0:0] === 1'b1) ? tmp_9_fu_2389_p1 : tmp_10_fu_2393_p1);

assign x_fu_2720_p3 = ((or_cond_i_i_i_i_i_reg_7542[0:0] === 1'b1) ? tmp_48_reg_7537 : p_assign_1_fu_2714_p3);

assign y_6_5_cast_i_fu_1640_p1 = y_6_5_i_fu_1634_p2;

assign y_6_5_i_fu_1634_p2 = (p_neg392_i_i_i2_cast27807_reload_dout & tmp_399_5_i_fu_1628_p2);
always @ (posedge ap_clk) begin
    y_6_5_cast_i_reg_6900[11:1] <= 11'b00000000000;
end



endmodule //morphological_filter_Loop_loop_height_proc4101

