{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 11:19:52 2013 " "Info: Processing started: Thu May 02 11:19:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[0\] " "Info: Assuming node \"CNTR\[0\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[1\] " "Info: Assuming node \"CNTR\[1\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[5\] " "Info: Assuming node \"CNTR\[5\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[4\] " "Info: Assuming node \"CNTR\[4\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[3\] " "Info: Assuming node \"CNTR\[3\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[2\] " "Info: Assuming node \"CNTR\[2\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SetString " "Info: Assuming node \"SetString\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { -24 -376 -324 -12 "setString" "" } { 504 -800 -784 550 "setString" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetString" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "GetSring " "Info: Assuming node \"GetSring\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 88 -752 -584 104 "GetSring" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GetSring" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[0\] " "Info: Assuming node \"ADDR\[0\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[1\] " "Info: Assuming node \"ADDR\[1\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[3\] " "Info: Assuming node \"ADDR\[3\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[2\] " "Info: Assuming node \"ADDR\[2\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[4\] " "Info: Assuming node \"ADDR\[4\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[5\] " "Info: Assuming node \"ADDR\[5\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WRITE_CMD " "Info: Assuming node \"WRITE_CMD\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 -752 -584 8 "WRITE_CMD" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WRITE_CMD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "62 " "Warning: Found 62 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst79 " "Info: Detected gated clock \"inst79\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 296 1584 1648 344 "inst79" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst81 " "Info: Detected gated clock \"inst81\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 504 1584 1648 552 "inst81" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst95 " "Info: Detected gated clock \"inst95\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 304 2088 2152 352 "inst95" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst63 " "Info: Detected gated clock \"inst63\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 288 1088 1152 336 "inst63" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst97 " "Info: Detected gated clock \"inst97\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 512 2088 2152 560 "inst97" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst41 " "Info: Detected gated clock \"inst41\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 408 472 1328 "inst41" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst96 " "Info: Detected gated clock \"inst96\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 408 2088 2152 456 "inst96" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst80 " "Info: Detected gated clock \"inst80\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 400 1584 1648 448 "inst80" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 384 584 648 432 "inst49" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst64 " "Info: Detected gated clock \"inst64\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 392 1088 1152 440 "inst64" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst219 " "Info: Detected gated clock \"inst219\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 64 128 1448 "inst219" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst219" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst50 " "Info: Detected gated clock \"inst50\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst65 " "Info: Detected gated clock \"inst65\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 496 1088 1152 544 "inst65" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst220 " "Info: Detected gated clock \"inst220\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 320 384 1448 "inst220" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst220" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst200~1 " "Info: Detected gated clock \"inst200~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 416 -944 -880 496 "inst200" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst200~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst218 " "Info: Detected gated clock \"inst218\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 -192 -128 1448 "inst218" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 280 584 648 328 "inst48" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst191~0 " "Info: Detected gated clock \"inst191~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1072 -528 -464 1120 "inst191" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst191~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~0 " "Info: Detected gated clock \"lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~0\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/decode_p7f.tdf" 31 12 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst191~1 " "Info: Detected gated clock \"inst191~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1072 -528 -464 1120 "inst191" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst191~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst94 " "Info: Detected gated clock \"inst94\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 200 2088 2152 248 "inst94" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~1 " "Info: Detected gated clock \"lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~1\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/decode_p7f.tdf" 31 12 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst192~1 " "Info: Detected gated clock \"inst192~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 928 -528 -464 976 "inst192" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst192~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst78 " "Info: Detected gated clock \"inst78\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 192 1584 1648 240 "inst78" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst193~0 " "Info: Detected gated clock \"inst193~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 784 -528 -464 832 "inst193" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst193~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst193~1 " "Info: Detected gated clock \"inst193~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 784 -528 -464 832 "inst193" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst193~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst62 " "Info: Detected gated clock \"inst62\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst192~0 " "Info: Detected gated clock \"inst192~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 928 -528 -464 976 "inst192" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst192~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst207~0 " "Info: Detected gated clock \"inst207~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 592 -648 -584 640 "inst207" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst207~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst194~0 " "Info: Detected gated clock \"inst194~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst194~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst194~1 " "Info: Detected gated clock \"inst194~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst194~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47~0 " "Info: Detected gated clock \"inst47~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 176 584 648 224 "inst47" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst217 " "Info: Detected gated clock \"inst217\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 -456 -392 1448 "inst217" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 31 11 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 31 11 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 31 11 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst199~0 " "Info: Detected gated clock \"inst199~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst199~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst199 " "Info: Detected gated clock \"inst199\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst199" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\] register lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\] 297.89 MHz 3.357 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 297.89 MHz between source register \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination register \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 3.357 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.184 ns + Longest register register " "Info: + Longest register to register delay is 3.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X29_Y23_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N11; Fanout = 3; REG Node = 'lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.228 ns) 0.595 ns lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X29_Y23_N24 1 " "Info: 2: + IC(0.367 ns) + CELL(0.228 ns) = 0.595 ns; Loc. = LCCOMB_X29_Y23_N24; Fanout = 1; COMB Node = 'lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.357 ns) 1.201 ns lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1 3 COMB LCCOMB_X29_Y23_N22 20 " "Info: 3: + IC(0.249 ns) + CELL(0.357 ns) = 1.201 ns; Loc. = LCCOMB_X29_Y23_N22; Fanout = 20; COMB Node = 'lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.346 ns) 1.937 ns inst204 4 COMB LCCOMB_X30_Y23_N30 4 " "Info: 4: + IC(0.390 ns) + CELL(0.346 ns) = 1.937 ns; Loc. = LCCOMB_X30_Y23_N30; Fanout = 4; COMB Node = 'inst204'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 inst204 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 368 -32 32 416 "inst204" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.746 ns) 3.184 ns lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X27_Y23_N5 3 " "Info: 5: + IC(0.501 ns) + CELL(0.746 ns) = 3.184 ns; Loc. = LCFF_X27_Y23_N5; Fanout = 3; REG Node = 'lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { inst204 lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 52.67 % ) " "Info: Total cell delay = 1.677 ns ( 52.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.507 ns ( 47.33 % ) " "Info: Total interconnect delay = 1.507 ns ( 47.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 inst204 lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] {} lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 {} lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 {} inst204 {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.367ns 0.249ns 0.390ns 0.501ns } { 0.000ns 0.228ns 0.357ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.578 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_C7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.618 ns) 2.578 ns lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LCFF_X27_Y23_N5 3 " "Info: 2: + IC(1.103 ns) + CELL(0.618 ns) = 2.578 ns; Loc. = LCFF_X27_Y23_N5; Fanout = 3; REG Node = 'lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 57.21 % ) " "Info: Total cell delay = 1.475 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.103 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.103ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.567 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_C7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.618 ns) 2.567 ns lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X29_Y23_N11 3 " "Info: 2: + IC(1.092 ns) + CELL(0.618 ns) = 2.567 ns; Loc. = LCFF_X29_Y23_N11; Fanout = 3; REG Node = 'lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { CLK lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 57.46 % ) " "Info: Total cell delay = 1.475 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.092 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { CLK lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.092ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.103ns } { 0.000ns 0.857ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { CLK lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.092ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 inst204 lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] {} lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 {} lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 {} inst204 {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.367ns 0.249ns 0.390ns 0.501ns } { 0.000ns 0.228ns 0.357ns 0.346ns 0.746ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.103ns } { 0.000ns 0.857ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { CLK lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.092ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[0\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X30_Y23_N17 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X30_Y23_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X30_Y23_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[0\] destination 3.229 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[0\]\" to destination register is 3.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CNTR\[0\] 1 CLK PIN_B8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 5; CLK Node = 'CNTR\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[0] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.225 ns) 2.121 ns inst199 2 COMB LCCOMB_X26_Y23_N6 2 " "Info: 2: + IC(1.039 ns) + CELL(0.225 ns) = 2.121 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { CNTR[0] inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.229 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 3 REG LCFF_X30_Y23_N19 21 " "Info: 3: + IC(0.490 ns) + CELL(0.618 ns) = 3.229 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 52.65 % ) " "Info: Total cell delay = 1.700 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.529 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.529 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.039ns 0.490ns } { 0.000ns 0.857ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[0\] source 3.229 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[0\]\" to source register is 3.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CNTR\[0\] 1 CLK PIN_B8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 5; CLK Node = 'CNTR\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[0] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.225 ns) 2.121 ns inst199 2 COMB LCCOMB_X26_Y23_N6 2 " "Info: 2: + IC(1.039 ns) + CELL(0.225 ns) = 2.121 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { CNTR[0] inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.229 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 3 REG LCFF_X30_Y23_N17 23 " "Info: 3: + IC(0.490 ns) + CELL(0.618 ns) = 3.229 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 52.65 % ) " "Info: Total cell delay = 1.700 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.529 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.529 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.039ns 0.490ns } { 0.000ns 0.857ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.039ns 0.490ns } { 0.000ns 0.857ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.039ns 0.490ns } { 0.000ns 0.857ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.039ns 0.490ns } { 0.000ns 0.857ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.039ns 0.490ns } { 0.000ns 0.857ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[1\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X30_Y23_N17 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X30_Y23_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X30_Y23_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[1\] destination 3.457 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[1\]\" to destination register is 3.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[1\] 1 CLK PIN_C9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 6; CLK Node = 'CNTR\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.053 ns) 1.776 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.914 ns) + CELL(0.053 ns) = 1.776 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { CNTR[1] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.349 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.349 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.457 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.457 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 49.41 % ) " "Info: Total cell delay = 1.708 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.749 ns ( 50.59 % ) " "Info: Total interconnect delay = 1.749 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.914ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.053ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[1\] source 3.457 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[1\]\" to source register is 3.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[1\] 1 CLK PIN_C9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 6; CLK Node = 'CNTR\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.053 ns) 1.776 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.914 ns) + CELL(0.053 ns) = 1.776 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { CNTR[1] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.349 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.349 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.457 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X30_Y23_N17 23 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.457 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 49.41 % ) " "Info: Total cell delay = 1.708 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.749 ns ( 50.59 % ) " "Info: Total interconnect delay = 1.749 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.914ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.053ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.914ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.053ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.914ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.053ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.914ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.053ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.914ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.053ns 0.228ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[5\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[5\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X30_Y23_N17 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X30_Y23_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X30_Y23_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[5\] destination 3.598 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[5\]\" to destination register is 3.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns CNTR\[5\] 1 CLK PIN_A10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 4; CLK Node = 'CNTR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.225 ns) 1.917 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.920 ns) + CELL(0.225 ns) = 1.917 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { CNTR[5] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.490 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.490 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.598 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.598 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 51.22 % ) " "Info: Total cell delay = 1.843 ns ( 51.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.755 ns ( 48.78 % ) " "Info: Total interconnect delay = 1.755 ns ( 48.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.920ns 0.345ns 0.490ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[5\] source 3.598 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[5\]\" to source register is 3.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns CNTR\[5\] 1 CLK PIN_A10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 4; CLK Node = 'CNTR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.225 ns) 1.917 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.920 ns) + CELL(0.225 ns) = 1.917 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { CNTR[5] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.490 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.490 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.598 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X30_Y23_N17 23 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.598 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 51.22 % ) " "Info: Total cell delay = 1.843 ns ( 51.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.755 ns ( 48.78 % ) " "Info: Total interconnect delay = 1.755 ns ( 48.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.920ns 0.345ns 0.490ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.920ns 0.345ns 0.490ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.920ns 0.345ns 0.490ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.920ns 0.345ns 0.490ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.920ns 0.345ns 0.490ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[4\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[4\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X30_Y23_N17 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X30_Y23_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X30_Y23_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[4\] destination 3.616 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[4\]\" to destination register is 3.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[4\] 1 CLK PIN_B9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 4; CLK Node = 'CNTR\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[4] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.228 ns) 1.935 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.898 ns) + CELL(0.228 ns) = 1.935 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { CNTR[4] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.508 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.508 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.616 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.616 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.883 ns ( 52.07 % ) " "Info: Total cell delay = 1.883 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.733 ns ( 47.93 % ) " "Info: Total interconnect delay = 1.733 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.898ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.228ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[4\] source 3.616 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[4\]\" to source register is 3.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[4\] 1 CLK PIN_B9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 4; CLK Node = 'CNTR\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[4] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.228 ns) 1.935 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.898 ns) + CELL(0.228 ns) = 1.935 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { CNTR[4] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.508 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.508 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.616 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X30_Y23_N17 23 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.616 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.883 ns ( 52.07 % ) " "Info: Total cell delay = 1.883 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.733 ns ( 47.93 % ) " "Info: Total interconnect delay = 1.733 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.898ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.228ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.898ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.228ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.898ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.228ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.898ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.228ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.898ns 0.345ns 0.490ns } { 0.000ns 0.809ns 0.228ns 0.228ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[3\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[3\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X30_Y23_N17 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X30_Y23_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X30_Y23_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[3\] destination 3.746 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[3\]\" to destination register is 3.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns CNTR\[3\] 1 CLK PIN_D10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 4; CLK Node = 'CNTR\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.346 ns) 2.065 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.957 ns) + CELL(0.346 ns) = 2.065 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CNTR[3] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.638 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.638 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.746 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.746 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 52.16 % ) " "Info: Total cell delay = 1.954 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.792 ns ( 47.84 % ) " "Info: Total interconnect delay = 1.792 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.746 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.957ns 0.345ns 0.490ns } { 0.000ns 0.762ns 0.346ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[3\] source 3.746 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[3\]\" to source register is 3.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns CNTR\[3\] 1 CLK PIN_D10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 4; CLK Node = 'CNTR\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.346 ns) 2.065 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.957 ns) + CELL(0.346 ns) = 2.065 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CNTR[3] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.638 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.638 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.746 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X30_Y23_N17 23 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.746 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 52.16 % ) " "Info: Total cell delay = 1.954 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.792 ns ( 47.84 % ) " "Info: Total interconnect delay = 1.792 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.746 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.957ns 0.345ns 0.490ns } { 0.000ns 0.762ns 0.346ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.746 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.957ns 0.345ns 0.490ns } { 0.000ns 0.762ns 0.346ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.746 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.957ns 0.345ns 0.490ns } { 0.000ns 0.762ns 0.346ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.746 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.957ns 0.345ns 0.490ns } { 0.000ns 0.762ns 0.346ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.746 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.957ns 0.345ns 0.490ns } { 0.000ns 0.762ns 0.346ns 0.228ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[2\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X30_Y23_N17 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X30_Y23_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X30_Y23_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[2\] destination 3.859 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[2\]\" to destination register is 3.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CNTR\[2\] 1 CLK PIN_A8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 5; CLK Node = 'CNTR\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[2] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.366 ns) 2.178 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.955 ns) + CELL(0.366 ns) = 2.178 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { CNTR[2] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.751 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.751 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.859 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.859 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.069 ns ( 53.61 % ) " "Info: Total cell delay = 2.069 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.790 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.790 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.955ns 0.345ns 0.490ns } { 0.000ns 0.857ns 0.366ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[2\] source 3.859 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[2\]\" to source register is 3.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CNTR\[2\] 1 CLK PIN_A8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 5; CLK Node = 'CNTR\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[2] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.366 ns) 2.178 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.955 ns) + CELL(0.366 ns) = 2.178 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { CNTR[2] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.751 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.751 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.618 ns) 3.859 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X30_Y23_N17 23 " "Info: 4: + IC(0.490 ns) + CELL(0.618 ns) = 3.859 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 23; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.069 ns ( 53.61 % ) " "Info: Total cell delay = 2.069 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.790 ns ( 46.39 % ) " "Info: Total interconnect delay = 1.790 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.955ns 0.345ns 0.490ns } { 0.000ns 0.857ns 0.366ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.955ns 0.345ns 0.490ns } { 0.000ns 0.857ns 0.366ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.955ns 0.345ns 0.490ns } { 0.000ns 0.857ns 0.366ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.955ns 0.345ns 0.490ns } { 0.000ns 0.857ns 0.366ns 0.228ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.955ns 0.345ns 0.490ns } { 0.000ns 0.857ns 0.366ns 0.228ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SetString " "Info: No valid register-to-register data paths exist for clock \"SetString\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GetSring " "Info: No valid register-to-register data paths exist for clock \"GetSring\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[0\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[1\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[3\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[2\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[4\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[5\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WRITE_CMD " "Info: No valid register-to-register data paths exist for clock \"WRITE_CMD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\] ADDR\[5\] CLK 2.957 ns register " "Info: tsu for register \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"ADDR\[5\]\", clock pin = \"CLK\") is 2.957 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.247 ns + Longest pin register " "Info: + Longest pin to register delay is 5.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ADDR\[5\] 1 CLK PIN_B7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B7; Fanout = 8; CLK Node = 'ADDR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.081 ns) + CELL(0.309 ns) 5.247 ns lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X30_Y23_N23 3 " "Info: 2: + IC(4.081 ns) + CELL(0.309 ns) = 5.247 ns; Loc. = LCFF_X30_Y23_N23; Fanout = 3; REG Node = 'lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.390 ns" { ADDR[5] lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 22.22 % ) " "Info: Total cell delay = 1.166 ns ( 22.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 77.78 % ) " "Info: Total interconnect delay = 4.081 ns ( 77.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { ADDR[5] lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { ADDR[5] {} ADDR[5]~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.081ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.380 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_C7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.618 ns) 2.380 ns lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X30_Y23_N23 3 " "Info: 2: + IC(0.905 ns) + CELL(0.618 ns) = 2.380 ns; Loc. = LCFF_X30_Y23_N23; Fanout = 3; REG Node = 'lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 61.97 % ) " "Info: Total cell delay = 1.475 ns ( 61.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.905 ns ( 38.03 % ) " "Info: Total interconnect delay = 0.905 ns ( 38.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.380 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.905ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { ADDR[5] lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { ADDR[5] {} ADDR[5]~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.081ns } { 0.000ns 0.857ns 0.309ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.380 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.905ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_OUT\[0\] lpm_dff_8bit:inst51\|lpm_ff:lpm_ff_component\|dffs\[0\] 15.072 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_OUT\[0\]\" through register \"lpm_dff_8bit:inst51\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 15.072 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.103 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_C7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.712 ns) 2.661 ns lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X29_Y23_N21 3 " "Info: 2: + IC(1.092 ns) + CELL(0.712 ns) = 2.661 ns; Loc. = LCFF_X29_Y23_N21; Fanout = 3; REG Node = 'lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { CLK lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.378 ns) 3.326 ns lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 3 COMB LCCOMB_X29_Y23_N2 2 " "Info: 3: + IC(0.287 ns) + CELL(0.378 ns) = 3.326 ns; Loc. = LCCOMB_X29_Y23_N2; Fanout = 2; COMB Node = 'lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[2] lpm_compare_4bit:inst36|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.272 ns) 3.948 ns inst200~0 4 COMB LCCOMB_X30_Y23_N14 14 " "Info: 4: + IC(0.350 ns) + CELL(0.272 ns) = 3.948 ns; Loc. = LCCOMB_X30_Y23_N14; Fanout = 14; COMB Node = 'inst200~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { lpm_compare_4bit:inst36|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 inst200~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 416 -944 -880 496 "inst200" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.346 ns) 4.912 ns inst218 5 COMB LCCOMB_X27_Y23_N10 13 " "Info: 5: + IC(0.618 ns) + CELL(0.346 ns) = 4.912 ns; Loc. = LCCOMB_X27_Y23_N10; Fanout = 13; COMB Node = 'inst218'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { inst200~0 inst218 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 -192 -128 1448 "inst218" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.228 ns) 5.512 ns inst63 6 COMB LCCOMB_X27_Y23_N12 1 " "Info: 6: + IC(0.372 ns) + CELL(0.228 ns) = 5.512 ns; Loc. = LCCOMB_X27_Y23_N12; Fanout = 1; COMB Node = 'inst63'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { inst218 inst63 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 288 1088 1152 336 "inst63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.000 ns) 6.836 ns inst63~clkctrl 7 COMB CLKCTRL_G13 8 " "Info: 7: + IC(1.324 ns) + CELL(0.000 ns) = 6.836 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'inst63~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst63 inst63~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 288 1088 1152 336 "inst63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 8.103 ns lpm_dff_8bit:inst51\|lpm_ff:lpm_ff_component\|dffs\[0\] 8 REG LCFF_X27_Y19_N23 1 " "Info: 8: + IC(0.649 ns) + CELL(0.618 ns) = 8.103 ns; Loc. = LCFF_X27_Y19_N23; Fanout = 1; REG Node = 'lpm_dff_8bit:inst51\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { inst63~clkctrl lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.411 ns ( 42.10 % ) " "Info: Total cell delay = 3.411 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.692 ns ( 57.90 % ) " "Info: Total interconnect delay = 4.692 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.103 ns" { CLK lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[2] lpm_compare_4bit:inst36|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 inst200~0 inst218 inst63 inst63~clkctrl lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.103 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[2] {} lpm_compare_4bit:inst36|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 {} inst200~0 {} inst218 {} inst63 {} inst63~clkctrl {} lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.092ns 0.287ns 0.350ns 0.618ns 0.372ns 1.324ns 0.649ns } { 0.000ns 0.857ns 0.712ns 0.378ns 0.272ns 0.346ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.875 ns + Longest register pin " "Info: + Longest register to pin delay is 6.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_8bit:inst51\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X27_Y19_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y19_N23; Fanout = 1; REG Node = 'lpm_dff_8bit:inst51\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.272 ns) 1.961 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[0\]~71 2 COMB LCCOMB_X27_Y19_N20 1 " "Info: 2: + IC(1.689 ns) + CELL(0.272 ns) = 1.961 ns; Loc. = LCCOMB_X27_Y19_N20; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[0\]~71'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~71 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.272 ns) 3.137 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[0\]~74 3 COMB LCCOMB_X37_Y19_N4 1 " "Info: 3: + IC(0.904 ns) + CELL(0.272 ns) = 3.137 ns; Loc. = LCCOMB_X37_Y19_N4; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[0\]~74'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~71 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~74 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.154 ns) 4.046 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[0\]~75 4 COMB LCCOMB_X33_Y21_N18 1 " "Info: 4: + IC(0.755 ns) + CELL(0.154 ns) = 4.046 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[0\]~75'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~74 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~75 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(2.154 ns) 6.875 ns DATA_OUT\[0\] 5 PIN PIN_G1 0 " "Info: 5: + IC(0.675 ns) + CELL(2.154 ns) = 6.875 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'DATA_OUT\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~75 DATA_OUT[0] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 41.48 % ) " "Info: Total cell delay = 2.852 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.023 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.023 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~71 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~74 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~75 DATA_OUT[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~71 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~74 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~75 {} DATA_OUT[0] {} } { 0.000ns 1.689ns 0.904ns 0.755ns 0.675ns } { 0.000ns 0.272ns 0.272ns 0.154ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.103 ns" { CLK lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[2] lpm_compare_4bit:inst36|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 inst200~0 inst218 inst63 inst63~clkctrl lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.103 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[2] {} lpm_compare_4bit:inst36|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 {} inst200~0 {} inst218 {} inst63 {} inst63~clkctrl {} lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.092ns 0.287ns 0.350ns 0.618ns 0.372ns 1.324ns 0.649ns } { 0.000ns 0.857ns 0.712ns 0.378ns 0.272ns 0.346ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~71 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~74 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~75 DATA_OUT[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { lpm_dff_8bit:inst51|lpm_ff:lpm_ff_component|dffs[0] {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~71 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~74 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[0]~75 {} DATA_OUT[0] {} } { 0.000ns 1.689ns 0.904ns 0.755ns 0.675ns } { 0.000ns 0.272ns 0.272ns 0.154ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADDR\[5\] DATA_OUT\[2\] 11.434 ns Longest " "Info: Longest tpd from source pin \"ADDR\[5\]\" to destination pin \"DATA_OUT\[2\]\" is 11.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ADDR\[5\] 1 CLK PIN_B7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B7; Fanout = 8; CLK Node = 'ADDR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.346 ns) 2.162 ns lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X29_Y23_N24 1 " "Info: 2: + IC(0.959 ns) + CELL(0.346 ns) = 2.162 ns; Loc. = LCCOMB_X29_Y23_N24; Fanout = 1; COMB Node = 'lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { ADDR[5] lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.357 ns) 2.768 ns lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1 3 COMB LCCOMB_X29_Y23_N22 20 " "Info: 3: + IC(0.249 ns) + CELL(0.357 ns) = 2.768 ns; Loc. = LCCOMB_X29_Y23_N22; Fanout = 20; COMB Node = 'lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.135 ns) + CELL(0.272 ns) 5.175 ns inst110 4 COMB LCCOMB_X29_Y19_N2 8 " "Info: 4: + IC(2.135 ns) + CELL(0.272 ns) = 5.175 ns; Loc. = LCCOMB_X29_Y19_N2; Fanout = 8; COMB Node = 'inst110'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 inst110 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 208 1416 1480 256 "inst110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.378 ns) 6.153 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[2\]~53 5 COMB LCCOMB_X27_Y19_N28 1 " "Info: 5: + IC(0.600 ns) + CELL(0.378 ns) = 6.153 ns; Loc. = LCCOMB_X27_Y19_N28; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[2\]~53'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { inst110 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~53 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.357 ns) 7.434 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[2\]~56 6 COMB LCCOMB_X33_Y19_N20 1 " "Info: 6: + IC(0.924 ns) + CELL(0.357 ns) = 7.434 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[2\]~56'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~53 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~56 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.272 ns) 8.323 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[2\]~57 7 COMB LCCOMB_X33_Y17_N28 1 " "Info: 7: + IC(0.617 ns) + CELL(0.272 ns) = 8.323 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[2\]~57'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~56 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~57 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(2.124 ns) 11.434 ns DATA_OUT\[2\] 8 PIN PIN_H6 0 " "Info: 8: + IC(0.987 ns) + CELL(2.124 ns) = 11.434 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'DATA_OUT\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~57 DATA_OUT[2] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.963 ns ( 43.41 % ) " "Info: Total cell delay = 4.963 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.471 ns ( 56.59 % ) " "Info: Total interconnect delay = 6.471 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.434 ns" { ADDR[5] lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 inst110 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~53 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~56 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~57 DATA_OUT[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.434 ns" { ADDR[5] {} ADDR[5]~combout {} lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 {} lpm_compare_4bit:inst34|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1 {} inst110 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~53 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~56 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[2]~57 {} DATA_OUT[2] {} } { 0.000ns 0.000ns 0.959ns 0.249ns 2.135ns 0.600ns 0.924ns 0.617ns 0.987ns } { 0.000ns 0.857ns 0.346ns 0.357ns 0.272ns 0.378ns 0.357ns 0.272ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff_8bit:inst53\|lpm_ff:lpm_ff_component\|dffs\[5\] DATA_IN\[5\] CNTR\[2\] 4.187 ns register " "Info: th for register \"lpm_dff_8bit:inst53\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"DATA_IN\[5\]\", clock pin = \"CNTR\[2\]\") is 4.187 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[2\] destination 9.176 ns + Longest register " "Info: + Longest clock path from clock \"CNTR\[2\]\" to destination register is 9.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CNTR\[2\] 1 CLK PIN_A8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 5; CLK Node = 'CNTR\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[2] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.366 ns) 2.178 ns inst199~0 2 COMB LCCOMB_X26_Y23_N30 5 " "Info: 2: + IC(0.955 ns) + CELL(0.366 ns) = 2.178 ns; Loc. = LCCOMB_X26_Y23_N30; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { CNTR[2] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 2.751 ns inst199 3 COMB LCCOMB_X26_Y23_N6 2 " "Info: 3: + IC(0.345 ns) + CELL(0.228 ns) = 2.751 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.712 ns) 3.953 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X30_Y23_N19 21 " "Info: 4: + IC(0.490 ns) + CELL(0.712 ns) = 3.953 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 21; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.346 ns) 4.962 ns inst220 5 COMB LCCOMB_X29_Y19_N30 54 " "Info: 5: + IC(0.663 ns) + CELL(0.346 ns) = 4.962 ns; Loc. = LCCOMB_X29_Y19_N30; Fanout = 54; COMB Node = 'inst220'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst220 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 320 384 1448 "inst220" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.225 ns) 5.733 ns inst65 6 COMB LCCOMB_X27_Y19_N24 1 " "Info: 6: + IC(0.546 ns) + CELL(0.225 ns) = 5.733 ns; Loc. = LCCOMB_X27_Y19_N24; Fanout = 1; COMB Node = 'inst65'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { inst220 inst65 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 496 1088 1152 544 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.000 ns) 7.887 ns inst65~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(2.154 ns) + CELL(0.000 ns) = 7.887 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst65~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { inst65 inst65~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 496 1088 1152 544 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 9.176 ns lpm_dff_8bit:inst53\|lpm_ff:lpm_ff_component\|dffs\[5\] 8 REG LCFF_X33_Y21_N31 1 " "Info: 8: + IC(0.671 ns) + CELL(0.618 ns) = 9.176 ns; Loc. = LCFF_X33_Y21_N31; Fanout = 1; REG Node = 'lpm_dff_8bit:inst53\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { inst65~clkctrl lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.352 ns ( 36.53 % ) " "Info: Total cell delay = 3.352 ns ( 36.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.824 ns ( 63.47 % ) " "Info: Total interconnect delay = 5.824 ns ( 63.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.176 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst220 inst65 inst65~clkctrl lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.176 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} inst220 {} inst65 {} inst65~clkctrl {} lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.955ns 0.345ns 0.490ns 0.663ns 0.546ns 2.154ns 0.671ns } { 0.000ns 0.857ns 0.366ns 0.228ns 0.712ns 0.346ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.138 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns DATA_IN\[5\] 1 PIN PIN_K3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 16; PIN Node = 'DATA_IN\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.019 ns) + CELL(0.309 ns) 5.138 ns lpm_dff_8bit:inst53\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LCFF_X33_Y21_N31 1 " "Info: 2: + IC(4.019 ns) + CELL(0.309 ns) = 5.138 ns; Loc. = LCFF_X33_Y21_N31; Fanout = 1; REG Node = 'lpm_dff_8bit:inst53\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { DATA_IN[5] lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 21.78 % ) " "Info: Total cell delay = 1.119 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.019 ns ( 78.22 % ) " "Info: Total interconnect delay = 4.019 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { DATA_IN[5] lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { DATA_IN[5] {} DATA_IN[5]~combout {} lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.019ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.176 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst220 inst65 inst65~clkctrl lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.176 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} inst220 {} inst65 {} inst65~clkctrl {} lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.955ns 0.345ns 0.490ns 0.663ns 0.546ns 2.154ns 0.671ns } { 0.000ns 0.857ns 0.366ns 0.228ns 0.712ns 0.346ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { DATA_IN[5] lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { DATA_IN[5] {} DATA_IN[5]~combout {} lpm_dff_8bit:inst53|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.019ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 11:19:53 2013 " "Info: Processing ended: Thu May 02 11:19:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
