{
  "subdomain_title": "Memory Systems",
  "domain_title": "Computer Architecture and Organization",
  "category_title": "System Fundamentals",
  "curriculum_type": "software-engineering",
  "processed_at": "2025-12-29T15:02:39.451648",
  "result": {
    "subdomain_title": "Memory Systems",
    "curriculum_type": "software-engineering",
    "topic_root": "Memory Systems",
    "topic_root_citation": "https://people.inf.ethz.ch/omutlu/pub/memory-systems-introduction_computing-handbook14.pdf",
    "detailed_hierarchy": [
      {
        "domain": "Memory Hierarchy",
        "subdomains": [
          {
            "subdomain": "Hierarchy Fundamentals",
            "topics": [
              "Capacity and Address Space",
              "Performance Metrics",
              "Latency and Access Time",
              "Bandwidth and Throughput",
              "Cost-Performance Trade-offs",
              "Volatility and Persistence",
              "Hierarchy Levels"
            ]
          },
          {
            "subdomain": "Locality Principles",
            "topics": [
              "Temporal Locality",
              "Spatial Locality",
              "Working Set Theory",
              "Locality-Based Optimization",
              "Reference Patterns",
              "Loop Ordering Impact",
              "Data Structure Layout"
            ]
          },
          {
            "subdomain": "Hierarchy Management",
            "topics": [
              "Hardware-Managed Levels",
              "Software-Managed Levels",
              "Operating System Role",
              "Compiler Optimization",
              "Block Transfer Mechanisms",
              "Hierarchy Coordination",
              "Multi-Level Interactions"
            ]
          }
        ]
      },
      {
        "domain": "Memory Technologies",
        "subdomains": [
          {
            "subdomain": "Static RAM (SRAM)",
            "topics": [
              "6-Transistor Cell Design",
              "Flip-Flop Storage Mechanism",
              "1D and 2D Cell Arrays",
              "Read and Write Operations",
              "Access Time Characteristics",
              "Power Consumption",
              "Density Limitations"
            ]
          },
          {
            "subdomain": "Dynamic RAM (DRAM)",
            "topics": [
              "1-Transistor 1-Capacitor Cell",
              "Charge Storage and Leakage",
              "Refresh Requirements",
              "Row Address Strobe (RAS)",
              "Column Address Strobe (CAS)",
              "Address Multiplexing",
              "Sense Amplifiers and Bitlines"
            ]
          },
          {
            "subdomain": "DRAM Variants",
            "topics": [
              "SDRAM (Synchronous DRAM)",
              "DDR SDRAM Generations",
              "GDDR (Graphics DDR)",
              "LPDDR (Low-Power DDR)",
              "HBM (High Bandwidth Memory)",
              "3D-Stacked Memory",
              "Through-Silicon Vias (TSV)"
            ]
          },
          {
            "subdomain": "Non-Volatile Memory (NVM)",
            "topics": [
              "Flash Memory",
              "Phase-Change Memory (PCM)",
              "Resistive RAM (ReRAM)",
              "Magnetoresistive RAM (MRAM)",
              "Storage-Class Memory (SCM)",
              "Persistent Memory (PMEM)",
              "NVDIMM Technology"
            ]
          },
          {
            "subdomain": "Read-Only Memory",
            "topics": [
              "Mask-Programmed ROM",
              "PROM (Programmable ROM)",
              "EPROM (Erasable PROM)",
              "EEPROM (Electrically Erasable)",
              "Flash EPROM",
              "CMOS ROM Implementation",
              "Programming Methods"
            ]
          }
        ]
      },
      {
        "domain": "Cache Memory",
        "subdomains": [
          {
            "subdomain": "Cache Organization",
            "topics": [
              "Cache Blocks and Lines",
              "Tag Memory",
              "Valid Bits",
              "Dirty Bits",
              "Cache Sets",
              "Indexing Schemes",
              "Physical vs Virtual Addressing"
            ]
          },
          {
            "subdomain": "Mapping Functions",
            "topics": [
              "Fully-Associative Mapping",
              "Direct-Mapped Caches",
              "Set-Associative Mapping",
              "N-Way Set Associativity",
              "Content-Addressable Memory",
              "Conflict Misses",
              "Thrashing Prevention"
            ]
          },
          {
            "subdomain": "Replacement Policies",
            "topics": [
              "Least Recently Used (LRU)",
              "Least Frequently Used (LFU)",
              "Random Replacement",
              "FIFO Replacement",
              "Pseudo-LRU",
              "Belady's Optimal Algorithm",
              "Replacement Policy Counters"
            ]
          },
          {
            "subdomain": "Write Policies",
            "topics": [
              "Write-Through Strategy",
              "Write-Back Strategy",
              "Write-Allocate Policy",
              "No-Write-Allocate Policy",
              "Write Buffers",
              "Store Forwarding",
              "Write-Miss Handling"
            ]
          },
          {
            "subdomain": "Multi-Level Caches",
            "topics": [
              "L1 Cache Design",
              "L2 Cache Design",
              "L3 Cache Design",
              "Last-Level Cache (LLC)",
              "Inclusive Caches",
              "Exclusive Caches",
              "Non-Inclusive Caches"
            ]
          },
          {
            "subdomain": "Specialized Caches",
            "topics": [
              "Instruction Cache (I-Cache)",
              "Data Cache (D-Cache)",
              "Unified Caches",
              "Trace Cache",
              "Victim Cache",
              "Micro-Operation Cache",
              "Translation Lookaside Buffer (TLB)"
            ]
          },
          {
            "subdomain": "Cache Performance",
            "topics": [
              "Hit Rate and Miss Rate",
              "Hit Time",
              "Miss Penalty",
              "Average Memory Access Time",
              "Cache Miss Types",
              "Compulsory Misses",
              "Capacity Misses"
            ]
          }
        ]
      },
      {
        "domain": "Main Memory Organization",
        "subdomains": [
          {
            "subdomain": "Memory Architecture",
            "topics": [
              "Memory Channels",
              "Ranks and DIMMs",
              "Bank Organization",
              "Bank-Level Parallelism",
              "Row Buffer",
              "Wordlines and Bitlines",
              "Memory Bus Architecture"
            ]
          },
          {
            "subdomain": "Memory Operations",
            "topics": [
              "ACTIVATE Command",
              "READ Command",
              "WRITE Command",
              "PRECHARGE Command",
              "REFRESH Command",
              "Timing Constraints",
              "Command Scheduling"
            ]
          },
          {
            "subdomain": "Memory Controller",
            "topics": [
              "Request Queue Management",
              "Address Mapping",
              "Bank Conflict Detection",
              "Row-Buffer Management",
              "Open-Page Policy",
              "Close-Page Policy",
              "Memory Request Scheduling"
            ]
          },
          {
            "subdomain": "Memory Timing",
            "topics": [
              "CAS Latency (CL)",
              "RAS to CAS Delay (tRCD)",
              "RAS Precharge Time (tRP)",
              "Active to Precharge (tRAS)",
              "Cycle Time (tCK)",
              "Burst Length",
              "Command Rate"
            ]
          },
          {
            "subdomain": "Memory Modules",
            "topics": [
              "SIMM (Single In-line)",
              "DIMM (Dual In-line)",
              "SODIMM (Small Outline)",
              "RDIMM (Registered)",
              "UDIMM (Unbuffered)",
              "LRDIMM (Load-Reduced)",
              "Module Interleaving"
            ]
          },
          {
            "subdomain": "DRAM Refresh",
            "topics": [
              "Refresh Interval",
              "Refresh Mechanisms",
              "RAS-Only Refresh",
              "CAS-Before-RAS Refresh",
              "Hidden Refresh",
              "Auto-Refresh",
              "Self-Refresh Mode"
            ]
          },
          {
            "subdomain": "Memory Interfaces",
            "topics": [
              "Address Bus",
              "Data Bus",
              "Command Bus",
              "Control Signals",
              "Chip Select",
              "Bus Width",
              "Bus Speed"
            ]
          }
        ]
      },
      {
        "domain": "Virtual Memory",
        "subdomains": [
          {
            "subdomain": "Address Translation",
            "topics": [
              "Virtual Address Space",
              "Physical Address Space",
              "Virtual Page Number (VPN)",
              "Physical Page Number (PPN)",
              "Page Offset",
              "Address Translation Process",
              "Multi-Level Translation"
            ]
          },
          {
            "subdomain": "Paging",
            "topics": [
              "Page Tables",
              "Page Table Entries (PTE)",
              "Page Size",
              "Page Frames",
              "Page Hit",
              "Page Fault",
              "Demand Paging"
            ]
          },
          {
            "subdomain": "Page Table Structures",
            "topics": [
              "Single-Level Page Tables",
              "Multi-Level Page Tables",
              "Hierarchical Page Tables",
              "Inverted Page Tables",
              "Hash-Based Page Tables",
              "Page Table Base Register",
              "Page Directory"
            ]
          },
          {
            "subdomain": "Translation Lookaside Buffer",
            "topics": [
              "TLB Organization",
              "TLB Hit and Miss",
              "Fully-Associative TLB",
              "Set-Associative TLB",
              "TLB Reach",
              "TLB Coverage",
              "TLB Shootdown"
            ]
          },
          {
            "subdomain": "Page Replacement",
            "topics": [
              "Optimal Replacement",
              "FIFO Replacement",
              "LRU Replacement",
              "Clock Algorithm",
              "Second-Chance Algorithm",
              "Working Set Model",
              "Thrashing Prevention"
            ]
          },
          {
            "subdomain": "Memory Protection",
            "topics": [
              "Protection Bits",
              "Read-Write-Execute Permissions",
              "Privilege Levels",
              "Address Space Isolation",
              "Process Protection",
              "Segmentation Fault",
              "Access Violations"
            ]
          },
          {
            "subdomain": "Segmentation",
            "topics": [
              "Segment Tables",
              "Segment Base Register",
              "Segment Limit Register",
              "Logical Address Space",
              "Segmentation with Paging",
              "External Fragmentation",
              "Memory Compaction"
            ]
          },
          {
            "subdomain": "Virtual Memory Benefits",
            "topics": [
              "Process Isolation",
              "Memory Sharing",
              "Shared Libraries",
              "Copy-on-Write",
              "Memory Overcommitment",
              "Swapping",
              "Efficient Context Switching"
            ]
          }
        ]
      },
      {
        "domain": "Cache Coherence",
        "subdomains": [
          {
            "subdomain": "Coherence Fundamentals",
            "topics": [
              "Single-Writer Multiple-Reader Invariant",
              "Data-Value Invariant",
              "Coherence Epochs",
              "Cache Block Granularity",
              "Write Serialization",
              "Coherence vs Consistency",
              "Coherence Definition"
            ]
          },
          {
            "subdomain": "Coherence States",
            "topics": [
              "Invalid State",
              "Shared State",
              "Modified State",
              "Exclusive State",
              "Owned State",
              "Forward State",
              "MOESI State Diagram"
            ]
          },
          {
            "subdomain": "Snooping Protocols",
            "topics": [
              "MSI Protocol",
              "MESI Protocol",
              "MOESI Protocol",
              "Dragon Protocol",
              "Bus Snooping",
              "Broadcast Networks",
              "Split-Transaction Buses"
            ]
          },
          {
            "subdomain": "Directory Protocols",
            "topics": [
              "Directory Controllers",
              "Home Nodes",
              "Forwarded Requests",
              "Point-to-Point Networks",
              "Directory State Representation",
              "Limited Pointer Schemes",
              "Coarse Directories"
            ]
          },
          {
            "subdomain": "Coherence Transactions",
            "topics": [
              "GetShared (GetS)",
              "GetModified (GetM)",
              "Upgrade (Upg)",
              "PutShared (PutS)",
              "PutExclusive (PutE)",
              "Invalidation Messages",
              "Acknowledgment Counting"
            ]
          },
          {
            "subdomain": "Advanced Coherence",
            "topics": [
              "Hierarchical Coherence",
              "Token Coherence",
              "Instruction Cache Coherence",
              "TLB Coherence",
              "Virtual Cache Coherence",
              "Temporal Coherence",
              "Release Consistency-Directed Coherence"
            ]
          },
          {
            "subdomain": "Coherence Optimization",
            "topics": [
              "Migratory Sharing",
              "Producer-Consumer Optimization",
              "False Sharing Avoidance",
              "Sub-Block Coherence",
              "Prefetch and Coherence",
              "Speculative Coherence",
              "Coherence for Accelerators"
            ]
          }
        ]
      },
      {
        "domain": "Memory Consistency Models",
        "subdomains": [
          {
            "subdomain": "Sequential Consistency",
            "topics": [
              "Program Order",
              "Memory Order",
              "Atomic Operations",
              "Read-Modify-Write",
              "SC Definition",
              "Implementation Approaches",
              "SC with Cache Coherence"
            ]
          },
          {
            "subdomain": "Relaxed Consistency Models",
            "topics": [
              "Total Store Order (TSO)",
              "Partial Store Order (PSO)",
              "Weak Ordering (WO)",
              "Release Consistency (RC)",
              "RISC-V Weak Memory Order",
              "ARM Memory Model",
              "IBM Power Memory Model"
            ]
          },
          {
            "subdomain": "Memory Ordering",
            "topics": [
              "Write-Read Reordering",
              "Read-Read Reordering",
              "Write-Write Reordering",
              "Read-Write Reordering",
              "Store Buffers",
              "Write Buffer Bypassing",
              "Coalescing Write Buffers"
            ]
          },
          {
            "subdomain": "Synchronization Primitives",
            "topics": [
              "Memory Fences",
              "Memory Barriers",
              "Acquire Operations",
              "Release Operations",
              "Load Fences",
              "Store Fences",
              "Full Memory Barriers"
            ]
          },
          {
            "subdomain": "Atomic Operations",
            "topics": [
              "Test-and-Set",
              "Compare-and-Swap",
              "Fetch-and-Increment",
              "Load-Linked/Store-Conditional",
              "Atomic Read-Modify-Write",
              "Lock-Free Algorithms",
              "Wait-Free Algorithms"
            ]
          },
          {
            "subdomain": "Language-Level Models",
            "topics": [
              "C11 Memory Model",
              "C++11 Memory Model",
              "Java Memory Model",
              "Data-Race-Free Programs",
              "Sequential Consistency for DRF",
              "Happens-Before Relation",
              "Compiler Reordering"
            ]
          },
          {
            "subdomain": "Consistency Specification",
            "topics": [
              "Operational Specification",
              "Axiomatic Specification",
              "Litmus Tests",
              "Model Checking",
              "Formal Verification",
              "Causality",
              "Write Atomicity"
            ]
          }
        ]
      },
      {
        "domain": "Memory Optimization",
        "subdomains": [
          {
            "subdomain": "Prefetching",
            "topics": [
              "Hardware Prefetching",
              "Software Prefetching",
              "Stride Prefetching",
              "Stream Buffers",
              "Prefetch Distance",
              "Prefetch Accuracy",
              "Prefetch Timeliness"
            ]
          },
          {
            "subdomain": "Bandwidth Optimization",
            "topics": [
              "Memory-Level Parallelism",
              "Bank Parallelism",
              "Channel Parallelism",
              "Request Reordering",
              "Row Buffer Locality",
              "Bandwidth Utilization",
              "Memory Traffic Reduction"
            ]
          },
          {
            "subdomain": "Latency Hiding",
            "topics": [
              "Out-of-Order Execution",
              "Multithreading",
              "Overlapping Memory Operations",
              "Non-Blocking Caches",
              "Miss Status Holding Registers",
              "Critical Word First",
              "Early Restart"
            ]
          },
          {
            "subdomain": "Data Layout Optimization",
            "topics": [
              "Array of Structures (AoS)",
              "Structure of Arrays (SoA)",
              "Cache-Aware Layouts",
              "Data Alignment",
              "Padding and Packing",
              "Cache Line Alignment",
              "False Sharing Prevention"
            ]
          },
          {
            "subdomain": "Compiler Optimizations",
            "topics": [
              "Loop Tiling",
              "Loop Fusion",
              "Loop Interchange",
              "Loop Unrolling",
              "Register Blocking",
              "Vectorization",
              "Software Pipelining"
            ]
          },
          {
            "subdomain": "Quality of Service",
            "topics": [
              "Cache Partitioning",
              "Memory Bandwidth Allocation",
              "Fair Memory Scheduling",
              "Memory Request Throttling",
              "Application Interference",
              "Priority-Based Scheduling",
              "Multi-Core QoS"
            ]
          },
          {
            "subdomain": "Power Optimization",
            "topics": [
              "Dynamic Voltage Scaling",
              "Clock Gating",
              "Power Gating",
              "Low-Power DRAM Modes",
              "Refresh Rate Reduction",
              "Cache Resizing",
              "Energy-Efficient Scheduling"
            ]
          }
        ]
      },
      {
        "domain": "Memory Allocation and Management",
        "subdomains": [
          {
            "subdomain": "Dynamic Memory Allocation",
            "topics": [
              "Malloc Implementation",
              "Free Implementation",
              "Heap Management",
              "Free List Management",
              "First-Fit Strategy",
              "Best-Fit Strategy",
              "Buddy System"
            ]
          },
          {
            "subdomain": "Memory Allocators",
            "topics": [
              "Sequential Allocators",
              "Pool Allocators",
              "Stack Allocators",
              "Arena Allocators",
              "Slab Allocators",
              "TCMalloc",
              "jemalloc"
            ]
          },
          {
            "subdomain": "Garbage Collection",
            "topics": [
              "Reference Counting",
              "Mark-and-Sweep",
              "Copying Collectors",
              "Generational Collection",
              "Incremental Collection",
              "Concurrent Collection",
              "Stop-the-World Collection"
            ]
          },
          {
            "subdomain": "Memory Fragmentation",
            "topics": [
              "Internal Fragmentation",
              "External Fragmentation",
              "Compaction",
              "Coalescing",
              "Splitting",
              "Fragmentation Measurement",
              "Anti-Fragmentation Techniques"
            ]
          },
          {
            "subdomain": "Memory Pools",
            "topics": [
              "Fixed-Size Pools",
              "Variable-Size Pools",
              "Pool Allocation Strategies",
              "Pool Deallocation",
              "Thread-Local Pools",
              "Per-CPU Pools",
              "Pool Reuse"
            ]
          },
          {
            "subdomain": "Memory Mapping",
            "topics": [
              "mmap System Call",
              "Anonymous Mappings",
              "File-Backed Mappings",
              "Shared Mappings",
              "Private Mappings",
              "Memory-Mapped I/O",
              "Mapping Permissions"
            ]
          },
          {
            "subdomain": "OS Memory Management",
            "topics": [
              "Kernel Memory Allocation",
              "User Space Allocation",
              "Physical Memory Management",
              "Memory Reclamation",
              "Page Eviction",
              "OOM (Out-of-Memory) Killer",
              "Memory Pressure"
            ]
          }
        ]
      },
      {
        "domain": "Memory Reliability and Error Handling",
        "subdomains": [
          {
            "subdomain": "Error Detection",
            "topics": [
              "Parity Checking",
              "Single-Bit Parity",
              "Hamming Codes",
              "Error Detection Codes",
              "Checksums",
              "CRC (Cyclic Redundancy Check)",
              "Silent Data Corruption"
            ]
          },
          {
            "subdomain": "Error Correction",
            "topics": [
              "Error Correcting Code (ECC)",
              "Single-Error Correction",
              "Double-Error Detection (SECDED)",
              "Chipkill Technology",
              "Symbol-Based ECC",
              "Multi-Bit Error Correction",
              "ECC Scrubbing"
            ]
          },
          {
            "subdomain": "Fault Tolerance",
            "topics": [
              "Redundant Data Storage",
              "Mirrored Memory",
              "RAID for Memory",
              "Hot-Spare Memory",
              "Memory Sparing",
              "Memory Failover",
              "Lockstep Execution"
            ]
          },
          {
            "subdomain": "Soft Errors",
            "topics": [
              "Cosmic Ray Strikes",
              "Alpha Particle Interference",
              "Single-Event Upsets (SEU)",
              "Transient Faults",
              "Soft Error Rate (SER)",
              "Bit Flips",
              "Radiation Hardening"
            ]
          },
          {
            "subdomain": "Memory Testing",
            "topics": [
              "Built-In Self-Test (BIST)",
              "Memory Test Patterns",
              "March Tests",
              "Walking Patterns",
              "Stress Testing",
              "Burn-In Testing",
              "Manufacturing Defects"
            ]
          },
          {
            "subdomain": "Reliability Mechanisms",
            "topics": [
              "Patrol Scrubbing",
              "Memory Scrubbing",
              "Correctable Error Logging",
              "Uncorrectable Error Handling",
              "Error Thresholds",
              "Predictive Failure Analysis",
              "Memory RAS Features"
            ]
          }
        ]
      },
      {
        "domain": "Memory Performance Analysis",
        "subdomains": [
          {
            "subdomain": "Performance Metrics",
            "topics": [
              "Cache Hit Rate",
              "Cache Miss Rate",
              "Memory Bandwidth Utilization",
              "Memory Latency",
              "Cycles Per Instruction (CPI)",
              "Instructions Per Cycle (IPC)",
              "Memory Stall Cycles"
            ]
          },
          {
            "subdomain": "Profiling Tools",
            "topics": [
              "Hardware Performance Counters",
              "perf Tool",
              "VTune Profiler",
              "Cachegrind",
              "Valgrind",
              "AMD uProf",
              "Memory Access Analysis"
            ]
          },
          {
            "subdomain": "Cache Analysis",
            "topics": [
              "Cache Miss Classification",
              "Conflict Miss Detection",
              "Capacity Miss Analysis",
              "Compulsory Miss Identification",
              "Cache Line Utilization",
              "Working Set Analysis",
              "Reuse Distance Profiling"
            ]
          },
          {
            "subdomain": "Memory Bottleneck Identification",
            "topics": [
              "Memory-Bound Applications",
              "Compute-Bound Applications",
              "Bandwidth-Limited Workloads",
              "Latency-Sensitive Operations",
              "NUMA Effects",
              "Remote Memory Access",
              "Memory Controller Saturation"
            ]
          },
          {
            "subdomain": "Benchmarking",
            "topics": [
              "Memory Bandwidth Benchmarks",
              "Memory Latency Benchmarks",
              "STREAM Benchmark",
              "Pointer Chasing",
              "Random Access Patterns",
              "Sequential Access Patterns",
              "Synthetic Workloads"
            ]
          },
          {
            "subdomain": "Trace Analysis",
            "topics": [
              "Memory Trace Collection",
              "Address Trace Analysis",
              "Temporal Patterns",
              "Spatial Patterns",
              "Memory Access Visualization",
              "Trace-Driven Simulation",
              "Cache Simulation"
            ]
          }
        ]
      },
      {
        "domain": "Emerging Memory Technologies",
        "subdomains": [
          {
            "subdomain": "3D Memory",
            "topics": [
              "3D-Stacked DRAM",
              "Through-Silicon Vias (TSV)",
              "Wide I/O Interfaces",
              "Hybrid Memory Cube (HMC)",
              "High Bandwidth Memory (HBM)",
              "Thermal Management",
              "Vertical Integration"
            ]
          },
          {
            "subdomain": "Persistent Memory",
            "topics": [
              "Byte-Addressable NVM",
              "NVDIMM",
              "Intel Optane",
              "Persistent Memory Programming",
              "PM-Aware Algorithms",
              "PM Consistency Models",
              "PM Error Handling"
            ]
          },
          {
            "subdomain": "Hybrid Memory Systems",
            "topics": [
              "DRAM-NVM Hybrid",
              "DRAM-PCM Hybrid",
              "Memory Tiering",
              "Hot-Cold Data Separation",
              "Data Migration",
              "Wear Leveling",
              "Hybrid Memory Controller"
            ]
          },
          {
            "subdomain": "Processing-in-Memory",
            "topics": [
              "Near-Memory Computing",
              "In-Memory Computing",
              "PIM Architectures",
              "Logic-in-Memory",
              "Computational Memory",
              "Data Movement Reduction",
              "PIM Programming Models"
            ]
          },
          {
            "subdomain": "Neuromorphic Memory",
            "topics": [
              "Memristor Technology",
              "Synaptic Memory",
              "Analog Memory",
              "Neural Network Accelerators",
              "Weight Storage",
              "Neuromorphic Architectures",
              "Brain-Inspired Computing"
            ]
          },
          {
            "subdomain": "Future Memory Trends",
            "topics": [
              "Carbon Nanotube Memory",
              "Graphene-Based Memory",
              "Spintronics",
              "Quantum Memory",
              "DNA Storage",
              "Memory Scaling Challenges",
              "Post-CMOS Memory"
            ]
          }
        ]
      },
      {
        "domain": "Memory System Integration",
        "subdomains": [
          {
            "subdomain": "Processor-Memory Interface",
            "topics": [
              "Front-Side Bus",
              "Memory Bus Protocol",
              "Load-Store Unit",
              "Memory Request Generation",
              "Memory Response Handling",
              "Bus Arbitration",
              "Memory Access Ordering"
            ]
          },
          {
            "subdomain": "System-on-Chip Memory",
            "topics": [
              "On-Chip Memory",
              "Scratchpad Memory",
              "Tightly-Coupled Memory",
              "Shared Memory Systems",
              "Distributed Memory Systems",
              "Network-on-Chip",
              "Memory Interconnects"
            ]
          },
          {
            "subdomain": "NUMA Architecture",
            "topics": [
              "Non-Uniform Memory Access",
              "NUMA Nodes",
              "Local vs Remote Access",
              "NUMA-Aware Scheduling",
              "Memory Affinity",
              "NUMA Balancing",
              "ccNUMA (Cache-Coherent NUMA)"
            ]
          },
          {
            "subdomain": "Multi-Processor Systems",
            "topics": [
              "Symmetric Multiprocessing (SMP)",
              "Shared Memory Architecture",
              "Private Caches",
              "Shared Last-Level Cache",
              "Cache Hierarchies",
              "Memory Consistency in SMP",
              "Load Balancing"
            ]
          },
          {
            "subdomain": "I/O and Memory",
            "topics": [
              "Direct Memory Access (DMA)",
              "Memory-Mapped I/O",
              "I/O Memory Management Unit",
              "Device Memory",
              "DMA Coherence",
              "Bounce Buffers",
              "I/O TLB"
            ]
          },
          {
            "subdomain": "Accelerator Memory",
            "topics": [
              "GPU Memory Hierarchy",
              "Unified Memory",
              "FPGA Memory Systems",
              "Accelerator Coherence",
              "Heterogeneous Memory",
              "Memory Copy Offload",
              "Shared Virtual Memory"
            ]
          },
          {
            "subdomain": "Cloud and Datacenter Memory",
            "topics": [
              "Memory Disaggregation",
              "Remote Memory Access",
              "RDMA (Remote Direct Memory Access)",
              "Memory Pooling",
              "Memory Sharing Across VMs",
              "Memory Oversubscription",
              "Memory Ballooning"
            ]
          }
        ]
      }
    ]
  },
  "metadata": {
    "duration_seconds": 1653.15257,
    "timestamp": "2025-12-29T14:47:25.588793"
  }
}