

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_15_1'
================================================================
* Date:           Fri Jul  5 07:56:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.648 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       20|       20|  0.100 us|  0.100 us|    2|    2|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_myproject_fu_36  |myproject  |       20|       20|  0.100 us|  0.100 us|    2|    2|      yes|
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %i"   --->   Operation 22 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i14 %i_read"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [21/21] (1.42ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 24 'call' 'call_ln17' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 25 [20/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 25 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 26 [19/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 26 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 27 [18/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 27 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 28 [17/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 28 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 29 [16/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 29 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 30 [15/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 30 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 31 [14/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 31 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 32 [13/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 32 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 33 [12/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 33 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 34 [11/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 34 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 35 [10/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 35 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 36 [9/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 36 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 37 [8/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 37 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 38 [7/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 38 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 39 [6/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 39 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 40 [5/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 40 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 41 [4/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 41 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 42 [3/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 42 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.64>
ST_20 : Operation 43 [2/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 43 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 44 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln16 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:16]   --->   Operation 44 'specdataflowpipeline' 'specdataflowpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 45 [1/21] (0.00ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 45 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 46 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                    (read                ) [ 0000000000000000000000]
empty                     (trunc               ) [ 0000000000000000000000]
specdataflowpipeline_ln16 (specdataflowpipeline) [ 0000000000000000000000]
call_ln17                 (call                ) [ 0000000000000000000000]
ret_ln17                  (ret                 ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_buf_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_buf_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="exp_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="invert_table">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="14" slack="0"/>
<pin id="32" dir="0" index="1" bw="14" slack="0"/>
<pin id="33" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_myproject_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="256" slack="0"/>
<pin id="39" dir="0" index="2" bw="13" slack="0"/>
<pin id="40" dir="0" index="3" bw="16" slack="0"/>
<pin id="41" dir="0" index="4" bw="16" slack="0"/>
<pin id="42" dir="0" index="5" bw="16" slack="0"/>
<pin id="43" dir="0" index="6" bw="16" slack="0"/>
<pin id="44" dir="0" index="7" bw="16" slack="0"/>
<pin id="45" dir="0" index="8" bw="18" slack="0"/>
<pin id="46" dir="0" index="9" bw="18" slack="0"/>
<pin id="47" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="empty_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="14" slack="0"/>
<pin id="59" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="18" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="36" pin=3"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="36" pin=4"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="36" pin=5"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="36" pin=6"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="36" pin=7"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="36" pin=8"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="36" pin=9"/></net>

<net id="60"><net_src comp="30" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_buf_0 | {21 }
	Port: out_buf_1 | {21 }
	Port: out_buf_2 | {21 }
	Port: out_buf_3 | {21 }
	Port: out_buf_4 | {21 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_15_1 : in_buf | {2 3 }
	Port: dataflow_in_loop_VITIS_LOOP_15_1 : i | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_15_1 : exp_table | {15 16 17 }
	Port: dataflow_in_loop_VITIS_LOOP_15_1 : invert_table | {17 18 }
  - Chain level:
	State 1
		call_ln17 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|   call   | grp_myproject_fu_36 |   1087  |  6.579  |  13553  |  83618  |
|----------|---------------------|---------|---------|---------|---------|
|   read   |  i_read_read_fu_30  |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   trunc  |     empty_fu_57     |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |   1087  |  6.579  |  13553  |  83618  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  1087  |    6   |  13553 |  83618 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1087  |    6   |  13553 |  83618 |
+-----------+--------+--------+--------+--------+
