# Fri Jul 28 14:09:23 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":647:4:647:5|Found counter in view:work.mainCircuit(struct) instance U_2.count[4:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1206:2:1206:3|Found counter in view:work.ADC_TO_FPGA(student) instance count[4:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":554:4:554:5|Found counter in view:work.cont_done(v3_test) instance count_preTrig[18:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":554:4:554:5|Found counter in view:work.cont_done(v3_test) instance count_memory[18:0] 
@W: MO129 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":588:4:588:5|Sequential instance I_DUT.U_1.memoryTrigTest[0] is reduced to a combinational gate by constant propagation.
@N: MF179 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":566:13:566:43|Found 19 by 19 bit equality operator ('==') done_Counter\.un3_go (in view: work.cont_done(v3_test))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":852:2:852:3|Removing instance I_DUT.U_13.stmClk_old because it is equivalent to instance I_DUT.U_12.stmClk_old. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1588:4:1588:7|Removing instance I_DUT.U_13.stmClk_old_rst because it is equivalent to instance I_DUT.U_12.stmClk_old_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_ret[1] (in view: ScratchLib.cell95(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_ret[3] (in view: ScratchLib.cell95(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_ret[0] (in view: ScratchLib.cell95(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_ret[2] (in view: ScratchLib.cell95(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF578 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":588:4:588:5|Incompatible asynchronous control logic preventing generated clock conversion of I_DUT.U_1.memoryTrigTest[18] (in view: work.EC5LP(struct)).
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_0_ret[3] (in view: ScratchLib.cell118(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_0_ret[1] (in view: ScratchLib.cell118(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_0_ret[0] (in view: ScratchLib.cell126(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1_ret[1] (in view: ScratchLib.cell126(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_0_ret[2] (in view: ScratchLib.cell126(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1_ret[3] (in view: ScratchLib.cell126(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1_ret[2] (in view: ScratchLib.cell133(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1_ret[2] (in view: ScratchLib.cell133(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_2_ret[3] (in view: ScratchLib.cell133(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_2_ret[1] (in view: ScratchLib.cell138(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1_ret[0] (in view: ScratchLib.cell138(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_2_ret[2] (in view: ScratchLib.cell141(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_2_ret[0] (in view: ScratchLib.cell146(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_3_ret[0] (in view: ScratchLib.cell150(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_3_ret[2] (in view: ScratchLib.cell153(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_4_ret[0] (in view: ScratchLib.cell158(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_0[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_0[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_0[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_0[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_0[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_0[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_1[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_0[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_0[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_1[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_2[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_2[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_1[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_1[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_1[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_2[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_2[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_2[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_2[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_2[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_2[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_3[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_3[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_3[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_3[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Removing sequential instance fpga_m_4[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Boundary register fpga_m_4[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 223 /       150
   2		0h:00m:00s		    -2.54ns		 222 /       150
@N: FX271 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1900:6:1900:7|Replicating instance fpga_sck (in view: work.EC5LP(struct)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication



@N: FX1016 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":20:8:20:15|SB_GB_IO inserted on the port iGCK_clk.
@N: FX1017 :|SB_GB inserted on the net lsig_resetSynch_n_i.
@N: FX1017 :|SB_GB inserted on the net I_DUT.U_1.done_Counter\.un13_count_pretrig.
@N: FX1017 :|SB_GB inserted on the net N_22.
@N: FX1017 :|SB_GB inserted on the net N_24.
@N: FX1017 :|SB_GB inserted on the net I_DUT.U_13.MISO_OUT_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Warning: Found 36 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[18]
1) instance I_DUT.U_1.memoryTrigTest_latch[18] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[18] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[18]
    input  pin I_DUT.U_1.memoryTrigTest_latch[18]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[18] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[18]/O
    net        I_DUT.U_1.memoryTrigTest[18]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[16]
2) instance I_DUT.U_1.memoryTrigTest_latch[16] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[16] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[16]
    input  pin I_DUT.U_1.memoryTrigTest_latch[16]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[16] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[16]/O
    net        I_DUT.U_1.memoryTrigTest[16]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[17]
3) instance I_DUT.U_1.memoryTrigTest_latch[17] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[17] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[17]
    input  pin I_DUT.U_1.memoryTrigTest_latch[17]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[17] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[17]/O
    net        I_DUT.U_1.memoryTrigTest[17]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[14]
4) instance I_DUT.U_1.memoryTrigTest_latch[14] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[14] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[14]
    input  pin I_DUT.U_1.memoryTrigTest_latch[14]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[14] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[14]/O
    net        I_DUT.U_1.memoryTrigTest[14]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[15]
5) instance I_DUT.U_1.memoryTrigTest_latch[15] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[15] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[15]
    input  pin I_DUT.U_1.memoryTrigTest_latch[15]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[15] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[15]/O
    net        I_DUT.U_1.memoryTrigTest[15]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[12]
6) instance I_DUT.U_1.memoryTrigTest_latch[12] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[12] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[12]
    input  pin I_DUT.U_1.memoryTrigTest_latch[12]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[12] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[12]/O
    net        I_DUT.U_1.memoryTrigTest[12]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[13]
7) instance I_DUT.U_1.memoryTrigTest_latch[13] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[13] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[13]
    input  pin I_DUT.U_1.memoryTrigTest_latch[13]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[13] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[13]/O
    net        I_DUT.U_1.memoryTrigTest[13]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[10]
8) instance I_DUT.U_1.memoryTrigTest_latch[10] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[10] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[10]
    input  pin I_DUT.U_1.memoryTrigTest_latch[10]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[10] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[10]/O
    net        I_DUT.U_1.memoryTrigTest[10]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[11]
9) instance I_DUT.U_1.memoryTrigTest_latch[11] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[11] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[11]
    input  pin I_DUT.U_1.memoryTrigTest_latch[11]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[11] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[11]/O
    net        I_DUT.U_1.memoryTrigTest[11]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[8]
10) instance I_DUT.U_1.memoryTrigTest_latch[8] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[8] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[8]
    input  pin I_DUT.U_1.memoryTrigTest_latch[8]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[8] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[8]/O
    net        I_DUT.U_1.memoryTrigTest[8]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[9]
11) instance I_DUT.U_1.memoryTrigTest_latch[9] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[9] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[9]
    input  pin I_DUT.U_1.memoryTrigTest_latch[9]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[9] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[9]/O
    net        I_DUT.U_1.memoryTrigTest[9]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[6]
12) instance I_DUT.U_1.memoryTrigTest_latch[6] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[6] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[6]
    input  pin I_DUT.U_1.memoryTrigTest_latch[6]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[6] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[6]/O
    net        I_DUT.U_1.memoryTrigTest[6]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[7]
13) instance I_DUT.U_1.memoryTrigTest_latch[7] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[7] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[7]
    input  pin I_DUT.U_1.memoryTrigTest_latch[7]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[7] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[7]/O
    net        I_DUT.U_1.memoryTrigTest[7]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[4]
14) instance I_DUT.U_1.memoryTrigTest_latch[4] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[4] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[4]
    input  pin I_DUT.U_1.memoryTrigTest_latch[4]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[4] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[4]/O
    net        I_DUT.U_1.memoryTrigTest[4]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[5]
15) instance I_DUT.U_1.memoryTrigTest_latch[5] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[5] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[5]
    input  pin I_DUT.U_1.memoryTrigTest_latch[5]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[5] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[5]/O
    net        I_DUT.U_1.memoryTrigTest[5]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[2]
16) instance I_DUT.U_1.memoryTrigTest_latch[2] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[2] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[2]
    input  pin I_DUT.U_1.memoryTrigTest_latch[2]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[2]/O
    net        I_DUT.U_1.memoryTrigTest[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[3]
17) instance I_DUT.U_1.memoryTrigTest_latch[3] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[3] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[3]
    input  pin I_DUT.U_1.memoryTrigTest_latch[3]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[3]/O
    net        I_DUT.U_1.memoryTrigTest[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[1]
18) instance I_DUT.U_1.memoryTrigTest_latch[1] (in view: work.EC5LP(struct)), output net I_DUT.U_1.memoryTrigTest[1] (in view: work.EC5LP(struct))
    net        I_DUT.U_1.memoryTrigTest[1]
    input  pin I_DUT.U_1.memoryTrigTest_latch[1]/I1
    instance   I_DUT.U_1.memoryTrigTest_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_1.memoryTrigTest_latch[1]/O
    net        I_DUT.U_1.memoryTrigTest[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[0]
19) instance I_DUT.U_4.NCs_1_latch[0] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[0] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[0]
    input  pin I_DUT.U_4.NCs_1_latch[0]/I1
    instance   I_DUT.U_4.NCs_1_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[0]/O
    net        I_DUT.fram_ncsFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[1]
20) instance I_DUT.U_4.NCs_1_latch[1] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[1] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[1]
    input  pin I_DUT.U_4.NCs_1_latch[1]/I1
    instance   I_DUT.U_4.NCs_1_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[1]/O
    net        I_DUT.fram_ncsFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[2]
21) instance I_DUT.U_4.NCs_1_latch[2] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[2] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[2]
    input  pin I_DUT.U_4.NCs_1_latch[2]/I1
    instance   I_DUT.U_4.NCs_1_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[2]/O
    net        I_DUT.fram_ncsFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.NCs_1[3]
22) instance I_DUT.U_4.NCs_1_latch[3] (in view: work.EC5LP(struct)), output net I_DUT.U_4.NCs_1[3] (in view: work.EC5LP(struct))
    net        I_DUT.U_4.NCs_1[3]
    input  pin I_DUT.U_4.NCs_1_latch[3]/I1
    instance   I_DUT.U_4.NCs_1_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[3]/O
    net        I_DUT.U_4.NCs_1[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[0]
23) instance I_DUT.U_4.SDI_1_latch[0] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[0] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[0]
    input  pin I_DUT.U_4.SDI_1_latch[0]/I1
    instance   I_DUT.U_4.SDI_1_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[0]/O
    net        I_DUT.fram_sdiFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[1]
24) instance I_DUT.U_4.SDI_1_latch[1] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[1] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[1]
    input  pin I_DUT.U_4.SDI_1_latch[1]/I1
    instance   I_DUT.U_4.SDI_1_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[1]/O
    net        I_DUT.fram_sdiFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[2]
25) instance I_DUT.U_4.SDI_1_latch[2] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[2] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[2]
    input  pin I_DUT.U_4.SDI_1_latch[2]/I1
    instance   I_DUT.U_4.SDI_1_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[2]/O
    net        I_DUT.fram_sdiFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[3]
26) instance I_DUT.U_4.SDI_1_latch[3] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[3] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[3]
    input  pin I_DUT.U_4.SDI_1_latch[3]/I1
    instance   I_DUT.U_4.SDI_1_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[3]/O
    net        I_DUT.fram_sdiFW[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.Trigg_in
27) instance I_DUT.U_1.Trigg_in_latch (in view: work.EC5LP(struct)), output net I_DUT.U_1.Trigg_in (in view: work.EC5LP(struct))
    net        I_DUT.U_1.Trigg_in
    input  pin I_DUT.U_1.Trigg_in_latch/I1
    instance   I_DUT.U_1.Trigg_in_latch (cell SB_LUT4)
    output pin I_DUT.U_1.Trigg_in_latch/O
    net        I_DUT.U_1.Trigg_in
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[3]
28) instance I_DUT.U_5.FRAM_SDI_latch[3] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[3] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[3]
    input  pin I_DUT.U_5.FRAM_SDI_latch[3]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[3]/O
    net        o_fram_sdi_c[3]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[2]
29) instance I_DUT.U_5.FRAM_SDI_latch[2] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[2] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[2]
    input  pin I_DUT.U_5.FRAM_SDI_latch[2]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[2]/O
    net        o_fram_sdi_c[2]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[1]
30) instance I_DUT.U_5.FRAM_SDI_latch[1] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[1] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[1]
    input  pin I_DUT.U_5.FRAM_SDI_latch[1]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[1]/O
    net        o_fram_sdi_c[1]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[0]
31) instance I_DUT.U_5.FRAM_SDI_latch[0] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[0] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[0]
    input  pin I_DUT.U_5.FRAM_SDI_latch[0]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[0]/O
    net        o_fram_sdi_c[0]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[3]
32) instance I_DUT.U_5.FR_NCS_latch[3] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[3] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[3]
    input  pin I_DUT.U_5.FR_NCS_latch[3]/I1
    instance   I_DUT.U_5.FR_NCS_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[3]/O
    net        o_fram_ncs_c[3]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[2]
33) instance I_DUT.U_5.FR_NCS_latch[2] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[2] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[2]
    input  pin I_DUT.U_5.FR_NCS_latch[2]/I1
    instance   I_DUT.U_5.FR_NCS_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[2]/O
    net        o_fram_ncs_c[2]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[1]
34) instance I_DUT.U_5.FR_NCS_latch[1] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[1] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[1]
    input  pin I_DUT.U_5.FR_NCS_latch[1]/I1
    instance   I_DUT.U_5.FR_NCS_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[1]/O
    net        o_fram_ncs_c[1]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[0]
35) instance I_DUT.U_5.FR_NCS_latch[0] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[0] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[0]
    input  pin I_DUT.U_5.FR_NCS_latch[0]/I1
    instance   I_DUT.U_5.FR_NCS_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[0]/O
    net        o_fram_ncs_c[0]
@W: BN137 :|Found combinational loop during mapping at net o_adc_sclk_c
36) instance I_DUT.U_5.ADC_CLOCK_latch (in view: work.EC5LP(struct)), output net o_adc_sclk_c (in view: work.EC5LP(struct))
    net        o_adc_sclk_c
    input  pin I_DUT.U_5.ADC_CLOCK_latch/I1
    instance   I_DUT.U_5.ADC_CLOCK_latch (cell SB_LUT4)
    output pin I_DUT.U_5.ADC_CLOCK_latch/O
    net        o_adc_sclk_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: MT611 :|Automatically generated clock TFF|q_int_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 151 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       iGCK_clk_ibuf_gb_io     SB_GB_IO               151        adc_sdo[0]     
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\synwork\test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)

Warning: Found 36 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[3]
1) instance fpga_m_1_ret_RNIHEAG (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[3] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[3]
    input  pin I_DUT.U_4.fpga_m_1_ret_RNIHEAG/I1
    instance   I_DUT.U_4.fpga_m_1_ret_RNIHEAG (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_1_ret_RNIHEAG/O
    net        I_DUT.U_4.fram_sdiFW[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[2]
2) instance fpga_m_ret_RNI15M5 (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[2] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[2]
    input  pin I_DUT.U_4.fpga_m_ret_RNI15M5/I1
    instance   I_DUT.U_4.fpga_m_ret_RNI15M5 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_RNI15M5/O
    net        I_DUT.U_4.fram_sdiFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[1]
3) instance fpga_m_2_ret_RNIIIGK (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[1] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[1]
    input  pin I_DUT.U_4.fpga_m_2_ret_RNIIIGK/I1
    instance   I_DUT.U_4.fpga_m_2_ret_RNIIIGK (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_2_ret_RNIIIGK/O
    net        I_DUT.U_4.fram_sdiFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[0]
4) instance fpga_m_ret_6_RNIM2D7 (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[0] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[0]
    input  pin I_DUT.U_4.fpga_m_ret_6_RNIM2D7/I1
    instance   I_DUT.U_4.fpga_m_ret_6_RNIM2D7 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_6_RNIM2D7/O
    net        I_DUT.U_4.fram_sdiFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.NCs_1[3]
5) instance fpga_m_ret_3_RNIK5EN1 (in view: work.FRAM_WriteRead(netlist)), output net NCs_1[3] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.NCs_1[3]
    input  pin I_DUT.U_4.fpga_m_ret_3_RNIK5EN1/I1
    instance   I_DUT.U_4.fpga_m_ret_3_RNIK5EN1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_3_RNIK5EN1/O
    net        I_DUT.U_4.NCs_1[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[2]
6) instance fpga_m_ret_5_RNI0PRE1 (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[2] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_ncsFW[2]
    input  pin I_DUT.U_4.fpga_m_ret_5_RNI0PRE1/I1
    instance   I_DUT.U_4.fpga_m_ret_5_RNI0PRE1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_5_RNI0PRE1/O
    net        I_DUT.U_4.fram_ncsFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[1]
7) instance fpga_m_ret_9_RNI797L1 (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[1] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_ncsFW[1]
    input  pin I_DUT.U_4.fpga_m_ret_9_RNI797L1/I1
    instance   I_DUT.U_4.fpga_m_ret_9_RNI797L1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_9_RNI797L1/O
    net        I_DUT.U_4.fram_ncsFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[0]
8) instance fpga_m_ret_7_RNI2OTC1 (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[0] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_ncsFW[0]
    input  pin I_DUT.U_4.fpga_m_ret_7_RNI2OTC1/I1
    instance   I_DUT.U_4.fpga_m_ret_7_RNI2OTC1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_7_RNI2OTC1/O
    net        I_DUT.U_4.fram_ncsFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_adc_sclk_c
9) instance fpga_m_ret_4_RNIQT5I2 (in view: work.MAIN_MUX(netlist)), output net o_adc_sclk_c (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_adc_sclk_c
    input  pin I_DUT.U_5.fpga_m_ret_4_RNIQT5I2/I1
    instance   I_DUT.U_5.fpga_m_ret_4_RNIQT5I2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_4_RNIQT5I2/O
    net        I_DUT.U_5.o_adc_sclk_c
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[0]
10) instance fpga_m_ret_8_RNI1CV5_2 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[0] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[0]
    input  pin I_DUT.U_5.fpga_m_ret_8_RNI1CV5_2/I1
    instance   I_DUT.U_5.fpga_m_ret_8_RNI1CV5_2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_8_RNI1CV5_2/O
    net        I_DUT.U_5.o_fram_ncs_c[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[1]
11) instance fpga_m_ret_8_RNI1CV5_1 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[1] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[1]
    input  pin I_DUT.U_5.fpga_m_ret_8_RNI1CV5_1/I1
    instance   I_DUT.U_5.fpga_m_ret_8_RNI1CV5_1 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_8_RNI1CV5_1/O
    net        I_DUT.U_5.o_fram_ncs_c[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[2]
12) instance fpga_m_ret_8_RNI1CV5_0 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[2] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[2]
    input  pin I_DUT.U_5.fpga_m_ret_8_RNI1CV5_0/I1
    instance   I_DUT.U_5.fpga_m_ret_8_RNI1CV5_0 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_8_RNI1CV5_0/O
    net        I_DUT.U_5.o_fram_ncs_c[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[3]
13) instance fpga_m_ret_8_RNI1CV5 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[3] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[3]
    input  pin I_DUT.U_5.fpga_m_ret_8_RNI1CV5/I1
    instance   I_DUT.U_5.fpga_m_ret_8_RNI1CV5 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_8_RNI1CV5/O
    net        I_DUT.U_5.o_fram_ncs_c[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[0]
14) instance fpga_m_0_ret_4_RNIBT2F (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[0] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[0]
    input  pin I_DUT.U_5.fpga_m_0_ret_4_RNIBT2F/I1
    instance   I_DUT.U_5.fpga_m_0_ret_4_RNIBT2F (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_0_ret_4_RNIBT2F/O
    net        I_DUT.U_5.o_fram_sdi_c[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[1]
15) instance fpga_m_0_ret_4_RNICU2F (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[1] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[1]
    input  pin I_DUT.U_5.fpga_m_0_ret_4_RNICU2F/I1
    instance   I_DUT.U_5.fpga_m_0_ret_4_RNICU2F (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_0_ret_4_RNICU2F/O
    net        I_DUT.U_5.o_fram_sdi_c[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[2]
16) instance fpga_m_0_ret_4_RNIDV2F (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[2] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[2]
    input  pin I_DUT.U_5.fpga_m_0_ret_4_RNIDV2F/I1
    instance   I_DUT.U_5.fpga_m_0_ret_4_RNIDV2F (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_0_ret_4_RNIDV2F/O
    net        I_DUT.U_5.o_fram_sdi_c[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[3]
17) instance fpga_m_0_ret_4_RNIE03F (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[3] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[3]
    input  pin I_DUT.U_5.fpga_m_0_ret_4_RNIE03F/I1
    instance   I_DUT.U_5.fpga_m_0_ret_4_RNIE03F (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_0_ret_4_RNIE03F/O
    net        I_DUT.U_5.o_fram_sdi_c[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.Trigg_in
18) instance fpga_m_ret_3_RNI672E (in view: work.cont_done(netlist)), output net Trigg_in (in view: work.cont_done(netlist))
    net        I_DUT.U_1.Trigg_in
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI672E/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI672E (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI672E/O
    net        I_DUT.U_1.Trigg_in
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[1]
19) instance fpga_m_ret_3_RNI1HJ3_8 (in view: work.cont_done(netlist)), output net memoryTrigTest[1] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[1]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8/O
    net        I_DUT.U_1.memoryTrigTest[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[3]
20) instance fpga_m_ret_3_RNI1HJ3_6 (in view: work.cont_done(netlist)), output net memoryTrigTest[3] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[3]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6/O
    net        I_DUT.U_1.memoryTrigTest[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[2]
21) instance fpga_m_ret_3_RNI1HJ3_7 (in view: work.cont_done(netlist)), output net memoryTrigTest[2] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[2]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7/O
    net        I_DUT.U_1.memoryTrigTest[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[5]
22) instance fpga_m_ret_3_RNI1HJ3_4 (in view: work.cont_done(netlist)), output net memoryTrigTest[5] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[5]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4/O
    net        I_DUT.U_1.memoryTrigTest[5]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[4]
23) instance fpga_m_ret_3_RNI1HJ3_5 (in view: work.cont_done(netlist)), output net memoryTrigTest[4] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[4]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5/O
    net        I_DUT.U_1.memoryTrigTest[4]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[7]
24) instance fpga_m_ret_3_RNI1HJ3_2 (in view: work.cont_done(netlist)), output net memoryTrigTest[7] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[7]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_2/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_2 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_2/O
    net        I_DUT.U_1.memoryTrigTest[7]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[6]
25) instance fpga_m_ret_3_RNI1HJ3_3 (in view: work.cont_done(netlist)), output net memoryTrigTest[6] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[6]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_3/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_3 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_3/O
    net        I_DUT.U_1.memoryTrigTest[6]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[9]
26) instance fpga_m_ret_3_RNI1HJ3_0 (in view: work.cont_done(netlist)), output net memoryTrigTest[9] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[9]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_0/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_0 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_0/O
    net        I_DUT.U_1.memoryTrigTest[9]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[8]
27) instance fpga_m_ret_3_RNI1HJ3_1 (in view: work.cont_done(netlist)), output net memoryTrigTest[8] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[8]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_1/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_1 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_1/O
    net        I_DUT.U_1.memoryTrigTest[8]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[11]
28) instance fpga_m_ret_3_RNI1HJ3_16 (in view: work.cont_done(netlist)), output net memoryTrigTest[11] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[11]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_16/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_16 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_16/O
    net        I_DUT.U_1.memoryTrigTest[11]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[10]
29) instance fpga_m_ret_3_RNI1HJ3 (in view: work.cont_done(netlist)), output net memoryTrigTest[10] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[10]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3/O
    net        I_DUT.U_1.memoryTrigTest[10]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[13]
30) instance fpga_m_ret_3_RNI1HJ3_14 (in view: work.cont_done(netlist)), output net memoryTrigTest[13] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[13]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_14/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_14 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_14/O
    net        I_DUT.U_1.memoryTrigTest[13]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[12]
31) instance fpga_m_ret_3_RNI1HJ3_15 (in view: work.cont_done(netlist)), output net memoryTrigTest[12] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[12]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_15/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_15 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_15/O
    net        I_DUT.U_1.memoryTrigTest[12]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[15]
32) instance fpga_m_ret_3_RNI1HJ3_12 (in view: work.cont_done(netlist)), output net memoryTrigTest[15] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[15]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_12/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_12 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_12/O
    net        I_DUT.U_1.memoryTrigTest[15]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[14]
33) instance fpga_m_ret_3_RNI1HJ3_13 (in view: work.cont_done(netlist)), output net memoryTrigTest[14] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[14]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_13/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_13 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_13/O
    net        I_DUT.U_1.memoryTrigTest[14]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[17]
34) instance fpga_m_ret_3_RNI1HJ3_10 (in view: work.cont_done(netlist)), output net memoryTrigTest[17] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[17]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_10/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_10 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_10/O
    net        I_DUT.U_1.memoryTrigTest[17]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[16]
35) instance fpga_m_ret_3_RNI1HJ3_11 (in view: work.cont_done(netlist)), output net memoryTrigTest[16] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[16]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_11/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_11 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_11/O
    net        I_DUT.U_1.memoryTrigTest[16]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.memoryTrigTest[18]
36) instance fpga_m_ret_3_RNI1HJ3_9 (in view: work.cont_done(netlist)), output net memoryTrigTest[18] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.memoryTrigTest[18]
    input  pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_9/I1
    instance   I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_9 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_9/O
    net        I_DUT.U_1.memoryTrigTest[18]
End of loops
@W: MT246 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1719:2:1719:7|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":590:32:591:55|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock EC5LP|iGCK_clk with period 8.86ns. Please declare a user-defined clock on object "p:iGCK_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 28 14:09:24 2023
#


Top view:               EC5LP
Requested Frequency:    112.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.564

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk     112.8 MHz     95.9 MHz      8.864         10.428        -1.564     inferred     Autoconstr_clkgroup_0
System             344.2 MHz     507.3 MHz     2.906         1.971         0.934      system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
System          EC5LP|iGCK_clk  |  8.864       0.934   |  No paths    -      |  No paths    -      |  No paths    -    
EC5LP|iGCK_clk  System          |  8.864       5.840   |  No paths    -      |  No paths    -      |  No paths    -    
EC5LP|iGCK_clk  EC5LP|iGCK_clk  |  8.864       -1.564  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: EC5LP|iGCK_clk
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                 Arrival           
Instance                   Reference          Type         Pin     Net              Time        Slack 
                           Clock                                                                      
------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_3     EC5LP|iGCK_clk     SB_DFFS      Q       m_i_0            0.796       -1.564
I_DUT.U_2.count[2]         EC5LP|iGCK_clk     SB_DFFR      Q       count[2]         0.796       0.153 
I_DUT.U_6.count[1]         EC5LP|iGCK_clk     SB_DFFER     Q       count[1]         0.796       0.184 
I_DUT.U_2.count[3]         EC5LP|iGCK_clk     SB_DFFR      Q       count[3]         0.796       0.225 
I_DUT.U_6.down_ncs         EC5LP|iGCK_clk     SB_DFFS      Q       down_ncs         0.796       0.225 
I_DUT.U_6.count[2]         EC5LP|iGCK_clk     SB_DFFER     Q       count[2]         0.796       0.256 
I_DUT.U_2.count[4]         EC5LP|iGCK_clk     SB_DFFR      Q       count[4]         0.796       0.256 
I_DUT.U_6.count[3]         EC5LP|iGCK_clk     SB_DFFER     Q       count[3]         0.796       0.287 
I_DUT.U_6.finish_d         EC5LP|iGCK_clk     SB_DFFR      Q       finish_d         0.796       0.287 
I_DUT.U_6.down_ncs_old     EC5LP|iGCK_clk     SB_DFFS      Q       down_ncs_old     0.796       0.297 
======================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                 Required           
Instance                       Reference          Type         Pin     Net              Time         Slack 
                               Clock                                                                       
-----------------------------------------------------------------------------------------------------------
I_DUT.U_1.done                 EC5LP|iGCK_clk     SB_DFFER     E       un2_done_0_i     8.864        -1.564
I_DUT.U_1.count_preTrig[0]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
I_DUT.U_1.count_preTrig[1]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
I_DUT.U_1.count_preTrig[2]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
I_DUT.U_1.count_preTrig[3]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
I_DUT.U_1.count_preTrig[4]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
I_DUT.U_1.count_preTrig[5]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
I_DUT.U_1.count_preTrig[6]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
I_DUT.U_1.count_preTrig[7]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
I_DUT.U_1.count_preTrig[8]     EC5LP|iGCK_clk     SB_DFFER     E       N_24_g           8.864        -1.091
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.864
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.864

    - Propagation time:                      10.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.564

    Number of logic level(s):                13
    Starting point:                          I_DUT.U_1.fpga_m_ret_3 / Q
    Ending point:                            I_DUT.U_1.done / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_3                         SB_DFFS      Q        Out     0.796     0.796       -         
m_i_0                                          Net          -        -       1.599     -           28        
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8               SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8               SB_LUT4      O        Out     0.661     3.056       -         
memoryTrigTest[1]                              Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un3_go_0_I_1_c_RNO     SB_LUT4      I2       In      -         4.427       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_1_c_RNO     SB_LUT4      O        Out     0.558     4.986       -         
un3_go_0_I_1_c_RNO                             Net          -        -       0.905     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_1_c         SB_CARRY     I0       In      -         5.891       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_1_c         SB_CARRY     CO       Out     0.380     6.270       -         
un3_go_0_data_tmp[0]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c         SB_CARRY     CI       In      -         6.284       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c         SB_CARRY     CO       Out     0.186     6.470       -         
un3_go_0_data_tmp[1]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c        SB_CARRY     CI       In      -         6.484       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c        SB_CARRY     CO       Out     0.186     6.670       -         
un3_go_0_data_tmp[2]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c        SB_CARRY     CI       In      -         6.684       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c        SB_CARRY     CO       Out     0.186     6.870       -         
un3_go_0_data_tmp[3]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c        SB_CARRY     CI       In      -         6.884       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c        SB_CARRY     CO       Out     0.186     7.070       -         
un3_go_0_data_tmp[4]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c        SB_CARRY     CI       In      -         7.084       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c        SB_CARRY     CO       Out     0.186     7.270       -         
un3_go_0_data_tmp[5]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c        SB_CARRY     CI       In      -         7.284       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c        SB_CARRY     CO       Out     0.186     7.470       -         
un3_go_0_data_tmp[6]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c        SB_CARRY     CI       In      -         7.484       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c        SB_CARRY     CO       Out     0.186     7.670       -         
un3_go_0_data_tmp[7]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c        SB_CARRY     CI       In      -         7.684       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c        SB_CARRY     CO       Out     0.186     7.870       -         
un3_go_0_data_tmp[8]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c        SB_CARRY     CI       In      -         7.884       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c        SB_CARRY     CO       Out     0.186     8.070       -         
un3_go_0_N_2                                   Net          -        -       0.386     -           3         
I_DUT.U_1.done_RNO_0                           SB_LUT4      I3       In      -         8.456       -         
I_DUT.U_1.done_RNO_0                           SB_LUT4      O        Out     0.465     8.921       -         
un2_done_0_i                                   Net          -        -       1.507     -           1         
I_DUT.U_1.done                                 SB_DFFER     E        In      -         10.428      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.428 is 4.534(43.5%) logic and 5.894(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.864
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.864

    - Propagation time:                      10.228
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.364

    Number of logic level(s):                12
    Starting point:                          I_DUT.U_1.fpga_m_ret_3 / Q
    Ending point:                            I_DUT.U_1.done / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_3                         SB_DFFS      Q        Out     0.796     0.796       -         
m_i_0                                          Net          -        -       1.599     -           28        
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7               SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7               SB_LUT4      O        Out     0.661     3.056       -         
memoryTrigTest[2]                              Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c_RNO     SB_LUT4      I2       In      -         4.427       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c_RNO     SB_LUT4      O        Out     0.558     4.986       -         
un3_go_0_I_9_c_RNO                             Net          -        -       0.905     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c         SB_CARRY     I0       In      -         5.891       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c         SB_CARRY     CO       Out     0.380     6.270       -         
un3_go_0_data_tmp[1]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c        SB_CARRY     CI       In      -         6.284       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c        SB_CARRY     CO       Out     0.186     6.470       -         
un3_go_0_data_tmp[2]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c        SB_CARRY     CI       In      -         6.484       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c        SB_CARRY     CO       Out     0.186     6.670       -         
un3_go_0_data_tmp[3]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c        SB_CARRY     CI       In      -         6.684       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c        SB_CARRY     CO       Out     0.186     6.870       -         
un3_go_0_data_tmp[4]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c        SB_CARRY     CI       In      -         6.884       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c        SB_CARRY     CO       Out     0.186     7.070       -         
un3_go_0_data_tmp[5]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c        SB_CARRY     CI       In      -         7.084       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c        SB_CARRY     CO       Out     0.186     7.270       -         
un3_go_0_data_tmp[6]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c        SB_CARRY     CI       In      -         7.284       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c        SB_CARRY     CO       Out     0.186     7.470       -         
un3_go_0_data_tmp[7]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c        SB_CARRY     CI       In      -         7.484       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c        SB_CARRY     CO       Out     0.186     7.670       -         
un3_go_0_data_tmp[8]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c        SB_CARRY     CI       In      -         7.684       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c        SB_CARRY     CO       Out     0.186     7.870       -         
un3_go_0_N_2                                   Net          -        -       0.386     -           3         
I_DUT.U_1.done_RNO_0                           SB_LUT4      I3       In      -         8.256       -         
I_DUT.U_1.done_RNO_0                           SB_LUT4      O        Out     0.465     8.721       -         
un2_done_0_i                                   Net          -        -       1.507     -           1         
I_DUT.U_1.done                                 SB_DFFER     E        In      -         10.228      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.228 is 4.348(42.5%) logic and 5.880(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.864
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.864

    - Propagation time:                      10.135
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.271

    Number of logic level(s):                12
    Starting point:                          I_DUT.U_1.fpga_m_ret_3 / Q
    Ending point:                            I_DUT.U_1.done / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_3                         SB_DFFS      Q        Out     0.796     0.796       -         
m_i_0                                          Net          -        -       1.599     -           28        
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6               SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6               SB_LUT4      O        Out     0.661     3.056       -         
memoryTrigTest[3]                              Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c_RNO     SB_LUT4      I3       In      -         4.427       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c_RNO     SB_LUT4      O        Out     0.465     4.893       -         
un3_go_0_I_9_c_RNO                             Net          -        -       0.905     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c         SB_CARRY     I0       In      -         5.798       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c         SB_CARRY     CO       Out     0.380     6.177       -         
un3_go_0_data_tmp[1]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c        SB_CARRY     CI       In      -         6.191       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c        SB_CARRY     CO       Out     0.186     6.377       -         
un3_go_0_data_tmp[2]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c        SB_CARRY     CI       In      -         6.391       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c        SB_CARRY     CO       Out     0.186     6.577       -         
un3_go_0_data_tmp[3]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c        SB_CARRY     CI       In      -         6.591       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c        SB_CARRY     CO       Out     0.186     6.777       -         
un3_go_0_data_tmp[4]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c        SB_CARRY     CI       In      -         6.791       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c        SB_CARRY     CO       Out     0.186     6.977       -         
un3_go_0_data_tmp[5]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c        SB_CARRY     CI       In      -         6.991       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c        SB_CARRY     CO       Out     0.186     7.177       -         
un3_go_0_data_tmp[6]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c        SB_CARRY     CI       In      -         7.191       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c        SB_CARRY     CO       Out     0.186     7.377       -         
un3_go_0_data_tmp[7]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c        SB_CARRY     CI       In      -         7.391       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c        SB_CARRY     CO       Out     0.186     7.577       -         
un3_go_0_data_tmp[8]                           Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c        SB_CARRY     CI       In      -         7.591       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c        SB_CARRY     CO       Out     0.186     7.777       -         
un3_go_0_N_2                                   Net          -        -       0.386     -           3         
I_DUT.U_1.done_RNO_0                           SB_LUT4      I3       In      -         8.163       -         
I_DUT.U_1.done_RNO_0                           SB_LUT4      O        Out     0.465     8.628       -         
un2_done_0_i                                   Net          -        -       1.507     -           1         
I_DUT.U_1.done                                 SB_DFFER     E        In      -         10.135      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.135 is 4.255(42.0%) logic and 5.880(58.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.864
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.864

    - Propagation time:                      10.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.164

    Number of logic level(s):                11
    Starting point:                          I_DUT.U_1.fpga_m_ret_3 / Q
    Ending point:                            I_DUT.U_1.done / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_3                          SB_DFFS      Q        Out     0.796     0.796       -         
m_i_0                                           Net          -        -       1.599     -           28        
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5                SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5                SB_LUT4      O        Out     0.661     3.056       -         
memoryTrigTest[4]                               Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c_RNO     SB_LUT4      I2       In      -         4.427       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c_RNO     SB_LUT4      O        Out     0.558     4.986       -         
un3_go_0_I_15_c_RNO                             Net          -        -       0.905     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c         SB_CARRY     I0       In      -         5.891       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c         SB_CARRY     CO       Out     0.380     6.270       -         
un3_go_0_data_tmp[2]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c         SB_CARRY     CI       In      -         6.284       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c         SB_CARRY     CO       Out     0.186     6.470       -         
un3_go_0_data_tmp[3]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c         SB_CARRY     CI       In      -         6.484       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c         SB_CARRY     CO       Out     0.186     6.670       -         
un3_go_0_data_tmp[4]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c         SB_CARRY     CI       In      -         6.684       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c         SB_CARRY     CO       Out     0.186     6.870       -         
un3_go_0_data_tmp[5]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c         SB_CARRY     CI       In      -         6.884       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c         SB_CARRY     CO       Out     0.186     7.070       -         
un3_go_0_data_tmp[6]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c         SB_CARRY     CI       In      -         7.084       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c         SB_CARRY     CO       Out     0.186     7.270       -         
un3_go_0_data_tmp[7]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c         SB_CARRY     CI       In      -         7.284       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c         SB_CARRY     CO       Out     0.186     7.470       -         
un3_go_0_data_tmp[8]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c         SB_CARRY     CI       In      -         7.484       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c         SB_CARRY     CO       Out     0.186     7.670       -         
un3_go_0_N_2                                    Net          -        -       0.386     -           3         
I_DUT.U_1.done_RNO_0                            SB_LUT4      I3       In      -         8.056       -         
I_DUT.U_1.done_RNO_0                            SB_LUT4      O        Out     0.465     8.521       -         
un2_done_0_i                                    Net          -        -       1.507     -           1         
I_DUT.U_1.done                                  SB_DFFER     E        In      -         10.028      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.028 is 4.162(41.5%) logic and 5.866(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.864
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.864

    - Propagation time:                      9.935
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.071

    Number of logic level(s):                11
    Starting point:                          I_DUT.U_1.fpga_m_ret_3 / Q
    Ending point:                            I_DUT.U_1.done / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_3                          SB_DFFS      Q        Out     0.796     0.796       -         
m_i_0                                           Net          -        -       1.599     -           28        
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4                SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4                SB_LUT4      O        Out     0.661     3.056       -         
memoryTrigTest[5]                               Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c_RNO     SB_LUT4      I3       In      -         4.427       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c_RNO     SB_LUT4      O        Out     0.465     4.893       -         
un3_go_0_I_15_c_RNO                             Net          -        -       0.905     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c         SB_CARRY     I0       In      -         5.798       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c         SB_CARRY     CO       Out     0.380     6.177       -         
un3_go_0_data_tmp[2]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c         SB_CARRY     CI       In      -         6.191       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c         SB_CARRY     CO       Out     0.186     6.377       -         
un3_go_0_data_tmp[3]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c         SB_CARRY     CI       In      -         6.391       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c         SB_CARRY     CO       Out     0.186     6.577       -         
un3_go_0_data_tmp[4]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c         SB_CARRY     CI       In      -         6.591       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c         SB_CARRY     CO       Out     0.186     6.777       -         
un3_go_0_data_tmp[5]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c         SB_CARRY     CI       In      -         6.791       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c         SB_CARRY     CO       Out     0.186     6.977       -         
un3_go_0_data_tmp[6]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c         SB_CARRY     CI       In      -         6.991       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c         SB_CARRY     CO       Out     0.186     7.177       -         
un3_go_0_data_tmp[7]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c         SB_CARRY     CI       In      -         7.191       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c         SB_CARRY     CO       Out     0.186     7.377       -         
un3_go_0_data_tmp[8]                            Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c         SB_CARRY     CI       In      -         7.391       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c         SB_CARRY     CO       Out     0.186     7.577       -         
un3_go_0_N_2                                    Net          -        -       0.386     -           3         
I_DUT.U_1.done_RNO_0                            SB_LUT4      I3       In      -         7.963       -         
I_DUT.U_1.done_RNO_0                            SB_LUT4      O        Out     0.465     8.428       -         
un2_done_0_i                                    Net          -        -       1.507     -           1         
I_DUT.U_1.done                                  SB_DFFER     E        In      -         9.935       -         
==============================================================================================================
Total path delay (propagation time + setup) of 9.935 is 4.069(41.0%) logic and 5.866(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                     Arrival          
Instance                                         Reference     Type         Pin      Net      Time        Slack
                                                 Clock                                                         
---------------------------------------------------------------------------------------------------------------
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[0]     O[0]     0.000       0.934
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[1]     O[1]     0.000       1.134
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[2]     O[2]     0.000       1.227
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[3]     O[3]     0.000       1.334
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[4]     O[4]     0.000       1.427
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[5]     O[5]     0.000       1.534
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[6]     O[6]     0.000       1.627
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[7]     O[7]     0.000       1.734
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[8]     O[8]     0.000       1.827
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     System        SB_MAC16     O[9]     O[9]     0.000       1.934
===============================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                            Required          
Instance                       Reference     Type         Pin     Net              Time         Slack
                               Clock                                                                 
-----------------------------------------------------------------------------------------------------
I_DUT.U_1.done                 System        SB_DFFER     E       un2_done_0_i     8.864        0.934
I_DUT.U_1.count_preTrig[0]     System        SB_DFFER     E       N_24_g           8.864        1.407
I_DUT.U_1.count_preTrig[1]     System        SB_DFFER     E       N_24_g           8.864        1.407
I_DUT.U_1.count_preTrig[2]     System        SB_DFFER     E       N_24_g           8.864        1.407
I_DUT.U_1.count_preTrig[3]     System        SB_DFFER     E       N_24_g           8.864        1.407
I_DUT.U_1.count_preTrig[4]     System        SB_DFFER     E       N_24_g           8.864        1.407
I_DUT.U_1.count_preTrig[5]     System        SB_DFFER     E       N_24_g           8.864        1.407
I_DUT.U_1.count_preTrig[6]     System        SB_DFFER     E       N_24_g           8.864        1.407
I_DUT.U_1.count_preTrig[7]     System        SB_DFFER     E       N_24_g           8.864        1.407
I_DUT.U_1.count_preTrig[8]     System        SB_DFFER     E       N_24_g           8.864        1.407
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.864
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.864

    - Propagation time:                      7.930
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.934

    Number of logic level(s):                13
    Starting point:                          I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1] / O[0]
    Ending point:                            I_DUT.U_1.done / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
I_DUT.U_1.un4_memorytrigtest_mulonly_0[18:1]     SB_MAC16     O[0]     Out     0.000     0.000       -         
O[0]                                             Net          -        -       0.000     -           1         
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8                 SB_LUT4      I2       In      -         0.000       -         
I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8                 SB_LUT4      O        Out     0.558     0.558       -         
memoryTrigTest[1]                                Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un3_go_0_I_1_c_RNO       SB_LUT4      I2       In      -         1.929       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_1_c_RNO       SB_LUT4      O        Out     0.558     2.487       -         
un3_go_0_I_1_c_RNO                               Net          -        -       0.905     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_1_c           SB_CARRY     I0       In      -         3.392       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_1_c           SB_CARRY     CO       Out     0.380     3.772       -         
un3_go_0_data_tmp[0]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c           SB_CARRY     CI       In      -         3.786       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_9_c           SB_CARRY     CO       Out     0.186     3.972       -         
un3_go_0_data_tmp[1]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c          SB_CARRY     CI       In      -         3.986       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_15_c          SB_CARRY     CO       Out     0.186     4.172       -         
un3_go_0_data_tmp[2]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c          SB_CARRY     CI       In      -         4.186       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_21_c          SB_CARRY     CO       Out     0.186     4.372       -         
un3_go_0_data_tmp[3]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c          SB_CARRY     CI       In      -         4.386       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_27_c          SB_CARRY     CO       Out     0.186     4.572       -         
un3_go_0_data_tmp[4]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c          SB_CARRY     CI       In      -         4.586       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_33_c          SB_CARRY     CO       Out     0.186     4.772       -         
un3_go_0_data_tmp[5]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c          SB_CARRY     CI       In      -         4.786       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_39_c          SB_CARRY     CO       Out     0.186     4.972       -         
un3_go_0_data_tmp[6]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c          SB_CARRY     CI       In      -         4.986       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_45_c          SB_CARRY     CO       Out     0.186     5.172       -         
un3_go_0_data_tmp[7]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c          SB_CARRY     CI       In      -         5.186       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_51_c          SB_CARRY     CO       Out     0.186     5.372       -         
un3_go_0_data_tmp[8]                             Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c          SB_CARRY     CI       In      -         5.386       -         
I_DUT.U_1.done_Counter\.un3_go_0_I_57_c          SB_CARRY     CO       Out     0.186     5.572       -         
un3_go_0_N_2                                     Net          -        -       0.386     -           3         
I_DUT.U_1.done_RNO_0                             SB_LUT4      I3       In      -         5.958       -         
I_DUT.U_1.done_RNO_0                             SB_LUT4      O        Out     0.465     6.423       -         
un2_done_0_i                                     Net          -        -       1.507     -           1         
I_DUT.U_1.done                                   SB_DFFER     E        In      -         7.930       -         
===============================================================================================================
Total path delay (propagation time + setup) of 7.930 is 3.635(45.8%) logic and 4.295(54.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)

---------------------------------------
Resource Usage Report for EC5LP 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             14 uses
SB_CARRY        60 uses
SB_DFFER        86 uses
SB_DFFES        8 uses
SB_DFFR         36 uses
SB_DFFS         21 uses
SB_GB           5 uses
SB_IO_OD        3 uses
VCC             14 uses
SB_MAC16            1 use
  MULTONLY  1 use
SB_LUT4         212 uses

I/O ports: 35
I/O primitives: 31
SB_GB_IO       1 use
SB_IO          30 uses

I/O Register bits:                  0
Register bits not including I/Os:   151 (15%)
Total load per clock:
   EC5LP|iGCK_clk: 1

@S |Mapping Summary:
Total  LUTs: 212 (21%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 212 = 212 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 28 14:09:24 2023

###########################################################]
